 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 10:53:35 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.84%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0313    0.0608     0.2343 f
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       2.1084              0.0000     0.2343 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0313    0.0000 &   0.2343 f
  data arrival time                                                                    0.2343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.3541 r
  library hold time                                                         0.0182     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.2343
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1380


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (bp_be_ptw_02_64_3_0)          0.0000     0.1000 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (net)    294.2042              0.0000     0.1000 r
  core/be/be_mem/ptw/U115/IN2 (NOR2X0)                            0.2274    0.0812 @   0.1812 r
  core/be/be_mem/ptw/U115/QN (NOR2X0)                             0.0466    0.0660     0.2473 f
  core/be/be_mem/ptw/n56 (net)                  1       2.5831              0.0000     0.2473 f
  core/be/be_mem/ptw/state_r_reg_0_/D (DFFX1)                     0.0466    0.0000 &   0.2473 f
  data arrival time                                                                    0.2473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/be/be_mem/ptw/state_r_reg_0_/CLK (DFFX1)                             0.0000     0.3689 r
  library hold time                                                         0.0152     0.3841
  data required time                                                                   0.3841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3841
  data arrival time                                                                   -0.2473
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1368


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0281    0.0685     0.2420 f
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       3.0224              0.0000     0.2420 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0281    0.0000 &   0.2421 f
  data arrival time                                                                    0.2421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3541 r
  library hold time                                                         0.0189     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.2421
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1309


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.1000 r
  core/be/be_mem/csr/translation_en_reg/reset_i (net) 294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.2270    0.0758 @   0.1758 r
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0615    0.0669     0.2427 f
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   5.0626             0.0000     0.2427 f
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0615   -0.0049 &   0.2378 f
  data arrival time                                                                    0.2378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3543 r
  library hold time                                                         0.0112     0.3655
  data required time                                                                   0.3655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3655
  data arrival time                                                                   -0.2378
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1277


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (bp_be_ptw_02_64_3_0)          0.0000     0.1000 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (net)    288.1210              0.0000     0.1000 f
  core/be/be_mem/ptw/U115/IN2 (NOR2X0)                            0.2201    0.0788 @   0.1788 f
  core/be/be_mem/ptw/U115/QN (NOR2X0)                             0.0584    0.0403     0.2191 r
  core/be/be_mem/ptw/n56 (net)                  1       2.7555              0.0000     0.2191 r
  core/be/be_mem/ptw/state_r_reg_0_/D (DFFX1)                     0.0584    0.0000 &   0.2191 r
  data arrival time                                                                    0.2191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  clock reconvergence pessimism                                             0.0000     0.3689
  core/be/be_mem/ptw/state_r_reg_0_/CLK (DFFX1)                             0.0000     0.3689 r
  library hold time                                                        -0.0328     0.3361
  data required time                                                                   0.3361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3361
  data arrival time                                                                   -0.2191
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1170


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U368/IN3 (AO22X1)                                0.2201    0.0788 @   0.1788 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0327    0.0931     0.2719 f
  core/be/be_mem/n36 (net)                      1       2.4195              0.0000     0.2719 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0327    0.0000 &   0.2719 f
  data arrival time                                                                    0.2719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                             0.0000     0.3694
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3694 r
  library hold time                                                         0.0184     0.3879
  data required time                                                                   0.3879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3879
  data arrival time                                                                   -0.2719
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1159


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (bp_be_ptw_02_64_3_0)          0.0000     0.1000 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (net)    294.2042              0.0000     0.1000 r
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (bsg_dff_reset_en_width_p1_9)      0.0000     0.1000 r
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (net)        294.2042              0.0000     0.1000 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/IN3 (NOR3X0)                  0.2274    0.0812 @   0.1812 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)                   0.0490    0.0915     0.2727 f
  core/be/be_mem/ptw/tlb_sel_reg/n5 (net)       1       2.2525              0.0000     0.2727 f
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)          0.0490    0.0000 &   0.2727 f
  data arrival time                                                                    0.2727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  clock reconvergence pessimism                                             0.0000     0.3698
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3698 r
  library hold time                                                         0.0147     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.2727
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1117


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_97 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_97 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/dtlb/reset_i (bp_tlb_02_8_3)                               0.0000     0.1000 r
  core/be/be_mem/dtlb/reset_i (net)                   294.2042              0.0000     0.1000 r
  core/be/be_mem/dtlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_14)        0.0000     0.1000 r
  core/be/be_mem/dtlb/miss_v_reg/reset_i (net)        294.2042              0.0000     0.1000 r
  core/be/be_mem/dtlb/miss_v_reg/U4/IN1 (NOR2X0)                  0.2281    0.0853 @   0.1853 r
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)                   0.1214    0.0903     0.2756 f
  core/be/be_mem/dtlb/miss_v_reg/n3 (net)       1      10.0179              0.0000     0.2756 f
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)          0.1214   -0.0142 &   0.2614 f
  data arrival time                                                                    0.2614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3697 r
  library hold time                                                         0.0013     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.2614
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1096


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.1000 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.2270    0.0758 @   0.1758 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0979    0.0913     0.2670 f
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1     10.2801              0.0000     0.2670 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0979   -0.0148 &   0.2523 f
  data arrival time                                                                    0.2523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                             0.0000     0.3551
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3551 r
  library hold time                                                         0.0049     0.3599
  data required time                                                                   0.3599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3599
  data arrival time                                                                   -0.2523
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1077


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (bp_be_ptw_02_64_3_0)          0.0000     0.1000 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_117 (net)    288.1210              0.0000     0.1000 f
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (bsg_dff_reset_en_width_p1_9)      0.0000     0.1000 f
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (net)        288.1210              0.0000     0.1000 f
  core/be/be_mem/ptw/tlb_sel_reg/U6/IN3 (NOR3X0)                  0.2201    0.0788 @   0.1788 f
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)                   0.0790    0.0491     0.2279 r
  core/be/be_mem/ptw/tlb_sel_reg/n5 (net)       1       2.4249              0.0000     0.2279 r
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)          0.0790    0.0000 &   0.2280 r
  data arrival time                                                                    0.2280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  clock reconvergence pessimism                                             0.0000     0.3698
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3698 r
  library hold time                                                        -0.0372     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.2280
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1046


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.2277    0.0803 @   0.1803 r
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1241    0.1072     0.2875 f
  core/be/be_mem/n52 (net)                      2      14.0927              0.0000     0.2875 f
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)                        0.1241   -0.0159 &   0.2715 f
  data arrival time                                                                    0.2715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  clock reconvergence pessimism                                             0.0000     0.3691
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)                                0.0000     0.3691 r
  library hold time                                                         0.0008     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.2715
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0984


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.1000 f
  core/be/be_mem/csr/translation_en_reg/reset_i (net) 288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.2196    0.0736 @   0.1736 f
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0714    0.0610     0.2346 r
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   5.2350             0.0000     0.2346 r
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0714   -0.0032 &   0.2314 r
  data arrival time                                                                    0.2314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3543 r
  library hold time                                                        -0.0358     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.2314
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0870


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0319    0.0801     0.2559 r
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       3.1948              0.0000     0.2559 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0319    0.0000 &   0.2559 r
  data arrival time                                                                    0.2559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3541 r
  library hold time                                                        -0.0251     0.3290
  data required time                                                                   0.3290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3290
  data arrival time                                                                   -0.2559
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0731


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_97 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_97 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/dtlb/reset_i (bp_tlb_02_8_3)                               0.0000     0.1000 f
  core/be/be_mem/dtlb/reset_i (net)                   288.1210              0.0000     0.1000 f
  core/be/be_mem/dtlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_14)        0.0000     0.1000 f
  core/be/be_mem/dtlb/miss_v_reg/reset_i (net)        288.1210              0.0000     0.1000 f
  core/be/be_mem/dtlb/miss_v_reg/U4/IN1 (NOR2X0)                  0.2207    0.0828 @   0.1828 f
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)                   0.1293    0.0855     0.2682 r
  core/be/be_mem/dtlb/miss_v_reg/n3 (net)       1      10.1903              0.0000     0.2682 r
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)          0.1293   -0.0149 &   0.2534 r
  data arrival time                                                                    0.2534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3697 r
  library hold time                                                        -0.0466     0.3231
  data required time                                                                   0.3231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3231
  data arrival time                                                                   -0.2534
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0698


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.1000 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.1146    0.0865     0.2601 r
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1     10.4525              0.0000     0.2601 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.1146   -0.0172 &   0.2429 r
  data arrival time                                                                    0.2429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                             0.0000     0.3551
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3551 r
  library hold time                                                        -0.0440     0.3111
  data required time                                                                   0.3111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3111
  data arrival time                                                                   -0.2429
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0682


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U368/IN3 (AO22X1)                                0.2274    0.0812 @   0.1812 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0333    0.0959     0.2771 r
  core/be/be_mem/n36 (net)                      1       2.5919              0.0000     0.2771 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0333    0.0000 &   0.2772 r
  data arrival time                                                                    0.2772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                             0.0000     0.3694
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3694 r
  library hold time                                                        -0.0256     0.3438
  data required time                                                                   0.3438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3438
  data arrival time                                                                   -0.2772
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0666


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.2204    0.0779 @   0.1779 f
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1497    0.1036     0.2814 r
  core/be/be_mem/n52 (net)                      2      14.2856              0.0000     0.2814 r
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)                        0.1497   -0.0203 &   0.2611 r
  data arrival time                                                                    0.2611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  clock reconvergence pessimism                                             0.0000     0.3691
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)                                0.0000     0.3691 r
  library hold time                                                        -0.0491     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.2611
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0588


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0370    0.0936     0.2694 r
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       2.2808              0.0000     0.2694 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0370    0.0000 &   0.2694 r
  data arrival time                                                                    0.2694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.3541 r
  library hold time                                                        -0.0266     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.2694
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0581


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2       7.5131              0.0000     0.1000 f
  U3215/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3215/Q (AO222X1)                                               0.0703    0.0819     0.1818 f
  mem_resp_li[640] (net)                        1      15.2087              0.0000     0.1818 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.1818 f
  uce_1__uce/mem_resp_i[70] (net)                      15.2087              0.0000     0.1818 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0703   -0.0044 &   0.1773 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0531    0.0790     0.2564 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      11.1760              0.0000     0.2564 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2564 f
  data_mem_pkt_li[536] (net)                           11.1760              0.0000     0.2564 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2564 f
  core/data_mem_pkt_i[537] (net)                       11.1760              0.0000     0.2564 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2564 f
  core/be/data_mem_pkt_i[14] (net)                     11.1760              0.0000     0.2564 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2564 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              11.1760              0.0000     0.2564 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2564 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       11.1760              0.0000     0.2564 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0531    0.0003 &   0.2567 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0368    0.0691     0.3258 f
  core/be/be_mem/dcache/n2305 (net)             1       2.9311              0.0000     0.3258 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0368    0.0000 &   0.3259 f
  data arrival time                                                                    0.3259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  clock reconvergence pessimism                                             0.0000     0.3265
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3265 r
  library hold time                                                         0.0141     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3259
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0147


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2       7.3536              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3216/Q (AO222X1)                                               0.0709    0.0822     0.1822 f
  mem_resp_li[641] (net)                        1      15.4010              0.0000     0.1822 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.1822 f
  uce_1__uce/mem_resp_i[71] (net)                      15.4010              0.0000     0.1822 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0709   -0.0214 &   0.1608 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0594    0.0830     0.2439 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      13.4168              0.0000     0.2439 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2439 f
  data_mem_pkt_li[537] (net)                           13.4168              0.0000     0.2439 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2439 f
  core/data_mem_pkt_i[538] (net)                       13.4168              0.0000     0.2439 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2439 f
  core/be/data_mem_pkt_i[15] (net)                     13.4168              0.0000     0.2439 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2439 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              13.4168              0.0000     0.2439 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2439 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       13.4168              0.0000     0.2439 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0594    0.0004 &   0.2443 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0351    0.0690     0.3133 f
  core/be/be_mem/dcache/n2304 (net)             1       2.2761              0.0000     0.3133 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0351    0.0000 &   0.3133 f
  data arrival time                                                                    0.3133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0131     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.3133
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0017


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2       9.1888              0.0000     0.1000 f
  U3236/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3236/Q (AO222X1)                                               0.0914    0.0952     0.1953 f
  mem_resp_li[658] (net)                        1      22.9099              0.0000     0.1953 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.1953 f
  uce_1__uce/mem_resp_i[88] (net)                      22.9099              0.0000     0.1953 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0914   -0.0280 &   0.1673 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0498    0.0801     0.2474 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3       9.6205              0.0000     0.2474 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2474 f
  data_mem_pkt_li[554] (net)                            9.6205              0.0000     0.2474 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2474 f
  core/data_mem_pkt_i[555] (net)                        9.6205              0.0000     0.2474 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2474 f
  core/be/data_mem_pkt_i[32] (net)                      9.6205              0.0000     0.2474 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2474 f
  core/be/be_mem/data_mem_pkt_i[32] (net)               9.6205              0.0000     0.2474 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2474 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)        9.6205              0.0000     0.2474 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0498    0.0002 &   0.2476 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0368    0.0685     0.3161 f
  core/be/be_mem/dcache/n2287 (net)             1       2.9739              0.0000     0.3161 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0368    0.0000 &   0.3162 f
  data arrival time                                                                    0.3162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                             0.0000     0.3030
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3030 r
  library hold time                                                         0.0126     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0005


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2      16.7655              0.0000     0.1000 f
  U3250/IN5 (AO222X1)                                             0.0017    0.0005 @   0.1005 f
  U3250/Q (AO222X1)                                               0.0662    0.0794     0.1799 f
  mem_resp_li[671] (net)                        1      13.7267              0.0000     0.1799 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.1799 f
  uce_1__uce/mem_resp_i[101] (net)                     13.7267              0.0000     0.1799 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0662   -0.0061 &   0.1737 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1110    0.1113     0.2850 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.0974              0.0000     0.2850 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.2850 f
  data_mem_pkt_li[567] (net)                           31.0974              0.0000     0.2850 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.2850 f
  core/data_mem_pkt_i[568] (net)                       31.0974              0.0000     0.2850 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.2850 f
  core/be/data_mem_pkt_i[45] (net)                     31.0974              0.0000     0.2850 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.2850 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.0974              0.0000     0.2850 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.2850 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.0974              0.0000     0.2850 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1110   -0.0201 &   0.2649 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0360    0.0778     0.3427 f
  core/be/be_mem/dcache/n2274 (net)             1       2.5435              0.0000     0.3427 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0360    0.0000 &   0.3427 f
  data arrival time                                                                    0.3427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                         0.0148     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0018


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2      16.2166              0.0000     0.1000 f
  U3247/IN5 (AO222X1)                                             0.0016    0.0005 @   0.1005 f
  U3247/Q (AO222X1)                                               0.0658    0.0791     0.1796 f
  mem_resp_li[668] (net)                        1      13.5852              0.0000     0.1796 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1796 f
  uce_1__uce/mem_resp_i[98] (net)                      13.5852              0.0000     0.1796 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0658   -0.0025 &   0.1771 f
  uce_1__uce/U145/Q (AND2X1)                                      0.1106    0.1110     0.2881 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      30.9604              0.0000     0.2881 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2881 f
  data_mem_pkt_li[564] (net)                           30.9604              0.0000     0.2881 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2881 f
  core/data_mem_pkt_i[565] (net)                       30.9604              0.0000     0.2881 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2881 f
  core/be/data_mem_pkt_i[42] (net)                     30.9604              0.0000     0.2881 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2881 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              30.9604              0.0000     0.2881 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2881 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       30.9604              0.0000     0.2881 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1106   -0.0220 &   0.2660 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0353    0.0771     0.3431 f
  core/be/be_mem/dcache/n2277 (net)             1       2.2603              0.0000     0.3431 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0353    0.0000 &   0.3431 f
  data arrival time                                                                    0.3431

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                         0.0150     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3431
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0023


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[78] (net)                           2      10.1689              0.0000     0.1000 f
  U3224/IN5 (AO222X1)                                             0.0006   -0.0001 @   0.0999 f
  U3224/Q (AO222X1)                                               0.0734    0.0839     0.1837 f
  mem_resp_li[648] (net)                        1      16.3273              0.0000     0.1837 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.1837 f
  uce_1__uce/mem_resp_i[78] (net)                      16.3273              0.0000     0.1837 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0734   -0.0179 &   0.1659 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0575    0.0822     0.2481 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      12.7013              0.0000     0.2481 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2481 f
  data_mem_pkt_li[544] (net)                           12.7013              0.0000     0.2481 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2481 f
  core/data_mem_pkt_i[545] (net)                       12.7013              0.0000     0.2481 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2481 f
  core/be/data_mem_pkt_i[22] (net)                     12.7013              0.0000     0.2481 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2481 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              12.7013              0.0000     0.2481 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2481 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       12.7013              0.0000     0.2481 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0575    0.0004 &   0.2486 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0355    0.0690     0.3175 f
  core/be/be_mem/dcache/n2297 (net)             1       2.4567              0.0000     0.3175 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0355    0.0000 &   0.3176 f
  data arrival time                                                                    0.3176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0130     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.3176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0027


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/IN3 (bp_be_csr_02_0)                                   0.0000     0.3100 f
  core/be/be_mem/csr/IN3 (net)                        106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/stval_reg/IN0 (bsg_dff_reset_width_p41_9)              0.0000     0.3100 f
  core/be/be_mem/csr/stval_reg/IN0 (net)              106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/stval_reg/U21/IN2 (AND2X1)                   0.1968    0.0038 @   0.3138 f
  core/be/be_mem/csr/stval_reg/U21/Q (AND2X1)                     0.0260    0.0796     0.3934 f
  core/be/be_mem/csr/stval_reg/n39 (net)        1       2.1463              0.0000     0.3934 f
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/D (DFFX1)           0.0260    0.0000 &   0.3934 f
  data arrival time                                                                    0.3934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/CLK (DFFX1)                   0.0000     0.3705 r
  library hold time                                                         0.0200     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.3934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0028


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U250/IN1 (AND2X1)                                0.1769    0.0001 &   0.3207 f
  core/be/be_mem/U250/Q (AND2X1)                                  0.0291    0.0715     0.3922 f
  core/be/be_mem/n44 (net)                      1       2.5565              0.0000     0.3922 f
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)                        0.0291    0.0000 &   0.3923 f
  data arrival time                                                                    0.3923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)                                0.0000     0.3700 r
  library hold time                                                         0.0193     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.3923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0030


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[102] (net)                          2      10.6324              0.0000     0.1000 f
  U3251/IN6 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3251/Q (AO222X1)                                               0.0772    0.0888     0.1888 f
  mem_resp_li[672] (net)                        1      17.4099              0.0000     0.1888 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1888 f
  uce_1__uce/mem_resp_i[102] (net)                     17.4099              0.0000     0.1888 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0772   -0.0082 &   0.1806 f
  uce_1__uce/U149/Q (AND2X1)                                      0.1019    0.1082     0.2888 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      27.9656              0.0000     0.2888 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2888 f
  data_mem_pkt_li[568] (net)                           27.9656              0.0000     0.2888 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2888 f
  core/data_mem_pkt_i[569] (net)                       27.9656              0.0000     0.2888 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2888 f
  core/be/data_mem_pkt_i[46] (net)                     27.9656              0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              27.9656              0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       27.9656              0.0000     0.2888 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1019   -0.0234 &   0.2654 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0378    0.0780     0.3434 f
  core/be/be_mem/dcache/n2273 (net)             1       3.2160              0.0000     0.3434 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0378    0.0000 &   0.3434 f
  data arrival time                                                                    0.3434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                         0.0144     0.3402
  data required time                                                                   0.3402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3402
  data arrival time                                                                   -0.3434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0031


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.3100 f
  core/be/be_mem/csr/IN2 (net)                        106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (bsg_dff_reset_width_p41_7)   0.0000   0.3100 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (net) 106.2118       0.0000     0.3100 f
  core/be/be_mem/csr/mtval_reg/U21/IN2 (AND2X1)                   0.1968    0.0037 @   0.3137 f
  core/be/be_mem/csr/mtval_reg/U21/Q (AND2X1)                     0.0266    0.0799     0.3936 f
  core/be/be_mem/csr/mtval_reg/n39 (net)        1       2.2960              0.0000     0.3936 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/D (DFFX1)           0.0266    0.0000 &   0.3936 f
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/CLK (DFFX1)                   0.0000     0.3705 r
  library hold time                                                         0.0199     0.3904
  data required time                                                                   0.3904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3904
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0032


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      11.8536              0.0000     0.1000 f
  U3229/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3229/Q (AO222X1)                                               0.0700    0.0818     0.1820 f
  mem_resp_li[653] (net)                        1      15.0940              0.0000     0.1820 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1820 f
  uce_1__uce/mem_resp_i[83] (net)                      15.0940              0.0000     0.1820 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0700   -0.0153 &   0.1667 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0601    0.0833     0.2500 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      13.6560              0.0000     0.2500 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2500 f
  data_mem_pkt_li[549] (net)                           13.6560              0.0000     0.2500 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2500 f
  core/data_mem_pkt_i[550] (net)                       13.6560              0.0000     0.2500 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2500 f
  core/be/data_mem_pkt_i[27] (net)                     13.6560              0.0000     0.2500 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2500 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              13.6560              0.0000     0.2500 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2500 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       13.6560              0.0000     0.2500 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0601   -0.0013 &   0.2487 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0357    0.0696     0.3183 f
  core/be/be_mem/dcache/n2292 (net)             1       2.5007              0.0000     0.3183 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0357    0.0000 &   0.3184 f
  data arrival time                                                                    0.3184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0129     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.3184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0036


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.3100 f
  core/be/be_mem/csr/IN2 (net)                        106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (bsg_dff_reset_width_p41_7)   0.0000   0.3100 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (net) 106.2118       0.0000     0.3100 f
  core/be/be_mem/csr/mtval_reg/U29/IN2 (AND2X1)                   0.1968    0.0038 @   0.3139 f
  core/be/be_mem/csr/mtval_reg/U29/Q (AND2X1)                     0.0270    0.0802     0.3941 f
  core/be/be_mem/csr/mtval_reg/n50 (net)        1       2.4551              0.0000     0.3941 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_16_/D (DFFX1)           0.0270    0.0000 &   0.3941 f
  data arrival time                                                                    0.3941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_mem/csr/mtval_reg/data_r_reg_16_/CLK (DFFX1)                   0.0000     0.3707 r
  library hold time                                                         0.0198     0.3904
  data required time                                                                   0.3904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3904
  data arrival time                                                                   -0.3941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0037


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2       7.7664              0.0000     0.1000 f
  U3208/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3208/Q (AO222X1)                                               0.0903    0.0970     0.1970 f
  mem_resp_li[634] (net)                        1      22.2176              0.0000     0.1970 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.1970 f
  uce_1__uce/mem_resp_i[64] (net)                      22.2176              0.0000     0.1970 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0903   -0.0192 &   0.1778 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0474    0.0785     0.2563 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3       8.7925              0.0000     0.2563 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2563 f
  data_mem_pkt_li[530] (net)                            8.7925              0.0000     0.2563 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2563 f
  core/data_mem_pkt_i[531] (net)                        8.7925              0.0000     0.2563 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2563 f
  core/be/data_mem_pkt_i[8] (net)                       8.7925              0.0000     0.2563 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2563 f
  core/be/be_mem/data_mem_pkt_i[8] (net)                8.7925              0.0000     0.2563 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2563 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)         8.7925              0.0000     0.2563 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0474    0.0001 &   0.2564 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0355    0.0670     0.3234 f
  core/be/be_mem/dcache/n2311 (net)             1       2.5405              0.0000     0.3234 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0355    0.0000 &   0.3234 f
  data arrival time                                                                    0.3234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                             0.0000     0.3066
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3066 r
  library hold time                                                         0.0130     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.3234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U8/IN2 (AND2X1)    0.1973    0.0037 @   0.3137 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U8/Q (AND2X1)      0.0274    0.0812     0.3949 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n278 (net)     1   2.8958    0.0000     0.3949 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_/D (DFFX1)   0.0274   0.0000 &   0.3950 f
  data arrival time                                                                    0.3950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                             0.0000     0.3704
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_/CLK (DFFX1)   0.0000   0.3704 r
  library hold time                                                         0.0197     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.3950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0049


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2       8.3871              0.0000     0.1000 f
  U3239/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3239/Q (AO222X1)                                               0.0747    0.0846     0.1846 f
  mem_resp_li[661] (net)                        1      16.7935              0.0000     0.1846 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.1846 f
  uce_1__uce/mem_resp_i[91] (net)                      16.7935              0.0000     0.1846 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0747   -0.0153 &   0.1693 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0737    0.0920     0.2613 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      18.3279              0.0000     0.2613 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2613 f
  data_mem_pkt_li[557] (net)                           18.3279              0.0000     0.2613 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2613 f
  core/data_mem_pkt_i[558] (net)                       18.3279              0.0000     0.2613 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2613 f
  core/be/data_mem_pkt_i[35] (net)                     18.3279              0.0000     0.2613 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2613 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              18.3279              0.0000     0.2613 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2613 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       18.3279              0.0000     0.2613 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0737   -0.0114 &   0.2498 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0356    0.0713     0.3211 f
  core/be/be_mem/dcache/n2284 (net)             1       2.2163              0.0000     0.3211 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0356    0.0000 &   0.3211 f
  data arrival time                                                                    0.3211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                         0.0129     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.3211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      10.8348              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0007   -0.0001 @   0.0999 f
  U3230/Q (AO222X1)                                               0.0683    0.0806     0.1805 f
  mem_resp_li[654] (net)                        1      14.4685              0.0000     0.1805 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.1805 f
  uce_1__uce/mem_resp_i[84] (net)                      14.4685              0.0000     0.1805 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0683   -0.0131 &   0.1674 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0603    0.0832     0.2506 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      13.7685              0.0000     0.2506 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2506 f
  data_mem_pkt_li[550] (net)                           13.7685              0.0000     0.2506 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2506 f
  core/data_mem_pkt_i[551] (net)                       13.7685              0.0000     0.2506 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2506 f
  core/be/data_mem_pkt_i[28] (net)                     13.7685              0.0000     0.2506 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2506 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              13.7685              0.0000     0.2506 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2506 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       13.7685              0.0000     0.2506 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0603   -0.0011 &   0.2495 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0364    0.0702     0.3197 f
  core/be/be_mem/dcache/n2291 (net)             1       2.7186              0.0000     0.3197 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0364    0.0000 &   0.3197 f
  data arrival time                                                                    0.3197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                         0.0128     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.3197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0052


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.3100 f
  core/be/be_mem/csr/IN2 (net)                        106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (bsg_dff_reset_width_p41_7)   0.0000   0.3100 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (net) 106.2118       0.0000     0.3100 f
  core/be/be_mem/csr/mtval_reg/U26/IN2 (AND2X1)                   0.1968    0.0038 @   0.3138 f
  core/be/be_mem/csr/mtval_reg/U26/Q (AND2X1)                     0.0287    0.0816     0.3954 f
  core/be/be_mem/csr/mtval_reg/n47 (net)        1       3.0865              0.0000     0.3954 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_19_/D (DFFX1)           0.0287    0.0000 &   0.3954 f
  data arrival time                                                                    0.3954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                             0.0000     0.3706
  core/be/be_mem/csr/mtval_reg/data_r_reg_19_/CLK (DFFX1)                   0.0000     0.3706 r
  library hold time                                                         0.0194     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.3954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0054


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/IN3 (bp_be_csr_02_0)                                   0.0000     0.3100 f
  core/be/be_mem/csr/IN3 (net)                        106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/stval_reg/IN0 (bsg_dff_reset_width_p41_9)              0.0000     0.3100 f
  core/be/be_mem/csr/stval_reg/IN0 (net)              106.2118              0.0000     0.3100 f
  core/be/be_mem/csr/stval_reg/U26/IN2 (AND2X1)                   0.1968    0.0038 @   0.3138 f
  core/be/be_mem/csr/stval_reg/U26/Q (AND2X1)                     0.0289    0.0817     0.3956 f
  core/be/be_mem/csr/stval_reg/n47 (net)        1       3.1437              0.0000     0.3956 f
  core/be/be_mem/csr/stval_reg/data_r_reg_19_/D (DFFX1)           0.0289    0.0000 &   0.3956 f
  data arrival time                                                                    0.3956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_mem/csr/stval_reg/data_r_reg_19_/CLK (DFFX1)                   0.0000     0.3707 r
  library hold time                                                         0.0193     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.3956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0056


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2       7.9221              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 f
  U3210/Q (AO222X1)                                               0.0703    0.0818     0.1819 f
  mem_resp_li[636] (net)                        1      15.1930              0.0000     0.1819 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.1819 f
  uce_1__uce/mem_resp_i[66] (net)                      15.1930              0.0000     0.1819 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0703   -0.0097 &   0.1723 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0578    0.0819     0.2542 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.8437              0.0000     0.2542 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2542 f
  data_mem_pkt_li[532] (net)                           12.8437              0.0000     0.2542 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2542 f
  core/data_mem_pkt_i[533] (net)                       12.8437              0.0000     0.2542 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2542 f
  core/be/data_mem_pkt_i[10] (net)                     12.8437              0.0000     0.2542 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2542 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.8437              0.0000     0.2542 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2542 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.8437              0.0000     0.2542 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0578   -0.0035 &   0.2506 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0367    0.0699     0.3206 f
  core/be/be_mem/dcache/n2309 (net)             1       2.8493              0.0000     0.3206 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0367    0.0000 &   0.3206 f
  data arrival time                                                                    0.3206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                         0.0127     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.3206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0060


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2       9.5616              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3223/Q (AO222X1)                                               0.0691    0.0836     0.1836 f
  mem_resp_li[647] (net)                        1      14.4242              0.0000     0.1836 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.1836 f
  uce_1__uce/mem_resp_i[77] (net)                      14.4242              0.0000     0.1836 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.0691   -0.0130 &   0.1706 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0574    0.0815     0.2521 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      12.7246              0.0000     0.2521 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2521 f
  data_mem_pkt_li[543] (net)                           12.7246              0.0000     0.2521 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2521 f
  core/data_mem_pkt_i[544] (net)                       12.7246              0.0000     0.2521 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2521 f
  core/be/data_mem_pkt_i[21] (net)                     12.7246              0.0000     0.2521 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2521 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              12.7246              0.0000     0.2521 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2521 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       12.7246              0.0000     0.2521 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0574    0.0004 &   0.2525 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0354    0.0688     0.3213 f
  core/be/be_mem/dcache/n2298 (net)             1       2.4138              0.0000     0.3213 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0354    0.0000 &   0.3213 f
  data arrival time                                                                    0.3213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0130     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.3213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0064


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2       8.0023              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3209/Q (AO222X1)                                               0.0845    0.0908     0.1908 f
  mem_resp_li[635] (net)                        1      20.3837              0.0000     0.1908 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1908 f
  uce_1__uce/mem_resp_i[65] (net)                      20.3837              0.0000     0.1908 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0845   -0.0113 &   0.1795 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0423    0.0743     0.2538 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3       7.0581              0.0000     0.2538 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2538 f
  data_mem_pkt_li[531] (net)                            7.0581              0.0000     0.2538 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2538 f
  core/data_mem_pkt_i[532] (net)                        7.0581              0.0000     0.2538 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2538 f
  core/be/data_mem_pkt_i[9] (net)                       7.0581              0.0000     0.2538 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2538 f
  core/be/be_mem/data_mem_pkt_i[9] (net)                7.0581              0.0000     0.2538 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2538 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)         7.0581              0.0000     0.2538 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0423    0.0000 &   0.2538 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0372    0.0674     0.3212 f
  core/be/be_mem/dcache/n2310 (net)             1       3.1781              0.0000     0.3212 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0372    0.0000 &   0.3213 f
  data arrival time                                                                    0.3213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                         0.0126     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.3213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3100 f
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)    106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/dcache_data_reg/U13/IN2 (AND2X1)             0.1968    0.0036 @   0.3136 f
  core/be/be_mem/ptw/dcache_data_reg/U13/Q (AND2X1)               0.0294    0.0820     0.3957 f
  core/be/be_mem/ptw/dcache_data_reg/n130 (net)     1   3.2904              0.0000     0.3957 f
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_64_/D (DFFX1)     0.0294    0.0000 &   0.3957 f
  data arrival time                                                                    0.3957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_64_/CLK (DFFX1)             0.0000     0.3696 r
  library hold time                                                         0.0192     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.3957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0069


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      13.0881              0.0000     0.1000 f
  U3232/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3232/Q (AO222X1)                                               0.0651    0.0784     0.1786 f
  mem_resp_li[655] (net)                        1      13.3100              0.0000     0.1786 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1786 f
  uce_1__uce/mem_resp_i[85] (net)                      13.3100              0.0000     0.1786 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0651   -0.0051 &   0.1735 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0651    0.0855     0.2591 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      15.4919              0.0000     0.2591 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2591 f
  data_mem_pkt_li[551] (net)                           15.4919              0.0000     0.2591 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2591 f
  core/data_mem_pkt_i[552] (net)                       15.4919              0.0000     0.2591 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2591 f
  core/be/data_mem_pkt_i[29] (net)                     15.4919              0.0000     0.2591 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2591 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              15.4919              0.0000     0.2591 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2591 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       15.4919              0.0000     0.2591 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0651   -0.0041 &   0.2550 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0351    0.0700     0.3249 f
  core/be/be_mem/dcache/n2290 (net)             1       2.2227              0.0000     0.3249 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0351    0.0000 &   0.3249 f
  data arrival time                                                                    0.3249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                         0.0131     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.3249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0101


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2       9.4631              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3222/Q (AO222X1)                                               0.0692    0.0811     0.1811 f
  mem_resp_li[646] (net)                        1      14.7955              0.0000     0.1811 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1811 f
  uce_1__uce/mem_resp_i[76] (net)                      14.7955              0.0000     0.1811 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0692   -0.0039 &   0.1772 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0558    0.0806     0.2577 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      12.1647              0.0000     0.2577 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2577 f
  data_mem_pkt_li[542] (net)                           12.1647              0.0000     0.2577 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2577 f
  core/data_mem_pkt_i[543] (net)                       12.1647              0.0000     0.2577 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2577 f
  core/be/data_mem_pkt_i[20] (net)                     12.1647              0.0000     0.2577 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2577 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              12.1647              0.0000     0.2577 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2577 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       12.1647              0.0000     0.2577 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0558   -0.0015 &   0.2562 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0359    0.0689     0.3252 f
  core/be/be_mem/dcache/n2299 (net)             1       2.5962              0.0000     0.3252 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0359    0.0000 &   0.3252 f
  data arrival time                                                                    0.3252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0129     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.3252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0104


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U14/IN2 (AND2X1)   0.1966    0.0009 @   0.3109 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U14/Q (AND2X1)     0.0412    0.0909     0.4018 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n302 (net)     1   7.4660    0.0000     0.4018 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__75_/D (DFFX1)   0.0412  -0.0041 &   0.3978 f
  data arrival time                                                                    0.3978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                             0.0000     0.3702
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__75_/CLK (DFFX1)   0.0000   0.3702 r
  library hold time                                                         0.0165     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.3978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0110


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U13/IN2 (AND2X1)   0.1976    0.0043 @   0.3143 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U13/Q (AND2X1)     0.0346    0.0865     0.4008 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n298 (net)     1   5.3319    0.0000     0.4008 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/D (DFFX1)   0.0346  -0.0009 &   0.3999 f
  data arrival time                                                                    0.3999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                             0.0000     0.3704
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.0000   0.3704 r
  library hold time                                                         0.0180     0.3885
  data required time                                                                   0.3885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3885
  data arrival time                                                                   -0.3999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0115


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2       7.9643              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3213/Q (AO222X1)                                               0.0949    0.0999     0.1999 f
  mem_resp_li[638] (net)                        1      23.8972              0.0000     0.1999 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1999 f
  uce_1__uce/mem_resp_i[68] (net)                      23.8972              0.0000     0.1999 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0949   -0.0192 &   0.1807 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0549    0.0838     0.2645 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      11.3997              0.0000     0.2645 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2645 f
  data_mem_pkt_li[534] (net)                           11.3997              0.0000     0.2645 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2645 f
  core/data_mem_pkt_i[535] (net)                       11.3997              0.0000     0.2645 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2645 f
  core/be/data_mem_pkt_i[12] (net)                     11.3997              0.0000     0.2645 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2645 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              11.3997              0.0000     0.2645 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2645 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       11.3997              0.0000     0.2645 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0549    0.0002 &   0.2647 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0352    0.0682     0.3329 f
  core/be/be_mem/dcache/n2307 (net)             1       2.3622              0.0000     0.3329 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0352    0.0000 &   0.3329 f
  data arrival time                                                                    0.3329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0130     0.3207
  data required time                                                                   0.3207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3207
  data arrival time                                                                   -0.3329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0123


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[120] (net)                          2      11.0481              0.0000     0.1000 f
  U3270/IN6 (AO222X1)                                             0.0007    0.0003 @   0.1003 f
  U3270/Q (AO222X1)                                               0.0856    0.0941     0.1944 f
  mem_resp_li[690] (net)                        1      20.4654              0.0000     0.1944 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1944 f
  uce_1__uce/mem_resp_i[120] (net)                     20.4654              0.0000     0.1944 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0856   -0.0124 &   0.1820 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0931    0.1047     0.2867 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      24.8794              0.0000     0.2867 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2867 f
  data_mem_pkt_li[586] (net)                           24.8794              0.0000     0.2867 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2867 f
  core/data_mem_pkt_i[587] (net)                       24.8794              0.0000     0.2867 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2867 f
  core/be/data_mem_pkt_i[64] (net)                     24.8794              0.0000     0.2867 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2867 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              24.8794              0.0000     0.2867 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2867 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       24.8794              0.0000     0.2867 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0931   -0.0097 &   0.2770 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0372    0.0760     0.3530 f
  core/be/be_mem/dcache/n2255 (net)             1       2.9699              0.0000     0.3530 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0372    0.0000 &   0.3530 f
  data arrival time                                                                    0.3530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                         0.0145     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0124


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      10.1118              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3214/Q (AO222X1)                                               0.0635    0.0773     0.1774 f
  mem_resp_li[639] (net)                        1      12.7628              0.0000     0.1774 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.1774 f
  uce_1__uce/mem_resp_i[69] (net)                      12.7628              0.0000     0.1774 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0635    0.0006 &   0.1780 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0615    0.0832     0.2611 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      14.2652              0.0000     0.2611 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2611 f
  data_mem_pkt_li[535] (net)                           14.2652              0.0000     0.2611 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2611 f
  core/data_mem_pkt_i[536] (net)                       14.2652              0.0000     0.2611 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2611 f
  core/be/data_mem_pkt_i[13] (net)                     14.2652              0.0000     0.2611 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2611 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              14.2652              0.0000     0.2611 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2611 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       14.2652              0.0000     0.2611 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0615   -0.0030 &   0.2581 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0352    0.0695     0.3276 f
  core/be/be_mem/dcache/n2306 (net)             1       2.3011              0.0000     0.3276 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0352    0.0000 &   0.3276 f
  data arrival time                                                                    0.3276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0130     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.3276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0127


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2       8.7259              0.0000     0.1000 f
  U3233/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3233/Q (AO222X1)                                               0.0827    0.0897     0.1899 f
  mem_resp_li[656] (net)                        1      19.7364              0.0000     0.1899 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1899 f
  uce_1__uce/mem_resp_i[86] (net)                      19.7364              0.0000     0.1899 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0827   -0.0121 &   0.1778 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0565    0.0830     0.2609 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      12.1811              0.0000     0.2609 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2609 f
  data_mem_pkt_li[552] (net)                           12.1811              0.0000     0.2609 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2609 f
  core/data_mem_pkt_i[553] (net)                       12.1811              0.0000     0.2609 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2609 f
  core/be/data_mem_pkt_i[30] (net)                     12.1811              0.0000     0.2609 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2609 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              12.1811              0.0000     0.2609 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2609 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       12.1811              0.0000     0.2609 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0565   -0.0017 &   0.2592 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0365    0.0695     0.3287 f
  core/be/be_mem/dcache/n2289 (net)             1       2.7944              0.0000     0.3287 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0365    0.0000 &   0.3287 f
  data arrival time                                                                    0.3287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                         0.0127     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.3287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U25/IN2 (AND2X1)   0.1966    0.0008 @   0.3108 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U25/Q (AND2X1)     0.0528    0.0951     0.4059 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n312 (net)     1   9.8420    0.0000     0.4059 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_/D (DFFX1)   0.0528  -0.0092 &   0.3967 f
  data arrival time                                                                    0.3967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_/CLK (DFFX1)   0.0000   0.3699 r
  library hold time                                                         0.0139     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0130


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2       8.3183              0.0000     0.1000 f
  U3246/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3246/Q (AO222X1)                                               0.0811    0.0887     0.1887 f
  mem_resp_li[667] (net)                        1      19.1618              0.0000     0.1887 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.1887 f
  uce_1__uce/mem_resp_i[97] (net)                      19.1618              0.0000     0.1887 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0811   -0.0141 &   0.1746 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0595    0.0847     0.2593 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      13.2860              0.0000     0.2593 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2593 f
  data_mem_pkt_li[563] (net)                           13.2860              0.0000     0.2593 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2593 f
  core/data_mem_pkt_i[564] (net)                       13.2860              0.0000     0.2593 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2593 f
  core/be/data_mem_pkt_i[41] (net)                     13.2860              0.0000     0.2593 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2593 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              13.2860              0.0000     0.2593 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2593 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       13.2860              0.0000     0.2593 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0595    0.0005 &   0.2597 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0360    0.0697     0.3294 f
  core/be/be_mem/dcache/n2278 (net)             1       2.5883              0.0000     0.3294 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0360    0.0000 &   0.3295 f
  data arrival time                                                                    0.3295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                         0.0129     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.3295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0133


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2       7.8513              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3207/Q (AO222X1)                                               0.0886    0.0934     0.1934 f
  mem_resp_li[633] (net)                        1      21.8719              0.0000     0.1934 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1934 f
  uce_1__uce/mem_resp_i[63] (net)                      21.8719              0.0000     0.1934 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0886   -0.0122 &   0.1811 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0556    0.0833     0.2645 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      11.7632              0.0000     0.2645 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2645 f
  data_mem_pkt_li[529] (net)                           11.7632              0.0000     0.2645 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2645 f
  core/data_mem_pkt_i[530] (net)                       11.7632              0.0000     0.2645 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2645 f
  core/be/data_mem_pkt_i[7] (net)                      11.7632              0.0000     0.2645 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2645 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               11.7632              0.0000     0.2645 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2645 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        11.7632              0.0000     0.2645 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0556   -0.0015 &   0.2630 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0379    0.0705     0.3335 f
  core/be/be_mem/dcache/n2312 (net)             1       3.2949              0.0000     0.3335 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0379    0.0000 &   0.3336 f
  data arrival time                                                                    0.3336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                             0.0000     0.3075
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3075 r
  library hold time                                                         0.0124     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.3336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0136


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2      13.0570              0.0000     0.1000 f
  U3245/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3245/Q (AO222X1)                                               0.0758    0.0854     0.1857 f
  mem_resp_li[666] (net)                        1      17.1987              0.0000     0.1857 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1857 f
  uce_1__uce/mem_resp_i[96] (net)                      17.1987              0.0000     0.1857 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0758   -0.0070 &   0.1787 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0612    0.0848     0.2635 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      13.9487              0.0000     0.2635 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2635 f
  data_mem_pkt_li[562] (net)                           13.9487              0.0000     0.2635 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2635 f
  core/data_mem_pkt_i[563] (net)                       13.9487              0.0000     0.2635 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2635 f
  core/be/data_mem_pkt_i[40] (net)                     13.9487              0.0000     0.2635 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2635 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              13.9487              0.0000     0.2635 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2635 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       13.9487              0.0000     0.2635 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0612   -0.0056 &   0.2580 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0376    0.0714     0.3294 f
  core/be/be_mem/dcache/n2279 (net)             1       3.1569              0.0000     0.3294 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0376    0.0000 &   0.3294 f
  data arrival time                                                                    0.3294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                         0.0124     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0137


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2      11.8550              0.0000     0.1000 f
  U3253/IN5 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3253/Q (AO222X1)                                               0.0707    0.0822     0.1825 f
  mem_resp_li[674] (net)                        1      15.3460              0.0000     0.1825 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1825 f
  uce_1__uce/mem_resp_i[104] (net)                     15.3460              0.0000     0.1825 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0707   -0.0087 &   0.1739 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1142    0.1139 @   0.2878 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      32.4578              0.0000     0.2878 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2878 f
  data_mem_pkt_li[570] (net)                           32.4578              0.0000     0.2878 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2878 f
  core/data_mem_pkt_i[571] (net)                       32.4578              0.0000     0.2878 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2878 f
  core/be/data_mem_pkt_i[48] (net)                     32.4578              0.0000     0.2878 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2878 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              32.4578              0.0000     0.2878 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2878 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       32.4578              0.0000     0.2878 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1143   -0.0122 @   0.2756 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0369    0.0791     0.3547 f
  core/be/be_mem/dcache/n2271 (net)             1       2.8719              0.0000     0.3547 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0369    0.0000 &   0.3547 f
  data arrival time                                                                    0.3547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                         0.0146     0.3405
  data required time                                                                   0.3405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3405
  data arrival time                                                                   -0.3547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0142


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/level_cntr_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/U123/IN3 (OA21X1)                            0.1976    0.0042 @   0.3142 f
  core/be/be_mem/ptw/U123/Q (OA21X1)                              0.0329    0.0881     0.4023 f
  core/be/be_mem/ptw/n52 (net)                  1       2.3336              0.0000     0.4023 f
  core/be/be_mem/ptw/level_cntr_reg_0_/D (DFFX1)                  0.0329    0.0000 &   0.4023 f
  data arrival time                                                                    0.4023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_mem/ptw/level_cntr_reg_0_/CLK (DFFX1)                          0.0000     0.3697 r
  library hold time                                                         0.0184     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.4023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0143


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[92] (net)                           2      10.1094              0.0000     0.1000 f
  U3240/IN6 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3240/Q (AO222X1)                                               0.0676    0.0825     0.1826 f
  mem_resp_li[662] (net)                        1      13.8859              0.0000     0.1826 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.1826 f
  uce_1__uce/mem_resp_i[92] (net)                      13.8859              0.0000     0.1826 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0676   -0.0118 &   0.1708 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0779    0.0932     0.2641 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      19.8803              0.0000     0.2641 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2641 f
  data_mem_pkt_li[558] (net)                           19.8803              0.0000     0.2641 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2641 f
  core/data_mem_pkt_i[559] (net)                       19.8803              0.0000     0.2641 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2641 f
  core/be/data_mem_pkt_i[36] (net)                     19.8803              0.0000     0.2641 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2641 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              19.8803              0.0000     0.2641 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2641 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       19.8803              0.0000     0.2641 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0779   -0.0067 &   0.2574 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0369    0.0728     0.3302 f
  core/be/be_mem/dcache/n2283 (net)             1       2.5805              0.0000     0.3302 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0369    0.0000 &   0.3302 f
  data arrival time                                                                    0.3302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                         0.0126     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.3302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0144


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__78_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U24/IN2 (AND2X1)   0.1966    0.0008 @   0.3109 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U24/Q (AND2X1)     0.0458    0.0938     0.4046 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n314 (net)     1   9.0691    0.0000     0.4046 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__78_/D (DFFX1)   0.0458  -0.0046 &   0.4001 f
  data arrival time                                                                    0.4001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                             0.0000     0.3702
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__78_/CLK (DFFX1)   0.0000   0.3702 r
  library hold time                                                         0.0155     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0144


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[118] (net)                          2      14.8806              0.0000     0.1000 f
  U3268/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3268/Q (AO222X1)                                               0.0723    0.0833     0.1836 f
  mem_resp_li[688] (net)                        1      15.9274              0.0000     0.1836 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.1836 f
  uce_1__uce/mem_resp_i[118] (net)                     15.9274              0.0000     0.1836 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0723   -0.0163 &   0.1673 f
  uce_1__uce/U167/Q (AND2X1)                                      0.1120    0.1130 @   0.2802 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      31.6568              0.0000     0.2802 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2802 f
  data_mem_pkt_li[584] (net)                           31.6568              0.0000     0.2802 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2802 f
  core/data_mem_pkt_i[585] (net)                       31.6568              0.0000     0.2802 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2802 f
  core/be/data_mem_pkt_i[62] (net)                     31.6568              0.0000     0.2802 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2802 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              31.6568              0.0000     0.2802 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2802 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       31.6568              0.0000     0.2802 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1120   -0.0191 @   0.2612 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0374    0.0792     0.3404 f
  core/be/be_mem/dcache/n2257 (net)             1       3.0708              0.0000     0.3404 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0374    0.0000 &   0.3404 f
  data arrival time                                                                    0.3404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                         0.0154     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0144


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2      11.3842              0.0000     0.1000 f
  U3235/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3235/Q (AO222X1)                                               0.0663    0.0793     0.1796 f
  mem_resp_li[657] (net)                        1      13.7667              0.0000     0.1796 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.1796 f
  uce_1__uce/mem_resp_i[87] (net)                      13.7667              0.0000     0.1796 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0663   -0.0056 &   0.1739 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0680    0.0874     0.2613 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      16.4734              0.0000     0.2613 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2613 f
  data_mem_pkt_li[553] (net)                           16.4734              0.0000     0.2613 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2613 f
  core/data_mem_pkt_i[554] (net)                       16.4734              0.0000     0.2613 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2613 f
  core/be/data_mem_pkt_i[31] (net)                     16.4734              0.0000     0.2613 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2613 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              16.4734              0.0000     0.2613 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2613 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       16.4734              0.0000     0.2613 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0680   -0.0024 &   0.2590 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0364    0.0713     0.3303 f
  core/be/be_mem/dcache/n2288 (net)             1       2.5937              0.0000     0.3303 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0364    0.0000 &   0.3303 f
  data arrival time                                                                    0.3303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                             0.0000     0.3029
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3029 r
  library hold time                                                         0.0128     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0146


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[113] (net)                          2       7.9601              0.0000     0.1000 f
  U3263/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3263/Q (AO222X1)                                               0.0774    0.0863     0.1865 f
  mem_resp_li[683] (net)                        1      17.7779              0.0000     0.1865 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1865 f
  uce_1__uce/mem_resp_i[113] (net)                     17.7779              0.0000     0.1865 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0774   -0.0163 &   0.1701 f
  uce_1__uce/U161/Q (AND2X1)                                      0.1008    0.1076     0.2777 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      27.5830              0.0000     0.2777 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2777 f
  data_mem_pkt_li[579] (net)                           27.5830              0.0000     0.2777 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2777 f
  core/data_mem_pkt_i[580] (net)                       27.5830              0.0000     0.2777 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2777 f
  core/be/data_mem_pkt_i[57] (net)                     27.5830              0.0000     0.2777 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2777 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              27.5830              0.0000     0.2777 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2777 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       27.5830              0.0000     0.2777 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1008   -0.0134 &   0.2644 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0369    0.0770     0.3414 f
  core/be/be_mem/dcache/n2262 (net)             1       2.8782              0.0000     0.3414 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0369    0.0000 &   0.3414 f
  data arrival time                                                                    0.3414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3107     0.3107
  clock reconvergence pessimism                                             0.0000     0.3107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3107 r
  library hold time                                                         0.0155     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.3414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0152


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1769    0.0001 &   0.3207 f
  core/be/be_mem/U69/Q (AND2X1)                                   0.0407    0.0812     0.4019 f
  core/be/be_mem/n69 (net)                      3       7.1124              0.0000     0.4019 f
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)                       0.0407    0.0001 &   0.4020 f
  data arrival time                                                                    0.4020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)                               0.0000     0.3699 r
  library hold time                                                         0.0166     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0155


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2       7.7058              0.0000     0.1000 f
  U3221/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3221/Q (AO222X1)                                               0.1052    0.1037     0.2035 f
  mem_resp_li[645] (net)                        1      27.9560              0.0000     0.2035 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2035 f
  uce_1__uce/mem_resp_i[75] (net)                      27.9560              0.0000     0.2035 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1052   -0.0185 &   0.1850 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0496    0.0820     0.2670 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3       9.2692              0.0000     0.2670 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2670 f
  data_mem_pkt_li[541] (net)                            9.2692              0.0000     0.2670 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2670 f
  core/data_mem_pkt_i[542] (net)                        9.2692              0.0000     0.2670 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2670 f
  core/be/data_mem_pkt_i[19] (net)                      9.2692              0.0000     0.2670 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2670 f
  core/be/be_mem/data_mem_pkt_i[19] (net)               9.2692              0.0000     0.2670 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2670 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)        9.2692              0.0000     0.2670 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0496    0.0001 &   0.2671 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0370    0.0686     0.3357 f
  core/be/be_mem/dcache/n2300 (net)             1       3.0250              0.0000     0.3357 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0370    0.0000 &   0.3357 f
  data arrival time                                                                    0.3357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0126     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.3357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0155


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U11/IN2 (AND2X1)   0.1966    0.0009 @   0.3109 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U11/Q (AND2X1)     0.0452    0.0932     0.4042 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n290 (net)     1   8.7678    0.0000     0.4042 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/D (DFFX1)   0.0452  -0.0021 &   0.4020 f
  data arrival time                                                                    0.4020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/CLK (DFFX1)   0.0000   0.3707 r
  library hold time                                                         0.0156     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0157


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2       8.0459              0.0000     0.1000 f
  U3238/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3238/Q (AO222X1)                                               0.0967    0.0985     0.1984 f
  mem_resp_li[660] (net)                        1      24.8375              0.0000     0.1984 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.1984 f
  uce_1__uce/mem_resp_i[90] (net)                      24.8375              0.0000     0.1984 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0967   -0.0151 &   0.1834 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0675    0.0919     0.2753 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      15.8760              0.0000     0.2753 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2753 f
  data_mem_pkt_li[556] (net)                           15.8760              0.0000     0.2753 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2753 f
  core/data_mem_pkt_i[557] (net)                       15.8760              0.0000     0.2753 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2753 f
  core/be/data_mem_pkt_i[34] (net)                     15.8760              0.0000     0.2753 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2753 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              15.8760              0.0000     0.2753 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2753 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       15.8760              0.0000     0.2753 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0675   -0.0100 &   0.2653 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0366    0.0714     0.3367 f
  core/be/be_mem/dcache/n2285 (net)             1       2.6809              0.0000     0.3367 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0366    0.0000 &   0.3367 f
  data arrival time                                                                    0.3367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                             0.0000     0.3083
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3083 r
  library hold time                                                         0.0127     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.3367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0157


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2       8.3699              0.0000     0.1000 f
  U3226/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 f
  U3226/Q (AO222X1)                                               0.0691    0.0810     0.1811 f
  mem_resp_li[650] (net)                        1      14.7456              0.0000     0.1811 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1811 f
  uce_1__uce/mem_resp_i[80] (net)                      14.7456              0.0000     0.1811 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0691   -0.0010 &   0.1802 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0646    0.0859     0.2661 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      15.2711              0.0000     0.2661 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2661 f
  data_mem_pkt_li[546] (net)                           15.2711              0.0000     0.2661 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2661 f
  core/data_mem_pkt_i[547] (net)                       15.2711              0.0000     0.2661 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2661 f
  core/be/data_mem_pkt_i[24] (net)                     15.2711              0.0000     0.2661 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2661 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              15.2711              0.0000     0.2661 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2661 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       15.2711              0.0000     0.2661 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0646   -0.0064 &   0.2596 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0361    0.0707     0.3304 f
  core/be/be_mem/dcache/n2295 (net)             1       2.5892              0.0000     0.3304 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0361    0.0000 &   0.3304 f
  data arrival time                                                                    0.3304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3018 r
  library hold time                                                         0.0128     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.3304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0157


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2       8.2554              0.0000     0.1000 f
  U3215/IN4 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3215/Q (AO222X1)                                               0.0703    0.1127     0.2126 f
  mem_resp_li[640] (net)                        1      15.2087              0.0000     0.2126 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2126 f
  uce_1__uce/mem_resp_i[70] (net)                      15.2087              0.0000     0.2126 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0703   -0.0044 &   0.2082 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0531    0.0790     0.2872 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      11.1760              0.0000     0.2872 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2872 f
  data_mem_pkt_li[536] (net)                           11.1760              0.0000     0.2872 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2872 f
  core/data_mem_pkt_i[537] (net)                       11.1760              0.0000     0.2872 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2872 f
  core/be/data_mem_pkt_i[14] (net)                     11.1760              0.0000     0.2872 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2872 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              11.1760              0.0000     0.2872 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2872 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       11.1760              0.0000     0.2872 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0531    0.0003 &   0.2876 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0368    0.0691     0.3567 f
  core/be/be_mem/dcache/n2305 (net)             1       2.9311              0.0000     0.3567 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0368    0.0000 &   0.3567 f
  data arrival time                                                                    0.3567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  clock reconvergence pessimism                                             0.0000     0.3265
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3265 r
  library hold time                                                         0.0141     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0161


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[95] (net)                           2      11.4022              0.0000     0.1000 f
  U3243/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3243/Q (AO222X1)                                               0.0653    0.0785     0.1786 f
  mem_resp_li[665] (net)                        1      13.3994              0.0000     0.1786 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.1786 f
  uce_1__uce/mem_resp_i[95] (net)                      13.3994              0.0000     0.1786 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0653   -0.0108 &   0.1677 f
  uce_1__uce/U142/Q (AND2X1)                                      0.0757    0.0916     0.2593 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      19.1457              0.0000     0.2593 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2593 f
  data_mem_pkt_li[561] (net)                           19.1457              0.0000     0.2593 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2593 f
  core/data_mem_pkt_i[562] (net)                       19.1457              0.0000     0.2593 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2593 f
  core/be/data_mem_pkt_i[39] (net)                     19.1457              0.0000     0.2593 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2593 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              19.1457              0.0000     0.2593 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2593 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       19.1457              0.0000     0.2593 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0757   -0.0004 &   0.2590 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0375    0.0730     0.3320 f
  core/be/be_mem/dcache/n2280 (net)             1       2.8307              0.0000     0.3320 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0375    0.0000 &   0.3320 f
  data arrival time                                                                    0.3320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                         0.0125     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0163


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U6/IN2 (AND2X1)    0.1966    0.0007 @   0.3107 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U6/Q (AND2X1)      0.0452    0.0934     0.4041 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n266 (net)     1   8.8619    0.0000     0.4041 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_/D (DFFX1)   0.0452  -0.0021 &   0.4020 f
  data arrival time                                                                    0.4020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                             0.0000     0.3701
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_/CLK (DFFX1)   0.0000   0.3701 r
  library hold time                                                         0.0156     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0163


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[114] (net)                          2      13.2709              0.0000     0.1000 f
  U3264/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.0907    0.0949     0.1951 f
  mem_resp_li[684] (net)                        1      22.6552              0.0000     0.1951 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.1951 f
  uce_1__uce/mem_resp_i[114] (net)                     22.6552              0.0000     0.1951 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0907   -0.0245 &   0.1706 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0996    0.1092     0.2797 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      27.0438              0.0000     0.2797 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2797 f
  data_mem_pkt_li[580] (net)                           27.0438              0.0000     0.2797 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2797 f
  core/data_mem_pkt_i[581] (net)                       27.0438              0.0000     0.2797 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2797 f
  core/be/data_mem_pkt_i[58] (net)                     27.0438              0.0000     0.2797 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2797 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              27.0438              0.0000     0.2797 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2797 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       27.0438              0.0000     0.2797 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0996   -0.0134 &   0.2663 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0364    0.0764     0.3427 f
  core/be/be_mem/dcache/n2261 (net)             1       2.6840              0.0000     0.3427 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0364    0.0000 &   0.3427 f
  data arrival time                                                                    0.3427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                         0.0157     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.3427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0166


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[93] (net)                           2      12.1602              0.0000     0.1000 f
  U3241/IN6 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3241/Q (AO222X1)                                               0.0680    0.0828     0.1828 f
  mem_resp_li[663] (net)                        1      14.0140              0.0000     0.1828 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.1828 f
  uce_1__uce/mem_resp_i[93] (net)                      14.0140              0.0000     0.1828 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0680   -0.0022 &   0.1806 f
  uce_1__uce/U139/Q (AND2X1)                                      0.0741    0.0911     0.2717 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      18.5616              0.0000     0.2717 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2717 f
  data_mem_pkt_li[559] (net)                           18.5616              0.0000     0.2717 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2717 f
  core/data_mem_pkt_i[560] (net)                       18.5616              0.0000     0.2717 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2717 f
  core/be/data_mem_pkt_i[37] (net)                     18.5616              0.0000     0.2717 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2717 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              18.5616              0.0000     0.2717 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2717 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       18.5616              0.0000     0.2717 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.0741   -0.0124 &   0.2593 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0377    0.0730     0.3323 f
  core/be/be_mem/dcache/n2282 (net)             1       2.9222              0.0000     0.3323 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0377    0.0000 &   0.3323 f
  data arrival time                                                                    0.3323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                         0.0124     0.3156
  data required time                                                                   0.3156
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3156
  data arrival time                                                                   -0.3323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0167


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2       9.2130              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3206/Q (AO222X1)                                               0.0678    0.0826     0.1826 f
  mem_resp_li[632] (net)                        1      13.9510              0.0000     0.1826 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1826 f
  uce_1__uce/mem_resp_i[62] (net)                      13.9510              0.0000     0.1826 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0678   -0.0039 &   0.1788 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0665    0.0868     0.2655 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      15.9295              0.0000     0.2655 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2655 f
  data_mem_pkt_li[528] (net)                           15.9295              0.0000     0.2655 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2655 f
  core/data_mem_pkt_i[529] (net)                       15.9295              0.0000     0.2655 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2655 f
  core/be/data_mem_pkt_i[6] (net)                      15.9295              0.0000     0.2655 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2655 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               15.9295              0.0000     0.2655 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2655 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        15.9295              0.0000     0.2655 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0665   -0.0047 &   0.2609 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0364    0.0711     0.3320 f
  core/be/be_mem/dcache/n2313 (net)             1       2.6268              0.0000     0.3320 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0364    0.0000 &   0.3320 f
  data arrival time                                                                    0.3320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3018 r
  library hold time                                                         0.0128     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.3320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U36/IN2 (AND2X1)   0.1966    0.0007 @   0.3108 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U36/Q (AND2X1)     0.0454    0.0935     0.4043 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n276 (net)     1   8.9205    0.0000     0.4043 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_/D (DFFX1)   0.0454  -0.0009 &   0.4034 f
  data arrival time                                                                    0.4034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                             0.0000     0.3703
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_/CLK (DFFX1)   0.0000   0.3703 r
  library hold time                                                         0.0156     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.4034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0176


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U41/IN2 (AND2X1)   0.1966    0.0007 @   0.3108 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U41/Q (AND2X1)     0.0454    0.0935     0.4042 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n260 (net)     1   8.9011    0.0000     0.4042 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__64_/D (DFFX1)   0.0454  -0.0011 &   0.4031 f
  data arrival time                                                                    0.4031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__64_/CLK (DFFX1)   0.0000   0.3699 r
  library hold time                                                         0.0156     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.4031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0177


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U22/IN2 (AND2X1)   0.1966    0.0007 @   0.3107 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U22/Q (AND2X1)     0.0444    0.0929     0.4036 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n318 (net)     1   8.5878    0.0000     0.4036 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/D (DFFX1)   0.0444   0.0002 &   0.4039 f
  data arrival time                                                                    0.4039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                             0.0000     0.3701
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.0000   0.3701 r
  library hold time                                                         0.0158     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0180


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__67_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U38/IN2 (AND2X1)   0.1966    0.0007 @   0.3107 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U38/Q (AND2X1)     0.0443    0.0928     0.4035 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n270 (net)     1   8.5342    0.0000     0.4035 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__67_/D (DFFX1)   0.0443   0.0003 &   0.4038 f
  data arrival time                                                                    0.4038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  clock reconvergence pessimism                                             0.0000     0.3698
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__67_/CLK (DFFX1)   0.0000   0.3698 r
  library hold time                                                         0.0158     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0182


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2      10.3116              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3219/Q (AO222X1)                                               0.0708    0.0822     0.1824 f
  mem_resp_li[643] (net)                        1      15.3961              0.0000     0.1824 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1824 f
  uce_1__uce/mem_resp_i[73] (net)                      15.3961              0.0000     0.1824 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0708   -0.0023 &   0.1801 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0606    0.0838     0.2638 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      13.8398              0.0000     0.2638 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2638 f
  data_mem_pkt_li[539] (net)                           13.8398              0.0000     0.2638 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2638 f
  core/data_mem_pkt_i[540] (net)                       13.8398              0.0000     0.2638 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2638 f
  core/be/data_mem_pkt_i[17] (net)                     13.8398              0.0000     0.2638 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2638 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              13.8398              0.0000     0.2638 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2638 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       13.8398              0.0000     0.2638 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0606   -0.0013 &   0.2625 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0378    0.0714     0.3339 f
  core/be/be_mem/dcache/n2302 (net)             1       3.2039              0.0000     0.3339 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0378   -0.0007 &   0.3332 f
  data arrival time                                                                    0.3332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0124     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.3332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0188


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2       8.9292              0.0000     0.1000 f
  U3261/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3261/Q (AO222X1)                                               0.0821    0.0893     0.1893 f
  mem_resp_li[681] (net)                        1      19.5046              0.0000     0.1893 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1893 f
  uce_1__uce/mem_resp_i[111] (net)                     19.5046              0.0000     0.1893 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0821   -0.0185 &   0.1707 f
  uce_1__uce/U159/Q (AND2X1)                                      0.1029    0.1095     0.2802 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      28.2254              0.0000     0.2802 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2802 f
  data_mem_pkt_li[577] (net)                           28.2254              0.0000     0.2802 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2802 f
  core/data_mem_pkt_i[578] (net)                       28.2254              0.0000     0.2802 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2802 f
  core/be/data_mem_pkt_i[55] (net)                     28.2254              0.0000     0.2802 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2802 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              28.2254              0.0000     0.2802 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2802 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       28.2254              0.0000     0.2802 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1029   -0.0125 &   0.2677 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0373    0.0777     0.3454 f
  core/be/be_mem/dcache/n2264 (net)             1       3.0236              0.0000     0.3454 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0373    0.0000 &   0.3454 f
  data arrival time                                                                    0.3454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3110     0.3110
  clock reconvergence pessimism                                             0.0000     0.3110
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3110 r
  library hold time                                                         0.0154     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.3454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0191


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2      10.6898              0.0000     0.1000 f
  U3265/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3265/Q (AO222X1)                                               0.0736    0.0840     0.1842 f
  mem_resp_li[685] (net)                        1      16.3964              0.0000     0.1842 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.1842 f
  uce_1__uce/mem_resp_i[115] (net)                     16.3964              0.0000     0.1842 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0736   -0.0047 &   0.1795 f
  uce_1__uce/U163/Q (AND2X1)                                      0.0958    0.1043     0.2838 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      25.9506              0.0000     0.2838 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.2838 f
  data_mem_pkt_li[581] (net)                           25.9506              0.0000     0.2838 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.2838 f
  core/data_mem_pkt_i[582] (net)                       25.9506              0.0000     0.2838 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.2838 f
  core/be/data_mem_pkt_i[59] (net)                     25.9506              0.0000     0.2838 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.2838 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              25.9506              0.0000     0.2838 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.2838 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       25.9506              0.0000     0.2838 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.0958   -0.0131 &   0.2707 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0357    0.0752     0.3459 f
  core/be/be_mem/dcache/n2260 (net)             1       2.4309              0.0000     0.3459 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0357    0.0000 &   0.3459 f
  data arrival time                                                                    0.3459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                             0.0000     0.3108
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3108 r
  library hold time                                                         0.0158     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.3459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0193


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U20/IN2 (AND2X1)   0.1966    0.0008 @   0.3108 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U20/Q (AND2X1)     0.0462    0.0941     0.4049 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n322 (net)     1   9.2291    0.0000     0.4049 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/D (DFFX1)   0.0462  -0.0009 &   0.4039 f
  data arrival time                                                                    0.4039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  clock reconvergence pessimism                                             0.0000     0.3691
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.0000   0.3691 r
  library hold time                                                         0.0153     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.4039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0195


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2      15.9204              0.0000     0.1000 f
  U3259/IN5 (AO222X1)                                             0.0016    0.0006 @   0.1006 f
  U3259/Q (AO222X1)                                               0.0704    0.0822     0.1827 f
  mem_resp_li[679] (net)                        1      15.2338              0.0000     0.1827 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.1827 f
  uce_1__uce/mem_resp_i[109] (net)                     15.2338              0.0000     0.1827 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0704   -0.0089 &   0.1738 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1209    0.1175 @   0.2913 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      34.7048              0.0000     0.2913 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.2913 f
  data_mem_pkt_li[575] (net)                           34.7048              0.0000     0.2913 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.2913 f
  core/data_mem_pkt_i[576] (net)                       34.7048              0.0000     0.2913 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.2913 f
  core/be/data_mem_pkt_i[53] (net)                     34.7048              0.0000     0.2913 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.2913 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              34.7048              0.0000     0.2913 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.2913 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       34.7048              0.0000     0.2913 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1210   -0.0248 @   0.2665 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0361    0.0794     0.3459 f
  core/be/be_mem/dcache/n2266 (net)             1       2.5699              0.0000     0.3459 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0361    0.0000 &   0.3459 f
  data arrival time                                                                    0.3459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                         0.0157     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.3459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0198


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[105] (net)                          2      13.0640              0.0000     0.1000 f
  U3254/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3254/Q (AO222X1)                                               0.0722    0.0832     0.1835 f
  mem_resp_li[675] (net)                        1      15.9044              0.0000     0.1835 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1835 f
  uce_1__uce/mem_resp_i[105] (net)                     15.9044              0.0000     0.1835 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0722   -0.0007 &   0.1828 f
  uce_1__uce/U152/Q (AND2X1)                                      0.1170    0.1157 @   0.2985 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      33.3898              0.0000     0.2985 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2985 f
  data_mem_pkt_li[571] (net)                           33.3898              0.0000     0.2985 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2985 f
  core/data_mem_pkt_i[572] (net)                       33.3898              0.0000     0.2985 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2985 f
  core/be/data_mem_pkt_i[49] (net)                     33.3898              0.0000     0.2985 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2985 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              33.3898              0.0000     0.2985 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2985 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       33.3898              0.0000     0.2985 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1170   -0.0162 @   0.2823 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0361    0.0788     0.3610 f
  core/be/be_mem/dcache/n2270 (net)             1       2.5659              0.0000     0.3610 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0361    0.0000 &   0.3611 f
  data arrival time                                                                    0.3611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                         0.0148     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0201


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__78_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U23/IN2 (AND2X1)   0.1969    0.0053 @   0.3153 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U23/Q (AND2X1)     0.0446    0.0910     0.4063 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n316 (net)     1   7.4743    0.0000     0.4063 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__78_/D (DFFX1)   0.0446   0.0002 &   0.4065 f
  data arrival time                                                                    0.4065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__78_/CLK (DFFX1)   0.0000   0.3697 r
  library hold time                                                         0.0157     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0211


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[117] (net)                          2       9.5567              0.0000     0.1000 f
  U3267/IN6 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3267/Q (AO222X1)                                               0.0811    0.0912     0.1913 f
  mem_resp_li[687] (net)                        1      18.8228              0.0000     0.1913 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1913 f
  uce_1__uce/mem_resp_i[117] (net)                     18.8228              0.0000     0.1913 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0811   -0.0103 &   0.1810 f
  uce_1__uce/U165/Q (AND2X1)                                      0.1012    0.1084     0.2894 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      27.6801              0.0000     0.2894 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2894 f
  data_mem_pkt_li[583] (net)                           27.6801              0.0000     0.2894 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2894 f
  core/data_mem_pkt_i[584] (net)                       27.6801              0.0000     0.2894 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2894 f
  core/be/data_mem_pkt_i[61] (net)                     27.6801              0.0000     0.2894 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2894 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              27.6801              0.0000     0.2894 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2894 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       27.6801              0.0000     0.2894 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1012   -0.0189 &   0.2706 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0370    0.0771     0.3477 f
  core/be/be_mem/dcache/n2258 (net)             1       2.9084              0.0000     0.3477 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0370    0.0000 &   0.3477 f
  data arrival time                                                                    0.3477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                         0.0155     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0216


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2       9.1634              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3271/Q (AO222X1)                                               0.0862    0.0919     0.1920 f
  mem_resp_li[691] (net)                        1      21.0001              0.0000     0.1920 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1920 f
  uce_1__uce/mem_resp_i[121] (net)                     21.0001              0.0000     0.1920 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0862   -0.0178 &   0.1742 f
  uce_1__uce/U170/Q (AND2X1)                                      0.1050    0.1113     0.2855 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      28.8962              0.0000     0.2855 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2855 f
  data_mem_pkt_li[587] (net)                           28.8962              0.0000     0.2855 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2855 f
  core/data_mem_pkt_i[588] (net)                       28.8962              0.0000     0.2855 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2855 f
  core/be/data_mem_pkt_i[65] (net)                     28.8962              0.0000     0.2855 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2855 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              28.8962              0.0000     0.2855 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2855 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       28.8962              0.0000     0.2855 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1050   -0.0156 &   0.2699 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0371    0.0778     0.3477 f
  core/be/be_mem/dcache/n2254 (net)             1       2.9388              0.0000     0.3477 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0371    0.0000 &   0.3477 f
  data arrival time                                                                    0.3477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0155     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2       8.0340              0.0000     0.1000 f
  U3260/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3260/Q (AO222X1)                                               0.0783    0.0869     0.1868 f
  mem_resp_li[680] (net)                        1      18.1069              0.0000     0.1868 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.1868 f
  uce_1__uce/mem_resp_i[110] (net)                     18.1069              0.0000     0.1868 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0783   -0.0177 &   0.1691 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1061    0.1106     0.2797 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      29.3537              0.0000     0.2797 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.2797 f
  data_mem_pkt_li[576] (net)                           29.3537              0.0000     0.2797 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.2797 f
  core/data_mem_pkt_i[577] (net)                       29.3537              0.0000     0.2797 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.2797 f
  core/be/data_mem_pkt_i[54] (net)                     29.3537              0.0000     0.2797 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.2797 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              29.3537              0.0000     0.2797 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.2797 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       29.3537              0.0000     0.2797 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1061   -0.0075 &   0.2723 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0350    0.0762     0.3484 f
  core/be/be_mem/dcache/n2265 (net)             1       2.1605              0.0000     0.3484 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0350    0.0000 &   0.3484 f
  data arrival time                                                                    0.3484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                         0.0160     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.3484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0219


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__67_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U37/IN2 (AND2X1)   0.1969    0.0059 @   0.3159 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U37/Q (AND2X1)     0.0475    0.0951     0.4110 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n272 (net)     1   9.7818    0.0000     0.4110 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__67_/D (DFFX1)   0.0475  -0.0036 &   0.4074 f
  data arrival time                                                                    0.4074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  clock reconvergence pessimism                                             0.0000     0.3693
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__67_/CLK (DFFX1)   0.0000   0.3693 r
  library hold time                                                         0.0150     0.3843
  data required time                                                                   0.3843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3843
  data arrival time                                                                   -0.4074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0231


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[119] (net)                          2      16.0705              0.0000     0.1000 f
  U3269/IN5 (AO222X1)                                             0.0015    0.0006 @   0.1006 f
  U3269/Q (AO222X1)                                               0.0789    0.0875     0.1881 f
  mem_resp_li[689] (net)                        1      18.3360              0.0000     0.1881 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1881 f
  uce_1__uce/mem_resp_i[119] (net)                     18.3360              0.0000     0.1881 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0789   -0.0089 &   0.1792 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1010    0.1080     0.2872 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      27.6511              0.0000     0.2872 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2872 f
  data_mem_pkt_li[585] (net)                           27.6511              0.0000     0.2872 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2872 f
  core/data_mem_pkt_i[586] (net)                       27.6511              0.0000     0.2872 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2872 f
  core/be/data_mem_pkt_i[63] (net)                     27.6511              0.0000     0.2872 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2872 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              27.6511              0.0000     0.2872 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2872 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       27.6511              0.0000     0.2872 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1010   -0.0152 &   0.2720 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0370    0.0771     0.3492 f
  core/be/be_mem/dcache/n2256 (net)             1       2.9115              0.0000     0.3492 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0370    0.0000 &   0.3492 f
  data arrival time                                                                    0.3492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0155     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0232


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U39/IN2 (AND2X1)   0.1969    0.0059 @   0.3159 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U39/Q (AND2X1)     0.0462    0.0942     0.4101 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n268 (net)     1   9.2871    0.0000     0.4101 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_/D (DFFX1)   0.0462  -0.0022 &   0.4079 f
  data arrival time                                                                    0.4079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  clock reconvergence pessimism                                             0.0000     0.3693
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_/CLK (DFFX1)   0.0000   0.3693 r
  library hold time                                                         0.0153     0.3847
  data required time                                                                   0.3847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3847
  data arrival time                                                                   -0.4079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0232


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2       7.7042              0.0000     0.1000 f
  U3258/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3258/Q (AO222X1)                                               0.0754    0.0851     0.1851 f
  mem_resp_li[678] (net)                        1      17.0649              0.0000     0.1851 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.1851 f
  uce_1__uce/mem_resp_i[108] (net)                     17.0649              0.0000     0.1851 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0754   -0.0047 &   0.1803 f
  uce_1__uce/U156/Q (AND2X1)                                      0.1056    0.1099     0.2902 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      29.1945              0.0000     0.2902 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2902 f
  data_mem_pkt_li[574] (net)                           29.1945              0.0000     0.2902 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2902 f
  core/data_mem_pkt_i[575] (net)                       29.1945              0.0000     0.2902 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2902 f
  core/be/data_mem_pkt_i[52] (net)                     29.1945              0.0000     0.2902 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2902 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              29.1945              0.0000     0.2902 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2902 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       29.1945              0.0000     0.2902 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1056   -0.0176 &   0.2726 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0366    0.0775     0.3500 f
  core/be/be_mem/dcache/n2267 (net)             1       2.7527              0.0000     0.3500 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0366    0.0000 &   0.3500 f
  data arrival time                                                                    0.3500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0156     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.3500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0239


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[107] (net)                          2       8.4841              0.0000     0.1000 f
  U3256/IN6 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3256/Q (AO222X1)                                               0.0837    0.0928     0.1929 f
  mem_resp_li[677] (net)                        1      19.7732              0.0000     0.1929 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.1929 f
  uce_1__uce/mem_resp_i[107] (net)                     19.7732              0.0000     0.1929 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.0837   -0.0111 &   0.1818 f
  uce_1__uce/U155/Q (AND2X1)                                      0.1092    0.1132     0.2950 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      30.3330              0.0000     0.2950 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.2950 f
  data_mem_pkt_li[573] (net)                           30.3330              0.0000     0.2950 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.2950 f
  core/data_mem_pkt_i[574] (net)                       30.3330              0.0000     0.2950 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.2950 f
  core/be/data_mem_pkt_i[51] (net)                     30.3330              0.0000     0.2950 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.2950 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              30.3330              0.0000     0.2950 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.2950 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       30.3330              0.0000     0.2950 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1092   -0.0234 &   0.2716 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0371    0.0785     0.3501 f
  core/be/be_mem/dcache/n2268 (net)             1       2.9404              0.0000     0.3501 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0371    0.0000 &   0.3501 f
  data arrival time                                                                    0.3501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                         0.0155     0.3258
  data required time                                                                   0.3258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3258
  data arrival time                                                                   -0.3501
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0243


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[70] (net)                           2       7.7931              0.0000     0.1000 r
  U3215/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3215/Q (AO222X1)                                               0.0695    0.0779     0.1778 r
  mem_resp_li[640] (net)                        1      15.2136              0.0000     0.1778 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.1778 r
  uce_1__uce/mem_resp_i[70] (net)                      15.2136              0.0000     0.1778 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0695   -0.0043 &   0.1736 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0579    0.0748     0.2483 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      12.0775              0.0000     0.2483 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2483 r
  data_mem_pkt_li[536] (net)                           12.0775              0.0000     0.2483 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2483 r
  core/data_mem_pkt_i[537] (net)                       12.0775              0.0000     0.2483 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2483 r
  core/be/data_mem_pkt_i[14] (net)                     12.0775              0.0000     0.2483 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2483 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              12.0775              0.0000     0.2483 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2483 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       12.0775              0.0000     0.2483 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0579    0.0003 &   0.2487 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0358    0.0771     0.3258 r
  core/be/be_mem/dcache/n2305 (net)             1       3.1035              0.0000     0.3258 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0358    0.0000 &   0.3258 r
  data arrival time                                                                    0.3258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  clock reconvergence pessimism                                             0.0000     0.3265
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3265 r
  library hold time                                                        -0.0257     0.3008
  data required time                                                                   0.3008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3008
  data arrival time                                                                   -0.3258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0250


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U21/IN2 (AND2X1)   0.1969    0.0058 @   0.3158 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U21/Q (AND2X1)     0.0533    0.0943     0.4101 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n320 (net)     1   9.3627    0.0000     0.4101 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__79_/D (DFFX1)   0.0533  -0.0024 &   0.4077 f
  data arrival time                                                                    0.4077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                             0.0000     0.3685
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__79_/CLK (DFFX1)   0.0000   0.3685 r
  library hold time                                                         0.0137     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.4077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0255


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U34/IN2 (AND2X1)   0.1969    0.0059 @   0.3160 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U34/Q (AND2X1)     0.0528    0.0982     0.4141 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n284 (net)     1  11.5411    0.0000     0.4141 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_/D (DFFX1)   0.0528  -0.0056 &   0.4086 f
  data arrival time                                                                    0.4086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  clock reconvergence pessimism                                             0.0000     0.3690
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_/CLK (DFFX1)   0.0000   0.3690 r
  library hold time                                                         0.0138     0.3829
  data required time                                                                   0.3829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3829
  data arrival time                                                                   -0.4086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0257


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U19/IN2 (AND2X1)   0.1969    0.0059 @   0.3160 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U19/Q (AND2X1)     0.0509    0.0956     0.4116 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n324 (net)     1  10.1053    0.0000     0.4116 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_/D (DFFX1)   0.0509  -0.0028 &   0.4088 f
  data arrival time                                                                    0.4088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  clock reconvergence pessimism                                             0.0000     0.3688
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_/CLK (DFFX1)   0.0000   0.3688 r
  library hold time                                                         0.0143     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.4088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0257


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2       8.2831              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3225/Q (AO222X1)                                               0.0919    0.0955     0.1955 f
  mem_resp_li[649] (net)                        1      23.0989              0.0000     0.1955 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.1955 f
  uce_1__uce/mem_resp_i[79] (net)                      23.0989              0.0000     0.1955 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0919   -0.0008 &   0.1947 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0543    0.0830     0.2777 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      11.2229              0.0000     0.2777 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2777 f
  data_mem_pkt_li[545] (net)                           11.2229              0.0000     0.2777 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2777 f
  core/data_mem_pkt_i[546] (net)                       11.2229              0.0000     0.2777 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2777 f
  core/be/data_mem_pkt_i[23] (net)                     11.2229              0.0000     0.2777 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2777 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              11.2229              0.0000     0.2777 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2777 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       11.2229              0.0000     0.2777 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0543    0.0002 &   0.2779 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0360    0.0687     0.3466 f
  core/be/be_mem/dcache/n2296 (net)             1       2.6347              0.0000     0.3466 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0360    0.0000 &   0.3466 f
  data arrival time                                                                    0.3466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0129     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.3466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0262


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/IN2 (AND2X1)   0.1969    0.0060 @   0.3160 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/Q (AND2X1)     0.0484    0.0956     0.4116 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n304 (net)     1  10.0663    0.0000     0.4116 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/D (DFFX1)   0.0484  -0.0006 &   0.4109 f
  data arrival time                                                                    0.4109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/CLK (DFFX1)   0.0000   0.3696 r
  library hold time                                                         0.0148     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.4109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0266


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[112] (net)                          2      16.9074              0.0000     0.1000 f
  U3262/IN6 (AO222X1)                                             0.0016    0.0003 @   0.1003 f
  U3262/Q (AO222X1)                                               0.0767    0.0887     0.1890 f
  mem_resp_li[682] (net)                        1      17.2227              0.0000     0.1890 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1890 f
  uce_1__uce/mem_resp_i[112] (net)                     17.2227              0.0000     0.1890 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0767   -0.0113 &   0.1777 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1034    0.1091 @   0.2868 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      28.7371              0.0000     0.2868 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2868 f
  data_mem_pkt_li[578] (net)                           28.7371              0.0000     0.2868 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2868 f
  core/data_mem_pkt_i[579] (net)                       28.7371              0.0000     0.2868 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2868 f
  core/be/data_mem_pkt_i[56] (net)                     28.7371              0.0000     0.2868 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2868 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              28.7371              0.0000     0.2868 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2868 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       28.7371              0.0000     0.2868 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1035   -0.0124 @   0.2744 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0379    0.0783     0.3527 f
  core/be/be_mem/dcache/n2263 (net)             1       3.2387              0.0000     0.3527 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0379    0.0000 &   0.3527 f
  data arrival time                                                                    0.3527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                         0.0153     0.3256
  data required time                                                                   0.3256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3256
  data arrival time                                                                   -0.3527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0271


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U40/IN2 (AND2X1)   0.1969    0.0058 @   0.3158 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U40/Q (AND2X1)     0.0483    0.0955     0.4113 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n264 (net)     1  10.0174    0.0000     0.4113 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__65_/D (DFFX1)   0.0483  -0.0003 &   0.4110 f
  data arrival time                                                                    0.4110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                             0.0000     0.3685
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__65_/CLK (DFFX1)   0.0000   0.3685 r
  library hold time                                                         0.0149     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.4110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0276


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2       7.6207              0.0000     0.1000 f
  U3216/IN4 (AO222X1)                                             0.0003    0.0001 @   0.1001 f
  U3216/Q (AO222X1)                                               0.0709    0.1130     0.2131 f
  mem_resp_li[641] (net)                        1      15.4010              0.0000     0.2131 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2131 f
  uce_1__uce/mem_resp_i[71] (net)                      15.4010              0.0000     0.2131 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0709   -0.0214 &   0.1917 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0594    0.0830     0.2747 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      13.4168              0.0000     0.2747 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2747 f
  data_mem_pkt_li[537] (net)                           13.4168              0.0000     0.2747 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2747 f
  core/data_mem_pkt_i[538] (net)                       13.4168              0.0000     0.2747 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2747 f
  core/be/data_mem_pkt_i[15] (net)                     13.4168              0.0000     0.2747 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2747 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              13.4168              0.0000     0.2747 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2747 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       13.4168              0.0000     0.2747 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0594    0.0004 &   0.2752 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0351    0.0690     0.3441 f
  core/be/be_mem/dcache/n2304 (net)             1       2.2761              0.0000     0.3441 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0351    0.0000 &   0.3442 f
  data arrival time                                                                    0.3442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0131     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.3442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0292


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2       7.6608              0.0000     0.1000 f
  U3242/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 f
  U3242/Q (AO222X1)                                               0.0960    0.0981     0.1982 f
  mem_resp_li[664] (net)                        1      24.5965              0.0000     0.1982 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1982 f
  uce_1__uce/mem_resp_i[94] (net)                      24.5965              0.0000     0.1982 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0960   -0.0112 &   0.1869 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0724    0.0946     0.2815 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      17.5869              0.0000     0.2815 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2815 f
  data_mem_pkt_li[560] (net)                           17.5869              0.0000     0.2815 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2815 f
  core/data_mem_pkt_i[561] (net)                       17.5869              0.0000     0.2815 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2815 f
  core/be/data_mem_pkt_i[38] (net)                     17.5869              0.0000     0.2815 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2815 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              17.5869              0.0000     0.2815 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2815 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       17.5869              0.0000     0.2815 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0724   -0.0039 &   0.2777 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0384    0.0734     0.3510 f
  core/be/be_mem/dcache/n2281 (net)             1       3.1954              0.0000     0.3510 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0384    0.0000 &   0.3511 f
  data arrival time                                                                    0.3511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3086 r
  library hold time                                                         0.0123     0.3209
  data required time                                                                   0.3209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3209
  data arrival time                                                                   -0.3511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0302


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2      12.0332              0.0000     0.1000 f
  U3266/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3266/Q (AO222X1)                                               0.0815    0.0890     0.1892 f
  mem_resp_li[686] (net)                        1      19.2966              0.0000     0.1892 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1892 f
  uce_1__uce/mem_resp_i[116] (net)                     19.2966              0.0000     0.1892 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0815   -0.0005 &   0.1887 f
  uce_1__uce/U164/Q (AND2X1)                                      0.1085    0.1124     0.3011 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      30.1056              0.0000     0.3011 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3011 f
  data_mem_pkt_li[582] (net)                           30.1056              0.0000     0.3011 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3011 f
  core/data_mem_pkt_i[583] (net)                       30.1056              0.0000     0.3011 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3011 f
  core/be/data_mem_pkt_i[60] (net)                     30.1056              0.0000     0.3011 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3011 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              30.1056              0.0000     0.3011 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3011 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       30.1056              0.0000     0.3011 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1085   -0.0207 &   0.2804 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0354    0.0769     0.3573 f
  core/be/be_mem/dcache/n2259 (net)             1       2.3070              0.0000     0.3573 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0354    0.0000 &   0.3573 f
  data arrival time                                                                    0.3573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                         0.0159     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0310


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2      11.1567              0.0000     0.1000 f
  U3251/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3251/Q (AO222X1)                                               0.0772    0.1167     0.2167 f
  mem_resp_li[672] (net)                        1      17.4099              0.0000     0.2167 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2167 f
  uce_1__uce/mem_resp_i[102] (net)                     17.4099              0.0000     0.2167 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0772   -0.0082 &   0.2085 f
  uce_1__uce/U149/Q (AND2X1)                                      0.1019    0.1082     0.3167 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      27.9656              0.0000     0.3167 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3167 f
  data_mem_pkt_li[568] (net)                           27.9656              0.0000     0.3167 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3167 f
  core/data_mem_pkt_i[569] (net)                       27.9656              0.0000     0.3167 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3167 f
  core/be/data_mem_pkt_i[46] (net)                     27.9656              0.0000     0.3167 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3167 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              27.9656              0.0000     0.3167 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3167 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       27.9656              0.0000     0.3167 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1019   -0.0234 &   0.2933 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0378    0.0780     0.3713 f
  core/be/be_mem/dcache/n2273 (net)             1       3.2160              0.0000     0.3713 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0378    0.0000 &   0.3713 f
  data arrival time                                                                    0.3713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                         0.0144     0.3402
  data required time                                                                   0.3402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3402
  data arrival time                                                                   -0.3713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0310


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2      11.4388              0.0000     0.1000 f
  U3255/IN6 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3255/Q (AO222X1)                                               0.0681    0.0829     0.1831 f
  mem_resp_li[676] (net)                        1      14.0790              0.0000     0.1831 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.1831 f
  uce_1__uce/mem_resp_i[106] (net)                     14.0790              0.0000     0.1831 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0681   -0.0080 &   0.1751 f
  uce_1__uce/U154/Q (AND2X1)                                      0.1432    0.1254 @   0.3005 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      40.1821              0.0000     0.3005 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3005 f
  data_mem_pkt_li[572] (net)                           40.1821              0.0000     0.3005 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3005 f
  core/data_mem_pkt_i[573] (net)                       40.1821              0.0000     0.3005 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3005 f
  core/be/data_mem_pkt_i[50] (net)                     40.1821              0.0000     0.3005 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3005 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              40.1821              0.0000     0.3005 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3005 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       40.1821              0.0000     0.3005 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1432   -0.0253 @   0.2752 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0361    0.0822     0.3573 f
  core/be/be_mem/dcache/n2269 (net)             1       2.5689              0.0000     0.3573 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0361    0.0000 &   0.3573 f
  data arrival time                                                                    0.3573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                             0.0000     0.3102
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3102 r
  library hold time                                                         0.0157     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U368/IN2 (AO22X1)                                0.1769    0.0001 &   0.3207 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0327    0.0987     0.4194 f
  core/be/be_mem/n36 (net)                      1       2.4195              0.0000     0.4194 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0327    0.0000 &   0.4194 f
  data arrival time                                                                    0.4194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                             0.0000     0.3694
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3694 r
  library hold time                                                         0.0184     0.3879
  data required time                                                                   0.3879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3879
  data arrival time                                                                   -0.4194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0316


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2       9.6671              0.0000     0.1000 f
  U3236/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3236/Q (AO222X1)                                               0.0914    0.1268     0.2270 f
  mem_resp_li[658] (net)                        1      22.9099              0.0000     0.2270 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2270 f
  uce_1__uce/mem_resp_i[88] (net)                      22.9099              0.0000     0.2270 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0914   -0.0280 &   0.1990 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0498    0.0801     0.2791 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3       9.6205              0.0000     0.2791 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2791 f
  data_mem_pkt_li[554] (net)                            9.6205              0.0000     0.2791 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2791 f
  core/data_mem_pkt_i[555] (net)                        9.6205              0.0000     0.2791 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2791 f
  core/be/data_mem_pkt_i[32] (net)                      9.6205              0.0000     0.2791 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2791 f
  core/be/be_mem/data_mem_pkt_i[32] (net)               9.6205              0.0000     0.2791 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2791 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)        9.6205              0.0000     0.2791 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0498    0.0002 &   0.2793 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0368    0.0685     0.3478 f
  core/be/be_mem/dcache/n2287 (net)             1       2.9739              0.0000     0.3478 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0368    0.0000 &   0.3478 f
  data arrival time                                                                    0.3478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                             0.0000     0.3030
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3030 r
  library hold time                                                         0.0126     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0322


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2       7.5422              0.0000     0.1000 f
  U3208/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3208/Q (AO222X1)                                               0.0903    0.1254     0.2254 f
  mem_resp_li[634] (net)                        1      22.2176              0.0000     0.2254 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2254 f
  uce_1__uce/mem_resp_i[64] (net)                      22.2176              0.0000     0.2254 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0903   -0.0192 &   0.2062 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0474    0.0785     0.2847 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3       8.7925              0.0000     0.2847 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2847 f
  data_mem_pkt_li[530] (net)                            8.7925              0.0000     0.2847 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2847 f
  core/data_mem_pkt_i[531] (net)                        8.7925              0.0000     0.2847 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2847 f
  core/be/data_mem_pkt_i[8] (net)                       8.7925              0.0000     0.2847 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2847 f
  core/be/be_mem/data_mem_pkt_i[8] (net)                8.7925              0.0000     0.2847 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2847 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)         8.7925              0.0000     0.2847 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0474    0.0001 &   0.2848 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0355    0.0670     0.3519 f
  core/be/be_mem/dcache/n2311 (net)             1       2.5405              0.0000     0.3519 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0355    0.0000 &   0.3519 f
  data arrival time                                                                    0.3519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                             0.0000     0.3066
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3066 r
  library hold time                                                         0.0130     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.3519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0323


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      17.7627              0.0000     0.1000 f
  U3250/IN4 (AO222X1)                                             0.0020    0.0007 @   0.1007 f
  U3250/Q (AO222X1)                                               0.0662    0.1100     0.2107 f
  mem_resp_li[671] (net)                        1      13.7267              0.0000     0.2107 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2107 f
  uce_1__uce/mem_resp_i[101] (net)                     13.7267              0.0000     0.2107 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0662   -0.0061 &   0.2046 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1110    0.1113     0.3158 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.0974              0.0000     0.3158 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3158 f
  data_mem_pkt_li[567] (net)                           31.0974              0.0000     0.3158 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3158 f
  core/data_mem_pkt_i[568] (net)                       31.0974              0.0000     0.3158 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3158 f
  core/be/data_mem_pkt_i[45] (net)                     31.0974              0.0000     0.3158 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3158 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.0974              0.0000     0.3158 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3158 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.0974              0.0000     0.3158 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1110   -0.0201 &   0.2957 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0360    0.0778     0.3735 f
  core/be/be_mem/dcache/n2274 (net)             1       2.5435              0.0000     0.3735 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0360    0.0000 &   0.3735 f
  data arrival time                                                                    0.3735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                         0.0148     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0327


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2      17.3715              0.0000     0.1000 f
  U3247/IN4 (AO222X1)                                             0.0018    0.0005 @   0.1005 f
  U3247/Q (AO222X1)                                               0.0658    0.1097     0.2102 f
  mem_resp_li[668] (net)                        1      13.5852              0.0000     0.2102 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2102 f
  uce_1__uce/mem_resp_i[98] (net)                      13.5852              0.0000     0.2102 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0658   -0.0025 &   0.2077 f
  uce_1__uce/U145/Q (AND2X1)                                      0.1106    0.1110     0.3187 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      30.9604              0.0000     0.3187 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3187 f
  data_mem_pkt_li[564] (net)                           30.9604              0.0000     0.3187 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3187 f
  core/data_mem_pkt_i[565] (net)                       30.9604              0.0000     0.3187 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3187 f
  core/be/data_mem_pkt_i[42] (net)                     30.9604              0.0000     0.3187 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3187 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              30.9604              0.0000     0.3187 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3187 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       30.9604              0.0000     0.3187 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1106   -0.0220 &   0.2967 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0353    0.0771     0.3737 f
  core/be/be_mem/dcache/n2277 (net)             1       2.2603              0.0000     0.3737 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0353    0.0000 &   0.3737 f
  data arrival time                                                                    0.3737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                         0.0150     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0329


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[103] (net)                          2       7.9130              0.0000     0.1000 f
  U3252/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3252/Q (AO222X1)                                               0.0749    0.0847     0.1847 f
  mem_resp_li[673] (net)                        1      16.8750              0.0000     0.1847 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.1847 f
  uce_1__uce/mem_resp_i[103] (net)                     16.8750              0.0000     0.1847 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0749   -0.0014 &   0.1833 f
  uce_1__uce/U150/Q (AND2X1)                                      0.0989    0.1062     0.2896 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      26.9869              0.0000     0.2896 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.2896 f
  data_mem_pkt_li[569] (net)                           26.9869              0.0000     0.2896 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.2896 f
  core/data_mem_pkt_i[570] (net)                       26.9869              0.0000     0.2896 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.2896 f
  core/be/data_mem_pkt_i[47] (net)                     26.9869              0.0000     0.2896 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.2896 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              26.9869              0.0000     0.2896 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.2896 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       26.9869              0.0000     0.2896 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.0989   -0.0052 &   0.2843 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0353    0.0753     0.3597 f
  core/be/be_mem/dcache/n2272 (net)             1       2.2820              0.0000     0.3597 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0353    0.0000 &   0.3597 f
  data arrival time                                                                    0.3597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0159     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.3597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0332


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      10.7202              0.0000     0.1000 f
  U3224/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3224/Q (AO222X1)                                               0.0734    0.1147     0.2148 f
  mem_resp_li[648] (net)                        1      16.3273              0.0000     0.2148 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2148 f
  uce_1__uce/mem_resp_i[78] (net)                      16.3273              0.0000     0.2148 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0734   -0.0179 &   0.1969 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0575    0.0822     0.2792 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      12.7013              0.0000     0.2792 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2792 f
  data_mem_pkt_li[544] (net)                           12.7013              0.0000     0.2792 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2792 f
  core/data_mem_pkt_i[545] (net)                       12.7013              0.0000     0.2792 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2792 f
  core/be/data_mem_pkt_i[22] (net)                     12.7013              0.0000     0.2792 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2792 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              12.7013              0.0000     0.2792 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2792 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       12.7013              0.0000     0.2792 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0575    0.0004 &   0.2796 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0355    0.0690     0.3486 f
  core/be/be_mem/dcache/n2297 (net)             1       2.4567              0.0000     0.3486 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0355    0.0000 &   0.3486 f
  data arrival time                                                                    0.3486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0130     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.3486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0337


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2       9.2828              0.0000     0.1000 f
  U3223/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3223/Q (AO222X1)                                               0.0691    0.1112     0.2112 f
  mem_resp_li[647] (net)                        1      14.4242              0.0000     0.2112 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2112 f
  uce_1__uce/mem_resp_i[77] (net)                      14.4242              0.0000     0.2112 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.0691   -0.0130 &   0.1982 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0574    0.0815     0.2797 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      12.7246              0.0000     0.2797 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2797 f
  data_mem_pkt_li[543] (net)                           12.7246              0.0000     0.2797 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2797 f
  core/data_mem_pkt_i[544] (net)                       12.7246              0.0000     0.2797 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2797 f
  core/be/data_mem_pkt_i[21] (net)                     12.7246              0.0000     0.2797 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2797 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              12.7246              0.0000     0.2797 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2797 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       12.7246              0.0000     0.2797 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0574    0.0004 &   0.2801 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0354    0.0688     0.3490 f
  core/be/be_mem/dcache/n2298 (net)             1       2.4138              0.0000     0.3490 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0354    0.0000 &   0.3490 f
  data arrival time                                                                    0.3490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0130     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.3490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0341


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      13.3842              0.0000     0.1000 f
  U3229/IN4 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3229/Q (AO222X1)                                               0.0700    0.1126     0.2130 f
  mem_resp_li[653] (net)                        1      15.0940              0.0000     0.2130 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2130 f
  uce_1__uce/mem_resp_i[83] (net)                      15.0940              0.0000     0.2130 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0700   -0.0153 &   0.1976 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0601    0.0833     0.2809 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      13.6560              0.0000     0.2809 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2809 f
  data_mem_pkt_li[549] (net)                           13.6560              0.0000     0.2809 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2809 f
  core/data_mem_pkt_i[550] (net)                       13.6560              0.0000     0.2809 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2809 f
  core/be/data_mem_pkt_i[27] (net)                     13.6560              0.0000     0.2809 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2809 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              13.6560              0.0000     0.2809 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2809 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       13.6560              0.0000     0.2809 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0601   -0.0013 &   0.2797 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0357    0.0696     0.3493 f
  core/be/be_mem/dcache/n2292 (net)             1       2.5007              0.0000     0.3493 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0357    0.0000 &   0.3493 f
  data arrival time                                                                    0.3493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0129     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.3493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0345


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2201    0.0787 @   0.1787 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.2213    0.1171     0.2959 r
  core/be/be_mem/n65 (net)                      5      21.1646              0.0000     0.2959 r
  core/be/be_mem/U250/IN1 (AND2X1)                                0.2213    0.0001 &   0.2959 r
  core/be/be_mem/U250/Q (AND2X1)                                  0.0318    0.0838     0.3798 r
  core/be/be_mem/n44 (net)                      1       2.7289              0.0000     0.3798 r
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)                        0.0318    0.0000 &   0.3798 r
  data arrival time                                                                    0.3798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)                                0.0000     0.3700 r
  library hold time                                                        -0.0252     0.3448
  data required time                                                                   0.3448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3448
  data arrival time                                                                   -0.3798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0350


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/U119/IN5 (OA221X1)                           0.1974    0.0040 @   0.3141 f
  core/be/be_mem/ptw/U119/Q (OA221X1)                             0.0360    0.1085     0.4226 f
  core/be/be_mem/ptw/n54 (net)                  1       2.6385              0.0000     0.4226 f
  core/be/be_mem/ptw/state_r_reg_1_/D (DFFX1)                     0.0360    0.0000 &   0.4226 f
  data arrival time                                                                    0.4226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  clock reconvergence pessimism                                             0.0000     0.3691
  core/be/be_mem/ptw/state_r_reg_1_/CLK (DFFX1)                             0.0000     0.3691 r
  library hold time                                                         0.0177     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.4226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0358


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/cmd_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/cmd_sel_reg/reset_i (bsg_dff_reset_en_width_p1_8)      0.0000     0.3100 f
  core/be/be_mem/ptw/cmd_sel_reg/reset_i (net)        106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/cmd_sel_reg/U5/IN5 (OA221X1)                 0.1976    0.0043 @   0.3143 f
  core/be/be_mem/ptw/cmd_sel_reg/U5/Q (OA221X1)                   0.0366    0.1092     0.4234 f
  core/be/be_mem/ptw/cmd_sel_reg/n4 (net)       1       2.8894              0.0000     0.4234 f
  core/be/be_mem/ptw/cmd_sel_reg/data_r_reg_0_/D (DFFX1)          0.0366    0.0000 &   0.4234 f
  data arrival time                                                                    0.4234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_mem/ptw/cmd_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3699 r
  library hold time                                                         0.0175     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.4234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0360


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2       8.5269              0.0000     0.1000 f
  U3239/IN4 (AO222X1)                                             0.0003    0.0001 @   0.1001 f
  U3239/Q (AO222X1)                                               0.0747    0.1156     0.2156 f
  mem_resp_li[661] (net)                        1      16.7935              0.0000     0.2156 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2156 f
  uce_1__uce/mem_resp_i[91] (net)                      16.7935              0.0000     0.2156 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0747   -0.0153 &   0.2003 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0737    0.0920     0.2922 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      18.3279              0.0000     0.2922 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2922 f
  data_mem_pkt_li[557] (net)                           18.3279              0.0000     0.2922 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2922 f
  core/data_mem_pkt_i[558] (net)                       18.3279              0.0000     0.2922 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2922 f
  core/be/data_mem_pkt_i[35] (net)                     18.3279              0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              18.3279              0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       18.3279              0.0000     0.2922 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0737   -0.0114 &   0.2808 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0356    0.0713     0.3521 f
  core/be/be_mem/dcache/n2284 (net)             1       2.2163              0.0000     0.3521 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0356    0.0000 &   0.3521 f
  data arrival time                                                                    0.3521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                         0.0129     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.3521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0361


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      11.5890              0.0000     0.1000 f
  U3230/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3230/Q (AO222X1)                                               0.0683    0.1113     0.2114 f
  mem_resp_li[654] (net)                        1      14.4685              0.0000     0.2114 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2114 f
  uce_1__uce/mem_resp_i[84] (net)                      14.4685              0.0000     0.2114 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0683   -0.0131 &   0.1983 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0603    0.0832     0.2815 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      13.7685              0.0000     0.2815 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2815 f
  data_mem_pkt_li[550] (net)                           13.7685              0.0000     0.2815 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2815 f
  core/data_mem_pkt_i[551] (net)                       13.7685              0.0000     0.2815 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2815 f
  core/be/data_mem_pkt_i[28] (net)                     13.7685              0.0000     0.2815 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2815 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              13.7685              0.0000     0.2815 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2815 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       13.7685              0.0000     0.2815 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0603   -0.0011 &   0.2804 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0364    0.0702     0.3506 f
  core/be/be_mem/dcache/n2291 (net)             1       2.7186              0.0000     0.3506 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0364    0.0000 &   0.3506 f
  data arrival time                                                                    0.3506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                         0.0128     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.3506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0361


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      10.3845              0.0000     0.1000 f
  U3217/IN6 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3217/Q (AO222X1)                                               0.1038    0.1054     0.2055 f
  mem_resp_li[642] (net)                        1      27.1556              0.0000     0.2055 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2055 f
  uce_1__uce/mem_resp_i[72] (net)                      27.1556              0.0000     0.2055 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1038   -0.0097 &   0.1958 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0649    0.0915     0.2872 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      14.8425              0.0000     0.2872 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2872 f
  data_mem_pkt_li[538] (net)                           14.8425              0.0000     0.2872 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2872 f
  core/data_mem_pkt_i[539] (net)                       14.8425              0.0000     0.2872 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2872 f
  core/be/data_mem_pkt_i[16] (net)                     14.8425              0.0000     0.2872 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2872 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              14.8425              0.0000     0.2872 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2872 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       14.8425              0.0000     0.2872 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0649   -0.0011 &   0.2861 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0376    0.0719     0.3581 f
  core/be/be_mem/dcache/n2303 (net)             1       3.0831              0.0000     0.3581 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0376    0.0000 &   0.3581 f
  data arrival time                                                                    0.3581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                             0.0000     0.3089
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3089 r
  library hold time                                                         0.0125     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.3581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0367


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/IN3 (bp_be_csr_02_0)                                   0.0000     0.3051 r
  core/be/be_mem/csr/IN3 (net)                        106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/stval_reg/IN0 (bsg_dff_reset_width_p41_9)              0.0000     0.3051 r
  core/be/be_mem/csr/stval_reg/IN0 (net)              106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/stval_reg/U21/IN2 (AND2X1)                   0.2212    0.0037 @   0.3088 r
  core/be/be_mem/csr/stval_reg/U21/Q (AND2X1)                     0.0299    0.0736     0.3825 r
  core/be/be_mem/csr/stval_reg/n39 (net)        1       2.3187              0.0000     0.3825 r
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/D (DFFX1)           0.0299    0.0000 &   0.3825 r
  data arrival time                                                                    0.3825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/CLK (DFFX1)                   0.0000     0.3705 r
  library hold time                                                        -0.0248     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0367


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2       7.5705              0.0000     0.1000 f
  U3210/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3210/Q (AO222X1)                                               0.0703    0.1126     0.2127 f
  mem_resp_li[636] (net)                        1      15.1930              0.0000     0.2127 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2127 f
  uce_1__uce/mem_resp_i[66] (net)                      15.1930              0.0000     0.2127 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0703   -0.0097 &   0.2030 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0578    0.0819     0.2849 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.8437              0.0000     0.2849 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2849 f
  data_mem_pkt_li[532] (net)                           12.8437              0.0000     0.2849 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2849 f
  core/data_mem_pkt_i[533] (net)                       12.8437              0.0000     0.2849 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2849 f
  core/be/data_mem_pkt_i[10] (net)                     12.8437              0.0000     0.2849 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2849 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.8437              0.0000     0.2849 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2849 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.8437              0.0000     0.2849 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0578   -0.0035 &   0.2814 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0367    0.0699     0.3513 f
  core/be/be_mem/dcache/n2309 (net)             1       2.8493              0.0000     0.3513 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0367    0.0000 &   0.3513 f
  data arrival time                                                                    0.3513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                         0.0127     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.3513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0368


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2       7.6336              0.0000     0.1000 r
  U3216/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3216/Q (AO222X1)                                               0.0700    0.0782     0.1782 r
  mem_resp_li[641] (net)                        1      15.4058              0.0000     0.1782 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.1782 r
  uce_1__uce/mem_resp_i[71] (net)                      15.4058              0.0000     0.1782 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0700   -0.0204 &   0.1579 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0641    0.0783     0.2362 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      14.3183              0.0000     0.2362 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2362 r
  data_mem_pkt_li[537] (net)                           14.3183              0.0000     0.2362 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2362 r
  core/data_mem_pkt_i[538] (net)                       14.3183              0.0000     0.2362 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2362 r
  core/be/data_mem_pkt_i[15] (net)                     14.3183              0.0000     0.2362 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2362 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              14.3183              0.0000     0.2362 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2362 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       14.3183              0.0000     0.2362 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0641    0.0004 &   0.2366 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0339    0.0773     0.3139 r
  core/be/be_mem/dcache/n2304 (net)             1       2.4485              0.0000     0.3139 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0339    0.0000 &   0.3139 r
  data arrival time                                                                    0.3139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0249     0.2770
  data required time                                                                   0.2770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2770
  data arrival time                                                                   -0.3139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0369


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.3051 r
  core/be/be_mem/csr/IN2 (net)                        106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (bsg_dff_reset_width_p41_7)   0.0000   0.3051 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (net) 106.2751       0.0000     0.3051 r
  core/be/be_mem/csr/mtval_reg/U21/IN2 (AND2X1)                   0.2221    0.0037 @   0.3088 r
  core/be/be_mem/csr/mtval_reg/U21/Q (AND2X1)                     0.0303    0.0740     0.3828 r
  core/be/be_mem/csr/mtval_reg/n39 (net)        1       2.4685              0.0000     0.3828 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/D (DFFX1)           0.0303    0.0000 &   0.3828 r
  data arrival time                                                                    0.3828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/CLK (DFFX1)                   0.0000     0.3705 r
  library hold time                                                        -0.0249     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.3828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.3051 r
  core/be/be_mem/csr/IN2 (net)                        106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (bsg_dff_reset_width_p41_7)   0.0000   0.3051 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (net) 106.2751       0.0000     0.3051 r
  core/be/be_mem/csr/mtval_reg/U29/IN2 (AND2X1)                   0.2212    0.0038 @   0.3089 r
  core/be/be_mem/csr/mtval_reg/U29/Q (AND2X1)                     0.0307    0.0743     0.3832 r
  core/be/be_mem/csr/mtval_reg/n50 (net)        1       2.6275              0.0000     0.3832 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_16_/D (DFFX1)           0.0307    0.0000 &   0.3832 r
  data arrival time                                                                    0.3832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_mem/csr/mtval_reg/data_r_reg_16_/CLK (DFFX1)                   0.0000     0.3707 r
  library hold time                                                        -0.0250     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.3832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0375


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2      12.5215              0.0000     0.1000 f
  U3237/IN6 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3237/Q (AO222X1)                                               0.1129    0.1107     0.2107 f
  mem_resp_li[659] (net)                        1      30.4747              0.0000     0.2107 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2107 f
  uce_1__uce/mem_resp_i[89] (net)                      30.4747              0.0000     0.2107 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1129   -0.0135 &   0.1973 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0711    0.0965     0.2937 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      16.8775              0.0000     0.2937 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2937 f
  data_mem_pkt_li[555] (net)                           16.8775              0.0000     0.2937 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2937 f
  core/data_mem_pkt_i[556] (net)                       16.8775              0.0000     0.2937 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2937 f
  core/be/data_mem_pkt_i[33] (net)                     16.8775              0.0000     0.2937 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2937 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              16.8775              0.0000     0.2937 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2937 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       16.8775              0.0000     0.2937 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0711   -0.0070 &   0.2867 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0371    0.0722     0.3589 f
  core/be/be_mem/dcache/n2286 (net)             1       2.7847              0.0000     0.3589 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0371    0.0000 &   0.3590 f
  data arrival time                                                                    0.3590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                         0.0126     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.3590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0378


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U27/IN2 (AND2X1)   0.1969    0.0060 @   0.3160 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U27/Q (AND2X1)     0.0653    0.1041     0.4202 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n308 (net)     1  14.9267    0.0000     0.4202 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_/D (DFFX1)   0.0653  -0.0011 &   0.4191 f
  data arrival time                                                                    0.4191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_/CLK (DFFX1)   0.0000   0.3700 r
  library hold time                                                         0.0111     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.4191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2       9.1258              0.0000     0.1000 f
  U3209/IN4 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3209/Q (AO222X1)                                               0.0845    0.1221     0.2220 f
  mem_resp_li[635] (net)                        1      20.3837              0.0000     0.2220 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2220 f
  uce_1__uce/mem_resp_i[65] (net)                      20.3837              0.0000     0.2220 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0845   -0.0113 &   0.2108 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0423    0.0743     0.2851 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3       7.0581              0.0000     0.2851 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2851 f
  data_mem_pkt_li[531] (net)                            7.0581              0.0000     0.2851 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2851 f
  core/data_mem_pkt_i[532] (net)                        7.0581              0.0000     0.2851 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2851 f
  core/be/data_mem_pkt_i[9] (net)                       7.0581              0.0000     0.2851 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2851 f
  core/be/be_mem/data_mem_pkt_i[9] (net)                7.0581              0.0000     0.2851 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2851 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)         7.0581              0.0000     0.2851 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0423    0.0000 &   0.2851 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0372    0.0674     0.3525 f
  core/be/be_mem/dcache/n2310 (net)             1       3.1781              0.0000     0.3525 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0372    0.0000 &   0.3526 f
  data arrival time                                                                    0.3526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                         0.0126     0.3144
  data required time                                                                   0.3144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3144
  data arrival time                                                                   -0.3526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0382


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[88] (net)                           2       9.4688              0.0000     0.1000 r
  U3236/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3236/Q (AO222X1)                                               0.0901    0.0892     0.1892 r
  mem_resp_li[658] (net)                        1      22.9148              0.0000     0.1892 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.1892 r
  uce_1__uce/mem_resp_i[88] (net)                      22.9148              0.0000     0.1892 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0901   -0.0248 &   0.1644 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0544    0.0749     0.2394 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      10.5219              0.0000     0.2394 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2394 r
  data_mem_pkt_li[554] (net)                           10.5219              0.0000     0.2394 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2394 r
  core/data_mem_pkt_i[555] (net)                       10.5219              0.0000     0.2394 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2394 r
  core/be/data_mem_pkt_i[32] (net)                     10.5219              0.0000     0.2394 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2394 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              10.5219              0.0000     0.2394 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2394 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       10.5219              0.0000     0.2394 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0544    0.0002 &   0.2395 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0360    0.0764     0.3159 r
  core/be/be_mem/dcache/n2287 (net)             1       3.1464              0.0000     0.3159 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0360    0.0000 &   0.3159 r
  data arrival time                                                                    0.3159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                             0.0000     0.3030
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3030 r
  library hold time                                                        -0.0256     0.2775
  data required time                                                                   0.2775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2775
  data arrival time                                                                   -0.3159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0385


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U8/IN2 (AND2X1)    0.2216    0.0037 @   0.3088 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U8/Q (AND2X1)      0.0315    0.0752     0.3840 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n278 (net)     1   3.0682    0.0000     0.3840 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_/D (DFFX1)   0.0315   0.0000 &   0.3840 r
  data arrival time                                                                    0.3840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                             0.0000     0.3704
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_/CLK (DFFX1)   0.0000   0.3704 r
  library hold time                                                        -0.0252     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.3840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0388


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.3051 r
  core/be/be_mem/csr/IN2 (net)                        106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (bsg_dff_reset_width_p41_7)   0.0000   0.3051 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_184 (net) 106.2751       0.0000     0.3051 r
  core/be/be_mem/csr/mtval_reg/U26/IN2 (AND2X1)                   0.2212    0.0038 @   0.3089 r
  core/be/be_mem/csr/mtval_reg/U26/Q (AND2X1)                     0.0325    0.0755     0.3844 r
  core/be/be_mem/csr/mtval_reg/n47 (net)        1       3.2589              0.0000     0.3844 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_19_/D (DFFX1)           0.0325    0.0000 &   0.3844 r
  data arrival time                                                                    0.3844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                             0.0000     0.3706
  core/be/be_mem/csr/mtval_reg/data_r_reg_19_/CLK (DFFX1)                   0.0000     0.3706 r
  library hold time                                                        -0.0254     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.3844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/IN3 (bp_be_csr_02_0)                                   0.0000     0.3051 r
  core/be/be_mem/csr/IN3 (net)                        106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/stval_reg/IN0 (bsg_dff_reset_width_p41_9)              0.0000     0.3051 r
  core/be/be_mem/csr/stval_reg/IN0 (net)              106.2751              0.0000     0.3051 r
  core/be/be_mem/csr/stval_reg/U26/IN2 (AND2X1)                   0.2212    0.0038 @   0.3089 r
  core/be/be_mem/csr/stval_reg/U26/Q (AND2X1)                     0.0327    0.0756     0.3846 r
  core/be/be_mem/csr/stval_reg/n47 (net)        1       3.3161              0.0000     0.3846 r
  core/be/be_mem/csr/stval_reg/data_r_reg_19_/D (DFFX1)           0.0327    0.0000 &   0.3846 r
  data arrival time                                                                    0.3846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_mem/csr/stval_reg/data_r_reg_19_/CLK (DFFX1)                   0.0000     0.3707 r
  library hold time                                                        -0.0255     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.3846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0394


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[64] (net)                           2       8.0295              0.0000     0.1000 r
  U3208/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3208/Q (AO222X1)                                               0.0884    0.0908     0.1908 r
  mem_resp_li[634] (net)                        1      22.2225              0.0000     0.1908 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.1908 r
  uce_1__uce/mem_resp_i[64] (net)                      22.2225              0.0000     0.1908 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0884   -0.0178 &   0.1730 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0520    0.0734     0.2465 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3       9.6940              0.0000     0.2465 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2465 r
  data_mem_pkt_li[530] (net)                            9.6940              0.0000     0.2465 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2465 r
  core/data_mem_pkt_i[531] (net)                        9.6940              0.0000     0.2465 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2465 r
  core/be/data_mem_pkt_i[8] (net)                       9.6940              0.0000     0.2465 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2465 r
  core/be/be_mem/data_mem_pkt_i[8] (net)                9.6940              0.0000     0.2465 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2465 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)         9.6940              0.0000     0.2465 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0520    0.0001 &   0.2466 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0347    0.0749     0.3215 r
  core/be/be_mem/dcache/n2311 (net)             1       2.7129              0.0000     0.3215 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0347    0.0000 &   0.3215 r
  data arrival time                                                                    0.3215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                             0.0000     0.3066
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3066 r
  library hold time                                                        -0.0251     0.2815
  data required time                                                                   0.2815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2815
  data arrival time                                                                   -0.3215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0400


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      11.4341              0.0000     0.1000 f
  U3270/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3270/Q (AO222X1)                                               0.0856    0.1223     0.2224 f
  mem_resp_li[690] (net)                        1      20.4654              0.0000     0.2224 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2224 f
  uce_1__uce/mem_resp_i[120] (net)                     20.4654              0.0000     0.2224 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0856   -0.0124 &   0.2100 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0931    0.1047     0.3147 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      24.8794              0.0000     0.3147 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3147 f
  data_mem_pkt_li[586] (net)                           24.8794              0.0000     0.3147 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3147 f
  core/data_mem_pkt_i[587] (net)                       24.8794              0.0000     0.3147 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3147 f
  core/be/data_mem_pkt_i[64] (net)                     24.8794              0.0000     0.3147 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3147 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              24.8794              0.0000     0.3147 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3147 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       24.8794              0.0000     0.3147 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0931   -0.0097 &   0.3050 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0372    0.0760     0.3811 f
  core/be/be_mem/dcache/n2255 (net)             1       2.9699              0.0000     0.3811 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0372    0.0000 &   0.3811 f
  data arrival time                                                                    0.3811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                         0.0145     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0405


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      12.8417              0.0000     0.1000 f
  U3232/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3232/Q (AO222X1)                                               0.0651    0.1090     0.2093 f
  mem_resp_li[655] (net)                        1      13.3100              0.0000     0.2093 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2093 f
  uce_1__uce/mem_resp_i[85] (net)                      13.3100              0.0000     0.2093 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0651   -0.0051 &   0.2042 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0651    0.0855     0.2897 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      15.4919              0.0000     0.2897 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2897 f
  data_mem_pkt_li[551] (net)                           15.4919              0.0000     0.2897 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2897 f
  core/data_mem_pkt_i[552] (net)                       15.4919              0.0000     0.2897 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2897 f
  core/be/data_mem_pkt_i[29] (net)                     15.4919              0.0000     0.2897 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2897 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              15.4919              0.0000     0.2897 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2897 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       15.4919              0.0000     0.2897 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0651   -0.0041 &   0.2856 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0351    0.0700     0.3556 f
  core/be/be_mem/dcache/n2290 (net)             1       2.2227              0.0000     0.3556 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0351    0.0000 &   0.3556 f
  data arrival time                                                                    0.3556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                         0.0131     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.3556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0408


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[78] (net)                           2      10.4490              0.0000     0.1000 r
  U3224/IN5 (AO222X1)                                             0.0006   -0.0001 @   0.0999 r
  U3224/Q (AO222X1)                                               0.0725    0.0796     0.1795 r
  mem_resp_li[648] (net)                        1      16.3322              0.0000     0.1795 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.1795 r
  uce_1__uce/mem_resp_i[78] (net)                      16.3322              0.0000     0.1795 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0725   -0.0170 &   0.1625 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0622    0.0775     0.2400 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      13.6028              0.0000     0.2400 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2400 r
  data_mem_pkt_li[544] (net)                           13.6028              0.0000     0.2400 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2400 r
  core/data_mem_pkt_i[545] (net)                       13.6028              0.0000     0.2400 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2400 r
  core/be/data_mem_pkt_i[22] (net)                     13.6028              0.0000     0.2400 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2400 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              13.6028              0.0000     0.2400 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2400 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       13.6028              0.0000     0.2400 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0622    0.0004 &   0.2404 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0344    0.0772     0.3176 r
  core/be/be_mem/dcache/n2297 (net)             1       2.6291              0.0000     0.3176 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0344    0.0000 &   0.3177 r
  data arrival time                                                                    0.3177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0250     0.2768
  data required time                                                                   0.2768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2768
  data arrival time                                                                   -0.3177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0408


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2       8.1869              0.0000     0.1000 f
  U3213/IN4 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3213/Q (AO222X1)                                               0.0949    0.1285     0.2285 f
  mem_resp_li[638] (net)                        1      23.8972              0.0000     0.2285 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2285 f
  uce_1__uce/mem_resp_i[68] (net)                      23.8972              0.0000     0.2285 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0949   -0.0192 &   0.2092 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0549    0.0838     0.2931 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      11.3997              0.0000     0.2931 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2931 f
  data_mem_pkt_li[534] (net)                           11.3997              0.0000     0.2931 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2931 f
  core/data_mem_pkt_i[535] (net)                       11.3997              0.0000     0.2931 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2931 f
  core/be/data_mem_pkt_i[12] (net)                     11.3997              0.0000     0.2931 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2931 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              11.3997              0.0000     0.2931 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2931 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       11.3997              0.0000     0.2931 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0549    0.0002 &   0.2933 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0352    0.0682     0.3615 f
  core/be/be_mem/dcache/n2307 (net)             1       2.3622              0.0000     0.3615 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0352    0.0000 &   0.3615 f
  data arrival time                                                                    0.3615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0130     0.3207
  data required time                                                                   0.3207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3207
  data arrival time                                                                   -0.3615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0409


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/dcache_data_reg/data_r_reg_64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/dcache_data_reg/reset_i (bsg_dff_reset_width_p65_0)    0.0000     0.3051 r
  core/be/be_mem/ptw/dcache_data_reg/reset_i (net)    106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/dcache_data_reg/U13/IN2 (AND2X1)             0.2220    0.0036 @   0.3087 r
  core/be/be_mem/ptw/dcache_data_reg/U13/Q (AND2X1)               0.0335    0.0760     0.3847 r
  core/be/be_mem/ptw/dcache_data_reg/n130 (net)     1   3.4628              0.0000     0.3847 r
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_64_/D (DFFX1)     0.0335    0.0000 &   0.3848 r
  data arrival time                                                                    0.3848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/ptw/dcache_data_reg/data_r_reg_64_/CLK (DFFX1)             0.0000     0.3696 r
  library hold time                                                        -0.0257     0.3439
  data required time                                                                   0.3439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3439
  data arrival time                                                                   -0.3848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0409


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2       9.6096              0.0000     0.1000 f
  U3222/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3222/Q (AO222X1)                                               0.0692    0.1119     0.2120 f
  mem_resp_li[646] (net)                        1      14.7955              0.0000     0.2120 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2120 f
  uce_1__uce/mem_resp_i[76] (net)                      14.7955              0.0000     0.2120 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0692   -0.0039 &   0.2080 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0558    0.0806     0.2886 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      12.1647              0.0000     0.2886 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2886 f
  data_mem_pkt_li[542] (net)                           12.1647              0.0000     0.2886 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2886 f
  core/data_mem_pkt_i[543] (net)                       12.1647              0.0000     0.2886 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2886 f
  core/be/data_mem_pkt_i[20] (net)                     12.1647              0.0000     0.2886 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2886 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              12.1647              0.0000     0.2886 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2886 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       12.1647              0.0000     0.2886 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0558   -0.0015 &   0.2871 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0359    0.0689     0.3560 f
  core/be/be_mem/dcache/n2299 (net)             1       2.5962              0.0000     0.3560 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0359    0.0000 &   0.3560 f
  data arrival time                                                                    0.3560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0129     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.3560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0412


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2      10.7406              0.0000     0.1000 f
  U3240/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3240/Q (AO222X1)                                               0.0676    0.1101     0.2102 f
  mem_resp_li[662] (net)                        1      13.8859              0.0000     0.2102 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2102 f
  uce_1__uce/mem_resp_i[92] (net)                      13.8859              0.0000     0.2102 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0676   -0.0118 &   0.1984 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0779    0.0932     0.2916 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      19.8803              0.0000     0.2916 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2916 f
  data_mem_pkt_li[558] (net)                           19.8803              0.0000     0.2916 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2916 f
  core/data_mem_pkt_i[559] (net)                       19.8803              0.0000     0.2916 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2916 f
  core/be/data_mem_pkt_i[36] (net)                     19.8803              0.0000     0.2916 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2916 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              19.8803              0.0000     0.2916 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2916 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       19.8803              0.0000     0.2916 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0779   -0.0067 &   0.2850 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0369    0.0728     0.3578 f
  core/be/be_mem/dcache/n2283 (net)             1       2.5805              0.0000     0.3578 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0369    0.0000 &   0.3578 f
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                         0.0126     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0420


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[83] (net)                           2      12.1336              0.0000     0.1000 r
  U3229/IN5 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3229/Q (AO222X1)                                               0.0692    0.0779     0.1782 r
  mem_resp_li[653] (net)                        1      15.0989              0.0000     0.1782 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1782 r
  uce_1__uce/mem_resp_i[83] (net)                      15.0989              0.0000     0.1782 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0692   -0.0144 &   0.1638 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0648    0.0786     0.2424 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      14.5575              0.0000     0.2424 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2424 r
  data_mem_pkt_li[549] (net)                           14.5575              0.0000     0.2424 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2424 r
  core/data_mem_pkt_i[550] (net)                       14.5575              0.0000     0.2424 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2424 r
  core/be/data_mem_pkt_i[27] (net)                     14.5575              0.0000     0.2424 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2424 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              14.5575              0.0000     0.2424 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2424 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       14.5575              0.0000     0.2424 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0648   -0.0013 &   0.2411 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0346    0.0779     0.3190 r
  core/be/be_mem/dcache/n2292 (net)             1       2.6731              0.0000     0.3190 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0346    0.0000 &   0.3190 r
  data arrival time                                                                    0.3190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0251     0.2768
  data required time                                                                   0.2768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2768
  data arrival time                                                                   -0.3190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0422


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[101] (net)                          2      17.0455              0.0000     0.1000 r
  U3250/IN5 (AO222X1)                                             0.0017    0.0005 @   0.1005 r
  U3250/Q (AO222X1)                                               0.0654    0.0759     0.1764 r
  mem_resp_li[671] (net)                        1      13.7316              0.0000     0.1764 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.1764 r
  uce_1__uce/mem_resp_i[101] (net)                     13.7316              0.0000     0.1764 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0654   -0.0057 &   0.1706 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1133    0.1024     0.2730 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.9989              0.0000     0.2730 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.2730 r
  data_mem_pkt_li[567] (net)                           31.9989              0.0000     0.2730 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.2730 r
  core/data_mem_pkt_i[568] (net)                       31.9989              0.0000     0.2730 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.2730 r
  core/be/data_mem_pkt_i[45] (net)                     31.9989              0.0000     0.2730 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.2730 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.9989              0.0000     0.2730 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.2730 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.9989              0.0000     0.2730 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1133   -0.0189 &   0.2541 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0356    0.0887     0.3428 r
  core/be/be_mem/dcache/n2274 (net)             1       2.7159              0.0000     0.3428 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0356    0.0000 &   0.3428 r
  data arrival time                                                                    0.3428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                        -0.0258     0.3003
  data required time                                                                   0.3003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3003
  data arrival time                                                                   -0.3428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0425


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[102] (net)                          2      10.8955              0.0000     0.1000 r
  U3251/IN6 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3251/Q (AO222X1)                                               0.0753    0.0839     0.1839 r
  mem_resp_li[672] (net)                        1      17.4148              0.0000     0.1839 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1839 r
  uce_1__uce/mem_resp_i[102] (net)                     17.4148              0.0000     0.1839 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0753   -0.0076 &   0.1763 r
  uce_1__uce/U149/Q (AND2X1)                                      0.1047    0.0995     0.2758 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      28.8670              0.0000     0.2758 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2758 r
  data_mem_pkt_li[568] (net)                           28.8670              0.0000     0.2758 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2758 r
  core/data_mem_pkt_i[569] (net)                       28.8670              0.0000     0.2758 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2758 r
  core/be/data_mem_pkt_i[46] (net)                     28.8670              0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              28.8670              0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       28.8670              0.0000     0.2758 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1047   -0.0217 &   0.2540 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0372    0.0882     0.3422 r
  core/be/be_mem/dcache/n2273 (net)             1       3.3884              0.0000     0.3422 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0372    0.0000 &   0.3422 r
  data arrival time                                                                    0.3422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                        -0.0263     0.2996
  data required time                                                                   0.2996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2996
  data arrival time                                                                   -0.3422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0426


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U5/IN2 (AND2X1)    0.1973    0.0036 @   0.3136 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U5/Q (AND2X1)      0.0592    0.1024     0.4160 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n262 (net)     1  13.8889    0.0000     0.4160 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__65_/D (DFFX1)   0.0592  -0.0106 &   0.4054 f
  data arrival time                                                                    0.4054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__65_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0095     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.4054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[91] (net)                           2       8.6671              0.0000     0.1000 r
  U3239/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3239/Q (AO222X1)                                               0.0738    0.0802     0.1803 r
  mem_resp_li[661] (net)                        1      16.7984              0.0000     0.1803 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.1803 r
  uce_1__uce/mem_resp_i[91] (net)                      16.7984              0.0000     0.1803 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0738   -0.0145 &   0.1658 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0778    0.0858     0.2516 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      19.2294              0.0000     0.2516 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2516 r
  data_mem_pkt_li[557] (net)                           19.2294              0.0000     0.2516 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2516 r
  core/data_mem_pkt_i[558] (net)                       19.2294              0.0000     0.2516 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2516 r
  core/be/data_mem_pkt_i[35] (net)                     19.2294              0.0000     0.2516 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2516 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              19.2294              0.0000     0.2516 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2516 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       19.2294              0.0000     0.2516 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0778   -0.0109 &   0.2408 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0344    0.0802     0.3210 r
  core/be/be_mem/dcache/n2284 (net)             1       2.3887              0.0000     0.3210 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0344    0.0000 &   0.3210 r
  data arrival time                                                                    0.3210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                        -0.0250     0.2781
  data required time                                                                   0.2781
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2781
  data arrival time                                                                   -0.3210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0429


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[98] (net)                           2      16.4966              0.0000     0.1000 r
  U3247/IN5 (AO222X1)                                             0.0017    0.0005 @   0.1005 r
  U3247/Q (AO222X1)                                               0.0650    0.0756     0.1761 r
  mem_resp_li[668] (net)                        1      13.5901              0.0000     0.1761 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1761 r
  uce_1__uce/mem_resp_i[98] (net)                      13.5901              0.0000     0.1761 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0650   -0.0023 &   0.1738 r
  uce_1__uce/U145/Q (AND2X1)                                      0.1129    0.1022     0.2760 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      31.8619              0.0000     0.2760 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2760 r
  data_mem_pkt_li[564] (net)                           31.8619              0.0000     0.2760 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2760 r
  core/data_mem_pkt_i[565] (net)                       31.8619              0.0000     0.2760 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2760 r
  core/be/data_mem_pkt_i[42] (net)                     31.8619              0.0000     0.2760 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2760 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              31.8619              0.0000     0.2760 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2760 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       31.8619              0.0000     0.2760 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1129   -0.0207 &   0.2553 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0348    0.0880     0.3434 r
  core/be/be_mem/dcache/n2277 (net)             1       2.4327              0.0000     0.3434 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0348    0.0000 &   0.3434 r
  data arrival time                                                                    0.3434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                        -0.0255     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.3434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      10.7728              0.0000     0.1000 f
  U3214/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3214/Q (AO222X1)                                               0.0635    0.1078     0.2080 f
  mem_resp_li[639] (net)                        1      12.7628              0.0000     0.2080 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2080 f
  uce_1__uce/mem_resp_i[69] (net)                      12.7628              0.0000     0.2080 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0635    0.0006 &   0.2087 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0615    0.0832     0.2918 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      14.2652              0.0000     0.2918 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2918 f
  data_mem_pkt_li[535] (net)                           14.2652              0.0000     0.2918 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2918 f
  core/data_mem_pkt_i[536] (net)                       14.2652              0.0000     0.2918 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2918 f
  core/be/data_mem_pkt_i[13] (net)                     14.2652              0.0000     0.2918 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2918 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              14.2652              0.0000     0.2918 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2918 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       14.2652              0.0000     0.2918 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0615   -0.0030 &   0.2888 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0352    0.0695     0.3582 f
  core/be/be_mem/dcache/n2306 (net)             1       2.3011              0.0000     0.3582 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0352    0.0000 &   0.3583 f
  data arrival time                                                                    0.3583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0130     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.3583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0433


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[84] (net)                           2      11.1148              0.0000     0.1000 r
  U3230/IN5 (AO222X1)                                             0.0007   -0.0001 @   0.0999 r
  U3230/Q (AO222X1)                                               0.0675    0.0768     0.1767 r
  mem_resp_li[654] (net)                        1      14.4733              0.0000     0.1767 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.1767 r
  uce_1__uce/mem_resp_i[84] (net)                      14.4733              0.0000     0.1767 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0675   -0.0125 &   0.1642 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0650    0.0785     0.2428 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      14.6700              0.0000     0.2428 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2428 r
  data_mem_pkt_li[550] (net)                           14.6700              0.0000     0.2428 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2428 r
  core/data_mem_pkt_i[551] (net)                       14.6700              0.0000     0.2428 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2428 r
  core/be/data_mem_pkt_i[28] (net)                     14.6700              0.0000     0.2428 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2428 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              14.6700              0.0000     0.2428 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2428 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       14.6700              0.0000     0.2428 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0650   -0.0011 &   0.2416 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0352    0.0784     0.3200 r
  core/be/be_mem/dcache/n2291 (net)             1       2.8910              0.0000     0.3200 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0352    0.0000 &   0.3200 r
  data arrival time                                                                    0.3200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                        -0.0253     0.2764
  data required time                                                                   0.2764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2764
  data arrival time                                                                   -0.3200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0436


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[65] (net)                           2       8.2823              0.0000     0.1000 r
  U3209/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3209/Q (AO222X1)                                               0.0834    0.0855     0.1854 r
  mem_resp_li[635] (net)                        1      20.3886              0.0000     0.1854 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1854 r
  uce_1__uce/mem_resp_i[65] (net)                      20.3886              0.0000     0.1854 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0834   -0.0105 &   0.1749 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0470    0.0701     0.2450 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3       7.9596              0.0000     0.2450 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2450 r
  data_mem_pkt_li[531] (net)                            7.9596              0.0000     0.2450 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2450 r
  core/data_mem_pkt_i[532] (net)                        7.9596              0.0000     0.2450 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2450 r
  core/be/data_mem_pkt_i[9] (net)                       7.9596              0.0000     0.2450 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2450 r
  core/be/be_mem/data_mem_pkt_i[9] (net)                7.9596              0.0000     0.2450 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2450 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)         7.9596              0.0000     0.2450 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0470    0.0000 &   0.2451 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0366    0.0750     0.3201 r
  core/be/be_mem/dcache/n2310 (net)             1       3.3506              0.0000     0.3201 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0366    0.0000 &   0.3201 r
  data arrival time                                                                    0.3201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                        -0.0258     0.2761
  data required time                                                                   0.2761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2761
  data arrival time                                                                   -0.3201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0441


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2       9.9740              0.0000     0.1000 f
  U3233/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3233/Q (AO222X1)                                               0.0827    0.1210     0.2211 f
  mem_resp_li[656] (net)                        1      19.7364              0.0000     0.2211 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2211 f
  uce_1__uce/mem_resp_i[86] (net)                      19.7364              0.0000     0.2211 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0827   -0.0121 &   0.2090 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0565    0.0830     0.2920 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      12.1811              0.0000     0.2920 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2920 f
  data_mem_pkt_li[552] (net)                           12.1811              0.0000     0.2920 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2920 f
  core/data_mem_pkt_i[553] (net)                       12.1811              0.0000     0.2920 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2920 f
  core/be/data_mem_pkt_i[30] (net)                     12.1811              0.0000     0.2920 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2920 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              12.1811              0.0000     0.2920 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2920 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       12.1811              0.0000     0.2920 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0565   -0.0017 &   0.2903 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0365    0.0695     0.3599 f
  core/be/be_mem/dcache/n2289 (net)             1       2.7944              0.0000     0.3599 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0365    0.0000 &   0.3599 f
  data arrival time                                                                    0.3599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                         0.0127     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.3599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0441


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2      13.1275              0.0000     0.1000 f
  U3241/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3241/Q (AO222X1)                                               0.0680    0.1104     0.2105 f
  mem_resp_li[663] (net)                        1      14.0140              0.0000     0.2105 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2105 f
  uce_1__uce/mem_resp_i[93] (net)                      14.0140              0.0000     0.2105 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0680   -0.0022 &   0.2083 f
  uce_1__uce/U139/Q (AND2X1)                                      0.0741    0.0911     0.2995 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      18.5616              0.0000     0.2995 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2995 f
  data_mem_pkt_li[559] (net)                           18.5616              0.0000     0.2995 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2995 f
  core/data_mem_pkt_i[560] (net)                       18.5616              0.0000     0.2995 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2995 f
  core/be/data_mem_pkt_i[37] (net)                     18.5616              0.0000     0.2995 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2995 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              18.5616              0.0000     0.2995 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2995 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       18.5616              0.0000     0.2995 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.0741   -0.0124 &   0.2870 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0377    0.0730     0.3600 f
  core/be/be_mem/dcache/n2282 (net)             1       2.9222              0.0000     0.3600 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0377    0.0000 &   0.3600 f
  data arrival time                                                                    0.3600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                         0.0124     0.3156
  data required time                                                                   0.3156
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3156
  data arrival time                                                                   -0.3600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0444


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U10/IN2 (AND2X1)   0.1976    0.0043 @   0.3143 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U10/Q (AND2X1)     0.0593    0.1024     0.4168 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n286 (net)     1  13.9030    0.0000     0.4168 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/D (DFFX1)   0.0593  -0.0060 &   0.4107 f
  data arrival time                                                                    0.4107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                             0.0000     0.3545
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.0000   0.3545 r
  library hold time                                                         0.0117     0.3662
  data required time                                                                   0.3662
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3662
  data arrival time                                                                   -0.4107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0445


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2       9.9405              0.0000     0.1000 f
  U3246/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3246/Q (AO222X1)                                               0.0811    0.1199     0.2200 f
  mem_resp_li[667] (net)                        1      19.1618              0.0000     0.2200 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2200 f
  uce_1__uce/mem_resp_i[97] (net)                      19.1618              0.0000     0.2200 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0811   -0.0141 &   0.2058 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0595    0.0847     0.2905 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      13.2860              0.0000     0.2905 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2905 f
  data_mem_pkt_li[563] (net)                           13.2860              0.0000     0.2905 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2905 f
  core/data_mem_pkt_i[564] (net)                       13.2860              0.0000     0.2905 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2905 f
  core/be/data_mem_pkt_i[41] (net)                     13.2860              0.0000     0.2905 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2905 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              13.2860              0.0000     0.2905 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2905 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       13.2860              0.0000     0.2905 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0595    0.0005 &   0.2910 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0360    0.0697     0.3607 f
  core/be/be_mem/dcache/n2278 (net)             1       2.5883              0.0000     0.3607 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0360    0.0000 &   0.3607 f
  data arrival time                                                                    0.3607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                         0.0129     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.3607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0446


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[66] (net)                           2       8.2021              0.0000     0.1000 r
  U3210/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 r
  U3210/Q (AO222X1)                                               0.0695    0.0779     0.1780 r
  mem_resp_li[636] (net)                        1      15.1978              0.0000     0.1780 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.1780 r
  uce_1__uce/mem_resp_i[66] (net)                      15.1978              0.0000     0.1780 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0695   -0.0090 &   0.1689 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0625    0.0774     0.2463 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      13.7451              0.0000     0.2463 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2463 r
  data_mem_pkt_li[532] (net)                           13.7451              0.0000     0.2463 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2463 r
  core/data_mem_pkt_i[533] (net)                       13.7451              0.0000     0.2463 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2463 r
  core/be/data_mem_pkt_i[10] (net)                     13.7451              0.0000     0.2463 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2463 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              13.7451              0.0000     0.2463 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2463 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       13.7451              0.0000     0.2463 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0625   -0.0032 &   0.2431 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0356    0.0781     0.3212 r
  core/be/be_mem/dcache/n2309 (net)             1       3.0217              0.0000     0.3212 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0356    0.0000 &   0.3212 r
  data arrival time                                                                    0.3212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                        -0.0254     0.2765
  data required time                                                                   0.2765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2765
  data arrival time                                                                   -0.3212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0447


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[77] (net)                           2       9.8246              0.0000     0.1000 r
  U3223/IN6 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3223/Q (AO222X1)                                               0.0671    0.0794     0.1795 r
  mem_resp_li[647] (net)                        1      14.4290              0.0000     0.1795 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.1795 r
  uce_1__uce/mem_resp_i[77] (net)                      14.4290              0.0000     0.1795 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.0671   -0.0122 &   0.1673 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0621    0.0769     0.2442 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      13.6261              0.0000     0.2442 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2442 r
  data_mem_pkt_li[543] (net)                           13.6261              0.0000     0.2442 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2442 r
  core/data_mem_pkt_i[544] (net)                       13.6261              0.0000     0.2442 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2442 r
  core/be/data_mem_pkt_i[21] (net)                     13.6261              0.0000     0.2442 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2442 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              13.6261              0.0000     0.2442 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2442 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       13.6261              0.0000     0.2442 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0621    0.0004 &   0.2446 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0343    0.0771     0.3217 r
  core/be/be_mem/dcache/n2298 (net)             1       2.5863              0.0000     0.3217 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0343    0.0000 &   0.3217 r
  data arrival time                                                                    0.3217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0250     0.2769
  data required time                                                                   0.2769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2769
  data arrival time                                                                   -0.3217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2      12.9586              0.0000     0.1000 f
  U3245/IN4 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3245/Q (AO222X1)                                               0.0758    0.1164     0.2168 f
  mem_resp_li[666] (net)                        1      17.1987              0.0000     0.2168 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2168 f
  uce_1__uce/mem_resp_i[96] (net)                      17.1987              0.0000     0.2168 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0758   -0.0070 &   0.2098 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0612    0.0848     0.2947 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      13.9487              0.0000     0.2947 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2947 f
  data_mem_pkt_li[562] (net)                           13.9487              0.0000     0.2947 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2947 f
  core/data_mem_pkt_i[563] (net)                       13.9487              0.0000     0.2947 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2947 f
  core/be/data_mem_pkt_i[40] (net)                     13.9487              0.0000     0.2947 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2947 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              13.9487              0.0000     0.2947 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2947 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       13.9487              0.0000     0.2947 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0612   -0.0056 &   0.2891 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0376    0.0714     0.3605 f
  core/be/be_mem/dcache/n2279 (net)             1       3.1569              0.0000     0.3605 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0376    0.0000 &   0.3605 f
  data arrival time                                                                    0.3605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                         0.0124     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2      13.0746              0.0000     0.1000 f
  U3253/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3253/Q (AO222X1)                                               0.0707    0.1130     0.2132 f
  mem_resp_li[674] (net)                        1      15.3460              0.0000     0.2132 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2132 f
  uce_1__uce/mem_resp_i[104] (net)                     15.3460              0.0000     0.2132 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0707   -0.0087 &   0.2046 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1142    0.1139 @   0.3185 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      32.4578              0.0000     0.3185 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3185 f
  data_mem_pkt_li[570] (net)                           32.4578              0.0000     0.3185 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3185 f
  core/data_mem_pkt_i[571] (net)                       32.4578              0.0000     0.3185 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3185 f
  core/be/data_mem_pkt_i[48] (net)                     32.4578              0.0000     0.3185 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3185 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              32.4578              0.0000     0.3185 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3185 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       32.4578              0.0000     0.3185 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1143   -0.0122 @   0.3063 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0369    0.0791     0.3854 f
  core/be/be_mem/dcache/n2271 (net)             1       2.8719              0.0000     0.3854 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0369    0.0000 &   0.3854 f
  data arrival time                                                                    0.3854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                         0.0146     0.3405
  data required time                                                                   0.3405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3405
  data arrival time                                                                   -0.3854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0449


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2       9.6820              0.0000     0.1000 f
  U3206/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3206/Q (AO222X1)                                               0.0678    0.1102     0.2102 f
  mem_resp_li[632] (net)                        1      13.9510              0.0000     0.2102 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2102 f
  uce_1__uce/mem_resp_i[62] (net)                      13.9510              0.0000     0.2102 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0678   -0.0039 &   0.2064 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0665    0.0868     0.2931 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      15.9295              0.0000     0.2931 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2931 f
  data_mem_pkt_li[528] (net)                           15.9295              0.0000     0.2931 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2931 f
  core/data_mem_pkt_i[529] (net)                       15.9295              0.0000     0.2931 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2931 f
  core/be/data_mem_pkt_i[6] (net)                      15.9295              0.0000     0.2931 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2931 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               15.9295              0.0000     0.2931 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2931 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        15.9295              0.0000     0.2931 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0665   -0.0047 &   0.2885 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0364    0.0711     0.3596 f
  core/be/be_mem/dcache/n2313 (net)             1       2.6268              0.0000     0.3596 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0364    0.0000 &   0.3596 f
  data arrival time                                                                    0.3596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3018 r
  library hold time                                                         0.0128     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.3596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      13.3416              0.0000     0.1000 f
  U3235/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3235/Q (AO222X1)                                               0.0663    0.1099     0.2101 f
  mem_resp_li[657] (net)                        1      13.7667              0.0000     0.2101 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2101 f
  uce_1__uce/mem_resp_i[87] (net)                      13.7667              0.0000     0.2101 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0663   -0.0056 &   0.2045 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0680    0.0874     0.2919 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      16.4734              0.0000     0.2919 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2919 f
  data_mem_pkt_li[553] (net)                           16.4734              0.0000     0.2919 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2919 f
  core/data_mem_pkt_i[554] (net)                       16.4734              0.0000     0.2919 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2919 f
  core/be/data_mem_pkt_i[31] (net)                     16.4734              0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              16.4734              0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       16.4734              0.0000     0.2919 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0680   -0.0024 &   0.2895 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0364    0.0713     0.3608 f
  core/be/be_mem/dcache/n2288 (net)             1       2.5937              0.0000     0.3608 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0364    0.0000 &   0.3608 f
  data arrival time                                                                    0.3608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                             0.0000     0.3029
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3029 r
  library hold time                                                         0.0128     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U14/IN2 (AND2X1)   0.2210    0.0009 @   0.3060 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U14/Q (AND2X1)     0.0453    0.0843     0.3902 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n302 (net)     1   7.6384    0.0000     0.3902 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__75_/D (DFFX1)   0.0453  -0.0040 &   0.3863 r
  data arrival time                                                                    0.3863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                             0.0000     0.3702
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__75_/CLK (DFFX1)   0.0000   0.3702 r
  library hold time                                                        -0.0291     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.3863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2       8.8126              0.0000     0.1000 f
  U3207/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3207/Q (AO222X1)                                               0.0886    0.1248     0.2250 f
  mem_resp_li[633] (net)                        1      21.8719              0.0000     0.2250 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2250 f
  uce_1__uce/mem_resp_i[63] (net)                      21.8719              0.0000     0.2250 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0886   -0.0122 &   0.2127 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0556    0.0833     0.2961 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      11.7632              0.0000     0.2961 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2961 f
  data_mem_pkt_li[529] (net)                           11.7632              0.0000     0.2961 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2961 f
  core/data_mem_pkt_i[530] (net)                       11.7632              0.0000     0.2961 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2961 f
  core/be/data_mem_pkt_i[7] (net)                      11.7632              0.0000     0.2961 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2961 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               11.7632              0.0000     0.2961 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2961 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        11.7632              0.0000     0.2961 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0556   -0.0015 &   0.2946 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0379    0.0705     0.3651 f
  core/be/be_mem/dcache/n2312 (net)             1       3.2949              0.0000     0.3651 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0379    0.0000 &   0.3652 f
  data arrival time                                                                    0.3652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                             0.0000     0.3075
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3075 r
  library hold time                                                         0.0124     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.3652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0452


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U13/IN2 (AND2X1)   0.2220    0.0043 @   0.3094 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U13/Q (AND2X1)     0.0387    0.0801     0.3895 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n298 (net)     1   5.5043    0.0000     0.3895 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/D (DFFX1)   0.0387  -0.0010 &   0.3885 r
  data arrival time                                                                    0.3885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                             0.0000     0.3704
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.0000   0.3704 r
  library hold time                                                        -0.0272     0.3432
  data required time                                                                   0.3432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3432
  data arrival time                                                                   -0.3885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0453


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U251/IN2 (AND3X1)                                0.1769    0.0004 &   0.3210 f
  core/be/be_mem/U251/Q (AND3X1)                                  0.0538    0.1143     0.4354 f
  core/be/be_mem/n38 (net)                      1       8.0264              0.0000     0.4354 f
  core/be/be_mem/load_access_fault_mem3_reg/D (DFFX1)             0.0538   -0.0057 &   0.4296 f
  data arrival time                                                                    0.4296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                             0.0000     0.3706
  core/be/be_mem/load_access_fault_mem3_reg/CLK (DFFX1)                     0.0000     0.3706 r
  library hold time                                                         0.0136     0.3843
  data required time                                                                   0.3843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3843
  data arrival time                                                                   -0.4296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0454


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2      15.4398              0.0000     0.1000 f
  U3268/IN4 (AO222X1)                                             0.0013    0.0005 @   0.1005 f
  U3268/Q (AO222X1)                                               0.0723    0.1142     0.2146 f
  mem_resp_li[688] (net)                        1      15.9274              0.0000     0.2146 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2146 f
  uce_1__uce/mem_resp_i[118] (net)                     15.9274              0.0000     0.2146 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0723   -0.0163 &   0.1983 f
  uce_1__uce/U167/Q (AND2X1)                                      0.1120    0.1130 @   0.3113 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      31.6568              0.0000     0.3113 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3113 f
  data_mem_pkt_li[584] (net)                           31.6568              0.0000     0.3113 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3113 f
  core/data_mem_pkt_i[585] (net)                       31.6568              0.0000     0.3113 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3113 f
  core/be/data_mem_pkt_i[62] (net)                     31.6568              0.0000     0.3113 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3113 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              31.6568              0.0000     0.3113 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3113 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       31.6568              0.0000     0.3113 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1120   -0.0191 @   0.2922 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0374    0.0792     0.3714 f
  core/be/be_mem/dcache/n2257 (net)             1       3.0708              0.0000     0.3714 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0374    0.0000 &   0.3714 f
  data arrival time                                                                    0.3714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                         0.0154     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0455


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2       9.3562              0.0000     0.1000 f
  U3263/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3263/Q (AO222X1)                                               0.0774    0.1174     0.2174 f
  mem_resp_li[683] (net)                        1      17.7779              0.0000     0.2174 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2174 f
  uce_1__uce/mem_resp_i[113] (net)                     17.7779              0.0000     0.2174 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0774   -0.0163 &   0.2011 f
  uce_1__uce/U161/Q (AND2X1)                                      0.1008    0.1076     0.3087 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      27.5830              0.0000     0.3087 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3087 f
  data_mem_pkt_li[579] (net)                           27.5830              0.0000     0.3087 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3087 f
  core/data_mem_pkt_i[580] (net)                       27.5830              0.0000     0.3087 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3087 f
  core/be/data_mem_pkt_i[57] (net)                     27.5830              0.0000     0.3087 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3087 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              27.5830              0.0000     0.3087 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3087 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       27.5830              0.0000     0.3087 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1008   -0.0134 &   0.2953 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0369    0.0770     0.3723 f
  core/be/be_mem/dcache/n2262 (net)             1       2.8782              0.0000     0.3723 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0369    0.0000 &   0.3724 f
  data arrival time                                                                    0.3724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3107     0.3107
  clock reconvergence pessimism                                             0.0000     0.3107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3107 r
  library hold time                                                         0.0155     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.3724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0462


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2       8.8780              0.0000     0.1000 f
  U3226/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3226/Q (AO222X1)                                               0.0691    0.1118     0.2118 f
  mem_resp_li[650] (net)                        1      14.7456              0.0000     0.2118 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2118 f
  uce_1__uce/mem_resp_i[80] (net)                      14.7456              0.0000     0.2118 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0691   -0.0010 &   0.2108 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0646    0.0859     0.2967 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      15.2711              0.0000     0.2967 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2967 f
  data_mem_pkt_li[546] (net)                           15.2711              0.0000     0.2967 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2967 f
  core/data_mem_pkt_i[547] (net)                       15.2711              0.0000     0.2967 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2967 f
  core/be/data_mem_pkt_i[24] (net)                     15.2711              0.0000     0.2967 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2967 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              15.2711              0.0000     0.2967 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2967 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       15.2711              0.0000     0.2967 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0646   -0.0064 &   0.2903 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0361    0.0707     0.3610 f
  core/be/be_mem/dcache/n2295 (net)             1       2.5892              0.0000     0.3610 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0361    0.0000 &   0.3610 f
  data arrival time                                                                    0.3610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3018 r
  library hold time                                                         0.0128     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.3610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0464


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      12.2181              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3205/Q (AO222X1)                                               0.1606    0.1310 @   0.2312 f
  mem_resp_li[631] (net)                        1      45.8575              0.0000     0.2312 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2312 f
  uce_1__uce/mem_resp_i[61] (net)                      45.8575              0.0000     0.2312 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1606   -0.0410 @   0.1901 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0778    0.1066     0.2967 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      18.9936              0.0000     0.2967 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2967 f
  data_mem_pkt_li[527] (net)                           18.9936              0.0000     0.2967 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2967 f
  core/data_mem_pkt_i[528] (net)                       18.9936              0.0000     0.2967 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2967 f
  core/be/data_mem_pkt_i[5] (net)                      18.9936              0.0000     0.2967 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2967 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               18.9936              0.0000     0.2967 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2967 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        18.9936              0.0000     0.2967 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0778   -0.0023 &   0.2944 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0374    0.0733     0.3677 f
  core/be/be_mem/dcache/n2314 (net)             1       2.8032              0.0000     0.3677 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0374    0.0000 &   0.3677 f
  data arrival time                                                                    0.3677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                         0.0125     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.3677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0466


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      12.2184              0.0000     0.1000 f
  U3243/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3243/Q (AO222X1)                                               0.0653    0.1091     0.2094 f
  mem_resp_li[665] (net)                        1      13.3994              0.0000     0.2094 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2094 f
  uce_1__uce/mem_resp_i[95] (net)                      13.3994              0.0000     0.2094 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0653   -0.0108 &   0.1985 f
  uce_1__uce/U142/Q (AND2X1)                                      0.0757    0.0916     0.2901 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      19.1457              0.0000     0.2901 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2901 f
  data_mem_pkt_li[561] (net)                           19.1457              0.0000     0.2901 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2901 f
  core/data_mem_pkt_i[562] (net)                       19.1457              0.0000     0.2901 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2901 f
  core/be/data_mem_pkt_i[39] (net)                     19.1457              0.0000     0.2901 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2901 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              19.1457              0.0000     0.2901 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2901 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       19.1457              0.0000     0.2901 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0757   -0.0004 &   0.2898 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0375    0.0730     0.3628 f
  core/be/be_mem/dcache/n2280 (net)             1       2.8307              0.0000     0.3628 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0375    0.0000 &   0.3628 f
  data arrival time                                                                    0.3628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                         0.0125     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.3628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0471


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U25/IN2 (AND2X1)   0.2210    0.0008 @   0.3059 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U25/Q (AND2X1)     0.0582    0.0881     0.3939 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n312 (net)     1  10.0144    0.0000     0.3939 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_/D (DFFX1)   0.0582  -0.0093 &   0.3846 r
  data arrival time                                                                    0.3846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_/CLK (DFFX1)   0.0000   0.3699 r
  library hold time                                                        -0.0327     0.3371
  data required time                                                                   0.3371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3371
  data arrival time                                                                   -0.3846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2       9.0588              0.0000     0.1000 f
  U3238/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3238/Q (AO222X1)                                               0.0967    0.1303     0.2302 f
  mem_resp_li[660] (net)                        1      24.8375              0.0000     0.2302 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2302 f
  uce_1__uce/mem_resp_i[90] (net)                      24.8375              0.0000     0.2302 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0967   -0.0151 &   0.2151 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0675    0.0919     0.3070 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      15.8760              0.0000     0.3070 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3070 f
  data_mem_pkt_li[556] (net)                           15.8760              0.0000     0.3070 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3070 f
  core/data_mem_pkt_i[557] (net)                       15.8760              0.0000     0.3070 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3070 f
  core/be/data_mem_pkt_i[34] (net)                     15.8760              0.0000     0.3070 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3070 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              15.8760              0.0000     0.3070 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3070 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       15.8760              0.0000     0.3070 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0675   -0.0100 &   0.2970 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0366    0.0714     0.3684 f
  core/be/be_mem/dcache/n2285 (net)             1       2.6809              0.0000     0.3684 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0366    0.0000 &   0.3685 f
  data arrival time                                                                    0.3685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                             0.0000     0.3083
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3083 r
  library hold time                                                         0.0127     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.3685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2       8.7386              0.0000     0.1000 f
  U3221/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3221/Q (AO222X1)                                               0.1052    0.1356     0.2355 f
  mem_resp_li[645] (net)                        1      27.9560              0.0000     0.2355 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2355 f
  uce_1__uce/mem_resp_i[75] (net)                      27.9560              0.0000     0.2355 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1052   -0.0185 &   0.2170 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0496    0.0820     0.2990 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3       9.2692              0.0000     0.2990 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2990 f
  data_mem_pkt_li[541] (net)                            9.2692              0.0000     0.2990 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2990 f
  core/data_mem_pkt_i[542] (net)                        9.2692              0.0000     0.2990 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2990 f
  core/be/data_mem_pkt_i[19] (net)                      9.2692              0.0000     0.2990 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2990 f
  core/be/be_mem/data_mem_pkt_i[19] (net)               9.2692              0.0000     0.2990 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2990 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)        9.2692              0.0000     0.2990 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0496    0.0001 &   0.2991 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0370    0.0686     0.3677 f
  core/be/be_mem/dcache/n2300 (net)             1       3.0250              0.0000     0.3677 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0370    0.0000 &   0.3677 f
  data arrival time                                                                    0.3677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0126     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.3677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[68] (net)                           2       8.2273              0.0000     0.1000 r
  U3213/IN6 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3213/Q (AO222X1)                                               0.0930    0.0933     0.1932 r
  mem_resp_li[638] (net)                        1      23.9021              0.0000     0.1932 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1932 r
  uce_1__uce/mem_resp_i[68] (net)                      23.9021              0.0000     0.1932 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0930   -0.0177 &   0.1755 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0594    0.0781     0.2536 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      12.3012              0.0000     0.2536 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2536 r
  data_mem_pkt_li[534] (net)                           12.3012              0.0000     0.2536 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2536 r
  core/data_mem_pkt_i[535] (net)                       12.3012              0.0000     0.2536 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2536 r
  core/be/data_mem_pkt_i[12] (net)                     12.3012              0.0000     0.2536 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2536 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              12.3012              0.0000     0.2536 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2536 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       12.3012              0.0000     0.2536 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0594    0.0002 &   0.2538 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0341    0.0763     0.3302 r
  core/be/be_mem/dcache/n2307 (net)             1       2.5346              0.0000     0.3302 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0341    0.0000 &   0.3302 r
  data arrival time                                                                    0.3302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0250     0.2827
  data required time                                                                   0.2827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2827
  data arrival time                                                                   -0.3302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      14.0206              0.0000     0.1000 f
  U3264/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3264/Q (AO222X1)                                               0.0907    0.1264     0.2267 f
  mem_resp_li[684] (net)                        1      22.6552              0.0000     0.2267 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2267 f
  uce_1__uce/mem_resp_i[114] (net)                     22.6552              0.0000     0.2267 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0907   -0.0245 &   0.2022 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0996    0.1092     0.3113 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      27.0438              0.0000     0.3113 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3113 f
  data_mem_pkt_li[580] (net)                           27.0438              0.0000     0.3113 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3113 f
  core/data_mem_pkt_i[581] (net)                       27.0438              0.0000     0.3113 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3113 f
  core/be/data_mem_pkt_i[58] (net)                     27.0438              0.0000     0.3113 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3113 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              27.0438              0.0000     0.3113 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3113 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       27.0438              0.0000     0.3113 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0996   -0.0134 &   0.2979 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0364    0.0764     0.3743 f
  core/be/be_mem/dcache/n2261 (net)             1       2.6840              0.0000     0.3743 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0364    0.0000 &   0.3743 f
  data arrival time                                                                    0.3743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                         0.0157     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.3743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0482


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2201    0.0787 @   0.1787 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.2213    0.1171     0.2959 r
  core/be/be_mem/n65 (net)                      5      21.1646              0.0000     0.2959 r
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.2213    0.0001 &   0.2959 r
  core/be/be_mem/U69/Q (AND2X1)                                   0.0444    0.0934     0.3893 r
  core/be/be_mem/n69 (net)                      3       7.4256              0.0000     0.3893 r
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)                       0.0444    0.0001 &   0.3894 r
  data arrival time                                                                    0.3894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)                               0.0000     0.3699 r
  library hold time                                                        -0.0288     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.3894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0482


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[76] (net)                           2       9.7431              0.0000     0.1000 r
  U3222/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3222/Q (AO222X1)                                               0.0684    0.0773     0.1773 r
  mem_resp_li[646] (net)                        1      14.8004              0.0000     0.1773 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1773 r
  uce_1__uce/mem_resp_i[76] (net)                      14.8004              0.0000     0.1773 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0684   -0.0038 &   0.1735 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0606    0.0762     0.2497 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      13.0661              0.0000     0.2497 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2497 r
  data_mem_pkt_li[542] (net)                           13.0661              0.0000     0.2497 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2497 r
  core/data_mem_pkt_i[543] (net)                       13.0661              0.0000     0.2497 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2497 r
  core/be/data_mem_pkt_i[20] (net)                     13.0661              0.0000     0.2497 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2497 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              13.0661              0.0000     0.2497 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2497 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       13.0661              0.0000     0.2497 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0606   -0.0016 &   0.2480 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0348    0.0771     0.3251 r
  core/be/be_mem/dcache/n2299 (net)             1       2.7686              0.0000     0.3251 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0348    0.0000 &   0.3252 r
  data arrival time                                                                    0.3252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0252     0.2767
  data required time                                                                   0.2767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2767
  data arrival time                                                                   -0.3252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0484


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__78_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U24/IN2 (AND2X1)   0.2210    0.0008 @   0.3059 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U24/Q (AND2X1)     0.0497    0.0868     0.3928 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n314 (net)     1   9.2415    0.0000     0.3928 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__78_/D (DFFX1)   0.0497  -0.0044 &   0.3884 r
  data arrival time                                                                    0.3884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                             0.0000     0.3702
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__78_/CLK (DFFX1)   0.0000   0.3702 r
  library hold time                                                        -0.0303     0.3398
  data required time                                                                   0.3398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3398
  data arrival time                                                                   -0.3884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0485


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[85] (net)                           2      13.3681              0.0000     0.1000 r
  U3232/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3232/Q (AO222X1)                                               0.0642    0.0750     0.1752 r
  mem_resp_li[655] (net)                        1      13.3148              0.0000     0.1752 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1752 r
  uce_1__uce/mem_resp_i[85] (net)                      13.3148              0.0000     0.1752 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0642   -0.0049 &   0.1704 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0697    0.0806     0.2510 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      16.3933              0.0000     0.2510 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2510 r
  data_mem_pkt_li[551] (net)                           16.3933              0.0000     0.2510 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2510 r
  core/data_mem_pkt_i[552] (net)                       16.3933              0.0000     0.2510 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2510 r
  core/be/data_mem_pkt_i[29] (net)                     16.3933              0.0000     0.2510 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2510 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              16.3933              0.0000     0.2510 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2510 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       16.3933              0.0000     0.2510 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0697   -0.0037 &   0.2473 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0340    0.0784     0.3257 r
  core/be/be_mem/dcache/n2290 (net)             1       2.3951              0.0000     0.3257 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0340    0.0000 &   0.3257 r
  data arrival time                                                                    0.3257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                        -0.0249     0.2768
  data required time                                                                   0.2768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2768
  data arrival time                                                                   -0.3257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0489


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3100 f
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2118              0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2118      0.0000     0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2118   0.0000   0.3100 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U9/IN2 (AND2X1)    0.1973    0.0036 @   0.3136 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U9/Q (AND2X1)      0.0589    0.1021     0.4157 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n282 (net)     1  13.7433    0.0000     0.4157 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/D (DFFX1)   0.0589  -0.0035 &   0.4122 f
  data arrival time                                                                    0.4122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0095     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.4122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0494


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[86] (net)                           2       9.0060              0.0000     0.1000 r
  U3233/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3233/Q (AO222X1)                                               0.0816    0.0845     0.1847 r
  mem_resp_li[656] (net)                        1      19.7412              0.0000     0.1847 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1847 r
  uce_1__uce/mem_resp_i[86] (net)                      19.7412              0.0000     0.1847 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0816   -0.0113 &   0.1735 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0611    0.0779     0.2513 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      13.0826              0.0000     0.2513 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2513 r
  data_mem_pkt_li[552] (net)                           13.0826              0.0000     0.2513 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2513 r
  core/data_mem_pkt_i[553] (net)                       13.0826              0.0000     0.2513 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2513 r
  core/be/data_mem_pkt_i[30] (net)                     13.0826              0.0000     0.2513 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2513 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              13.0826              0.0000     0.2513 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2513 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       13.0826              0.0000     0.2513 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0611   -0.0018 &   0.2496 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0354    0.0776     0.3272 r
  core/be/be_mem/dcache/n2289 (net)             1       2.9668              0.0000     0.3272 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0354    0.0000 &   0.3272 r
  data arrival time                                                                    0.3272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                        -0.0254     0.2777
  data required time                                                                   0.2777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2777
  data arrival time                                                                   -0.3272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0495


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U11/IN2 (AND2X1)   0.2210    0.0009 @   0.3060 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U11/Q (AND2X1)     0.0492    0.0864     0.3924 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n290 (net)     1   8.9402    0.0000     0.3924 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/D (DFFX1)   0.0492  -0.0023 &   0.3901 r
  data arrival time                                                                    0.3901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/CLK (DFFX1)   0.0000   0.3707 r
  library hold time                                                        -0.0302     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0495


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2      10.2426              0.0000     0.1000 f
  U3219/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3219/Q (AO222X1)                                               0.0708    0.1130     0.2131 f
  mem_resp_li[643] (net)                        1      15.3961              0.0000     0.2131 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2131 f
  uce_1__uce/mem_resp_i[73] (net)                      15.3961              0.0000     0.2131 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0708   -0.0023 &   0.2108 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0606    0.0838     0.2945 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      13.8398              0.0000     0.2945 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2945 f
  data_mem_pkt_li[539] (net)                           13.8398              0.0000     0.2945 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2945 f
  core/data_mem_pkt_i[540] (net)                       13.8398              0.0000     0.2945 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2945 f
  core/be/data_mem_pkt_i[17] (net)                     13.8398              0.0000     0.2945 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2945 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              13.8398              0.0000     0.2945 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2945 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       13.8398              0.0000     0.2945 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0606   -0.0013 &   0.2932 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0378    0.0714     0.3646 f
  core/be/be_mem/dcache/n2302 (net)             1       3.2039              0.0000     0.3646 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0378   -0.0007 &   0.3639 f
  data arrival time                                                                    0.3639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                         0.0124     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.3639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0495


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[75] (net)                           2       7.9858              0.0000     0.1000 r
  U3221/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3221/Q (AO222X1)                                               0.1039    0.0963     0.1961 r
  mem_resp_li[645] (net)                        1      27.9609              0.0000     0.1961 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.1961 r
  uce_1__uce/mem_resp_i[75] (net)                      27.9609              0.0000     0.1961 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1039   -0.0172 &   0.1789 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0539    0.0761     0.2550 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      10.1707              0.0000     0.2550 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2550 r
  data_mem_pkt_li[541] (net)                           10.1707              0.0000     0.2550 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2550 r
  core/data_mem_pkt_i[542] (net)                       10.1707              0.0000     0.2550 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2550 r
  core/be/data_mem_pkt_i[19] (net)                     10.1707              0.0000     0.2550 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2550 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              10.1707              0.0000     0.2550 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2550 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       10.1707              0.0000     0.2550 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0539    0.0001 &   0.2552 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0361    0.0764     0.3316 r
  core/be/be_mem/dcache/n2300 (net)             1       3.1974              0.0000     0.3316 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0361    0.0000 &   0.3316 r
  data arrival time                                                                    0.3316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0256     0.2820
  data required time                                                                   0.2820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2820
  data arrival time                                                                   -0.3316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0496


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2       8.1313              0.0000     0.1000 r
  U3207/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3207/Q (AO222X1)                                               0.0873    0.0876     0.1876 r
  mem_resp_li[633] (net)                        1      21.8768              0.0000     0.1876 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1876 r
  uce_1__uce/mem_resp_i[63] (net)                      21.8768              0.0000     0.1876 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0873   -0.0111 &   0.1765 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0602    0.0779     0.2544 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      12.6646              0.0000     0.2544 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2544 r
  data_mem_pkt_li[529] (net)                           12.6646              0.0000     0.2544 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2544 r
  core/data_mem_pkt_i[530] (net)                       12.6646              0.0000     0.2544 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2544 r
  core/be/data_mem_pkt_i[7] (net)                      12.6646              0.0000     0.2544 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2544 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               12.6646              0.0000     0.2544 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2544 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        12.6646              0.0000     0.2544 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0602   -0.0016 &   0.2528 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0369    0.0784     0.3312 r
  core/be/be_mem/dcache/n2312 (net)             1       3.4673              0.0000     0.3312 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0369    0.0000 &   0.3313 r
  data arrival time                                                                    0.3313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                             0.0000     0.3075
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3075 r
  library hold time                                                        -0.0258     0.2817
  data required time                                                                   0.2817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2817
  data arrival time                                                                   -0.3313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0496


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      10.2111              0.0000     0.1000 f
  U3267/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3267/Q (AO222X1)                                               0.0811    0.1193     0.2194 f
  mem_resp_li[687] (net)                        1      18.8228              0.0000     0.2194 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2194 f
  uce_1__uce/mem_resp_i[117] (net)                     18.8228              0.0000     0.2194 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0811   -0.0103 &   0.2090 f
  uce_1__uce/U165/Q (AND2X1)                                      0.1012    0.1084     0.3175 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      27.6801              0.0000     0.3175 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3175 f
  data_mem_pkt_li[583] (net)                           27.6801              0.0000     0.3175 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3175 f
  core/data_mem_pkt_i[584] (net)                       27.6801              0.0000     0.3175 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3175 f
  core/be/data_mem_pkt_i[61] (net)                     27.6801              0.0000     0.3175 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3175 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              27.6801              0.0000     0.3175 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3175 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       27.6801              0.0000     0.3175 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1012   -0.0189 &   0.2986 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0370    0.0771     0.3758 f
  core/be/be_mem/dcache/n2258 (net)             1       2.9084              0.0000     0.3758 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0370    0.0000 &   0.3758 f
  data arrival time                                                                    0.3758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                         0.0155     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.3758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0497


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U249/IN2 (AND3X1)                                0.1769    0.0004 &   0.3210 f
  core/be/be_mem/U249/Q (AND3X1)                                  0.0523    0.1134     0.4344 f
  core/be/be_mem/n46 (net)                      1       7.5390              0.0000     0.4344 f
  core/be/be_mem/store_access_fault_mem3_reg/D (DFFX1)            0.0523    0.0002 &   0.4346 f
  data arrival time                                                                    0.4346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                             0.0000     0.3706
  core/be/be_mem/store_access_fault_mem3_reg/CLK (DFFX1)                    0.0000     0.3706 r
  library hold time                                                         0.0140     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.4346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0500


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[97] (net)                           2       8.5984              0.0000     0.1000 r
  U3246/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3246/Q (AO222X1)                                               0.0801    0.0837     0.1837 r
  mem_resp_li[667] (net)                        1      19.1666              0.0000     0.1837 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.1837 r
  uce_1__uce/mem_resp_i[97] (net)                      19.1666              0.0000     0.1837 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0801   -0.0133 &   0.1704 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0641    0.0794     0.2498 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      14.1875              0.0000     0.2498 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2498 r
  data_mem_pkt_li[563] (net)                           14.1875              0.0000     0.2498 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2498 r
  core/data_mem_pkt_i[564] (net)                       14.1875              0.0000     0.2498 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2498 r
  core/be/data_mem_pkt_i[41] (net)                     14.1875              0.0000     0.2498 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2498 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              14.1875              0.0000     0.2498 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2498 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       14.1875              0.0000     0.2498 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0641    0.0005 &   0.2503 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0348    0.0779     0.3282 r
  core/be/be_mem/dcache/n2278 (net)             1       2.7607              0.0000     0.3282 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0348    0.0000 &   0.3282 r
  data arrival time                                                                    0.3282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                        -0.0252     0.2781
  data required time                                                                   0.2781
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2781
  data arrival time                                                                   -0.3282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U6/IN2 (AND2X1)    0.2210    0.0007 @   0.3058 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U6/Q (AND2X1)      0.0492    0.0865     0.3923 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n266 (net)     1   9.0343    0.0000     0.3923 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_/D (DFFX1)   0.0492  -0.0023 &   0.3900 r
  data arrival time                                                                    0.3900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                             0.0000     0.3701
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_/CLK (DFFX1)   0.0000   0.3701 r
  library hold time                                                        -0.0302     0.3399
  data required time                                                                   0.3399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3399
  data arrival time                                                                   -0.3900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      12.4747              0.0000     0.1000 f
  U3265/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3265/Q (AO222X1)                                               0.0736    0.1149     0.2152 f
  mem_resp_li[685] (net)                        1      16.3964              0.0000     0.2152 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2152 f
  uce_1__uce/mem_resp_i[115] (net)                     16.3964              0.0000     0.2152 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0736   -0.0047 &   0.2105 f
  uce_1__uce/U163/Q (AND2X1)                                      0.0958    0.1043     0.3148 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      25.9506              0.0000     0.3148 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3148 f
  data_mem_pkt_li[581] (net)                           25.9506              0.0000     0.3148 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3148 f
  core/data_mem_pkt_i[582] (net)                       25.9506              0.0000     0.3148 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3148 f
  core/be/data_mem_pkt_i[59] (net)                     25.9506              0.0000     0.3148 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3148 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              25.9506              0.0000     0.3148 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3148 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       25.9506              0.0000     0.3148 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.0958   -0.0131 &   0.3017 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0357    0.0752     0.3769 f
  core/be/be_mem/dcache/n2260 (net)             1       2.4309              0.0000     0.3769 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0357    0.0000 &   0.3769 f
  data arrival time                                                                    0.3769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                             0.0000     0.3108
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3108 r
  library hold time                                                         0.0158     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.3769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0503


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2       9.6222              0.0000     0.1000 f
  U3261/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3261/Q (AO222X1)                                               0.0821    0.1205     0.2206 f
  mem_resp_li[681] (net)                        1      19.5046              0.0000     0.2206 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2206 f
  uce_1__uce/mem_resp_i[111] (net)                     19.5046              0.0000     0.2206 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0821   -0.0185 &   0.2021 f
  uce_1__uce/U159/Q (AND2X1)                                      0.1029    0.1095     0.3116 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      28.2254              0.0000     0.3116 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3116 f
  data_mem_pkt_li[577] (net)                           28.2254              0.0000     0.3116 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3116 f
  core/data_mem_pkt_i[578] (net)                       28.2254              0.0000     0.3116 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3116 f
  core/be/data_mem_pkt_i[55] (net)                     28.2254              0.0000     0.3116 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3116 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              28.2254              0.0000     0.3116 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3116 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       28.2254              0.0000     0.3116 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1029   -0.0125 &   0.2991 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0373    0.0777     0.3767 f
  core/be/be_mem/dcache/n2264 (net)             1       3.0236              0.0000     0.3767 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0373    0.0000 &   0.3768 f
  data arrival time                                                                    0.3768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3110     0.3110
  clock reconvergence pessimism                                             0.0000     0.3110
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3110 r
  library hold time                                                         0.0154     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.3768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0504


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      15.0615              0.0000     0.1000 f
  U3259/IN4 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3259/Q (AO222X1)                                               0.0704    0.1129     0.2134 f
  mem_resp_li[679] (net)                        1      15.2338              0.0000     0.2134 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2134 f
  uce_1__uce/mem_resp_i[109] (net)                     15.2338              0.0000     0.2134 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0704   -0.0089 &   0.2045 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1209    0.1175 @   0.3220 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      34.7048              0.0000     0.3220 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3220 f
  data_mem_pkt_li[575] (net)                           34.7048              0.0000     0.3220 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3220 f
  core/data_mem_pkt_i[576] (net)                       34.7048              0.0000     0.3220 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3220 f
  core/be/data_mem_pkt_i[53] (net)                     34.7048              0.0000     0.3220 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3220 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              34.7048              0.0000     0.3220 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3220 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       34.7048              0.0000     0.3220 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1210   -0.0248 @   0.2972 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0361    0.0794     0.3766 f
  core/be/be_mem/dcache/n2266 (net)             1       2.5699              0.0000     0.3766 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0361    0.0000 &   0.3766 f
  data arrival time                                                                    0.3766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                         0.0157     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.3766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0504


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[90] (net)                           2       8.3259              0.0000     0.1000 r
  U3238/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3238/Q (AO222X1)                                               0.0953    0.0919     0.1918 r
  mem_resp_li[660] (net)                        1      24.8423              0.0000     0.1918 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.1918 r
  uce_1__uce/mem_resp_i[90] (net)                      24.8423              0.0000     0.1918 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0953   -0.0140 &   0.1779 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0718    0.0851     0.2630 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      16.7774              0.0000     0.2630 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2630 r
  data_mem_pkt_li[556] (net)                           16.7774              0.0000     0.2630 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2630 r
  core/data_mem_pkt_i[557] (net)                       16.7774              0.0000     0.2630 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2630 r
  core/be/data_mem_pkt_i[34] (net)                     16.7774              0.0000     0.2630 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2630 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              16.7774              0.0000     0.2630 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2630 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       16.7774              0.0000     0.2630 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0718   -0.0093 &   0.2537 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0354    0.0798     0.3335 r
  core/be/be_mem/dcache/n2285 (net)             1       2.8533              0.0000     0.3335 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0354    0.0000 &   0.3335 r
  data arrival time                                                                    0.3335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                             0.0000     0.3083
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3083 r
  library hold time                                                        -0.0254     0.2829
  data required time                                                                   0.2829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2829
  data arrival time                                                                   -0.3335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0506


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      14.5130              0.0000     0.1000 f
  U3254/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3254/Q (AO222X1)                                               0.0722    0.1141     0.2144 f
  mem_resp_li[675] (net)                        1      15.9044              0.0000     0.2144 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2144 f
  uce_1__uce/mem_resp_i[105] (net)                     15.9044              0.0000     0.2144 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0722   -0.0007 &   0.2138 f
  uce_1__uce/U152/Q (AND2X1)                                      0.1170    0.1157 @   0.3294 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      33.3898              0.0000     0.3294 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3294 f
  data_mem_pkt_li[571] (net)                           33.3898              0.0000     0.3294 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3294 f
  core/data_mem_pkt_i[572] (net)                       33.3898              0.0000     0.3294 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3294 f
  core/be/data_mem_pkt_i[49] (net)                     33.3898              0.0000     0.3294 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3294 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              33.3898              0.0000     0.3294 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3294 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       33.3898              0.0000     0.3294 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1170   -0.0162 @   0.3132 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0361    0.0788     0.3920 f
  core/be/be_mem/dcache/n2270 (net)             1       2.5659              0.0000     0.3920 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0361    0.0000 &   0.3920 f
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                         0.0148     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0511


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[120] (net)                          2      11.3111              0.0000     0.1000 r
  U3270/IN6 (AO222X1)                                             0.0007    0.0003 @   0.1003 r
  U3270/Q (AO222X1)                                               0.0836    0.0883     0.1886 r
  mem_resp_li[690] (net)                        1      20.4702              0.0000     0.1886 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1886 r
  uce_1__uce/mem_resp_i[120] (net)                     20.4702              0.0000     0.1886 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0836   -0.0114 &   0.1772 r
  uce_1__uce/U169/Q (AND2X1)                                      0.0962    0.0964     0.2736 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      25.7808              0.0000     0.2736 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2736 r
  data_mem_pkt_li[586] (net)                           25.7808              0.0000     0.2736 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2736 r
  core/data_mem_pkt_i[587] (net)                       25.7808              0.0000     0.2736 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2736 r
  core/be/data_mem_pkt_i[64] (net)                     25.7808              0.0000     0.2736 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2736 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              25.7808              0.0000     0.2736 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2736 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       25.7808              0.0000     0.2736 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0962   -0.0083 &   0.2653 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0367    0.0858     0.3511 r
  core/be/be_mem/dcache/n2255 (net)             1       3.1423              0.0000     0.3511 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0367    0.0000 &   0.3511 r
  data arrival time                                                                    0.3511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                        -0.0261     0.3000
  data required time                                                                   0.3000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3000
  data arrival time                                                                   -0.3511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0511


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[69] (net)                           2      10.3918              0.0000     0.1000 r
  U3214/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3214/Q (AO222X1)                                               0.0627    0.0740     0.1741 r
  mem_resp_li[639] (net)                        1      12.7677              0.0000     0.1741 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.1741 r
  uce_1__uce/mem_resp_i[69] (net)                      12.7677              0.0000     0.1741 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0627    0.0006 &   0.1747 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0662    0.0787     0.2534 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      15.1667              0.0000     0.2534 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2534 r
  data_mem_pkt_li[535] (net)                           15.1667              0.0000     0.2534 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2534 r
  core/data_mem_pkt_i[536] (net)                       15.1667              0.0000     0.2534 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2534 r
  core/be/data_mem_pkt_i[13] (net)                     15.1667              0.0000     0.2534 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2534 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              15.1667              0.0000     0.2534 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2534 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       15.1667              0.0000     0.2534 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0662   -0.0030 &   0.2504 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0340    0.0778     0.3282 r
  core/be/be_mem/dcache/n2306 (net)             1       2.4735              0.0000     0.3282 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0340    0.0000 &   0.3282 r
  data arrival time                                                                    0.3282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0249     0.2769
  data required time                                                                   0.2769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2769
  data arrival time                                                                   -0.3282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0513


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[96] (net)                           2      13.3370              0.0000     0.1000 r
  U3245/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3245/Q (AO222X1)                                               0.0748    0.0810     0.1812 r
  mem_resp_li[666] (net)                        1      17.2036              0.0000     0.1812 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1812 r
  uce_1__uce/mem_resp_i[96] (net)                      17.2036              0.0000     0.1812 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0748   -0.0061 &   0.1751 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0658    0.0798     0.2549 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      14.8502              0.0000     0.2549 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2549 r
  data_mem_pkt_li[562] (net)                           14.8502              0.0000     0.2549 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2549 r
  core/data_mem_pkt_i[563] (net)                       14.8502              0.0000     0.2549 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2549 r
  core/be/data_mem_pkt_i[40] (net)                     14.8502              0.0000     0.2549 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2549 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              14.8502              0.0000     0.2549 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2549 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       14.8502              0.0000     0.2549 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0658   -0.0055 &   0.2494 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0365    0.0794     0.3288 r
  core/be/be_mem/dcache/n2279 (net)             1       3.3293              0.0000     0.3288 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0365    0.0000 &   0.3289 r
  data arrival time                                                                    0.3289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                        -0.0257     0.2775
  data required time                                                                   0.2775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2775
  data arrival time                                                                   -0.3289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0513


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U36/IN2 (AND2X1)   0.2210    0.0007 @   0.3058 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U36/Q (AND2X1)     0.0493    0.0866     0.3925 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n276 (net)     1   9.0929    0.0000     0.3925 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_/D (DFFX1)   0.0493  -0.0009 &   0.3915 r
  data arrival time                                                                    0.3915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                             0.0000     0.3703
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_/CLK (DFFX1)   0.0000   0.3703 r
  library hold time                                                        -0.0302     0.3400
  data required time                                                                   0.3400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3400
  data arrival time                                                                   -0.3915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U41/IN2 (AND2X1)   0.2210    0.0007 @   0.3058 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U41/Q (AND2X1)     0.0493    0.0866     0.3924 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n260 (net)     1   9.0735    0.0000     0.3924 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__64_/D (DFFX1)   0.0493  -0.0012 &   0.3912 r
  data arrival time                                                                    0.3912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__64_/CLK (DFFX1)   0.0000   0.3699 r
  library hold time                                                        -0.0302     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.3912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U22/IN2 (AND2X1)   0.2210    0.0007 @   0.3058 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U22/Q (AND2X1)     0.0484    0.0861     0.3918 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n318 (net)     1   8.7602    0.0000     0.3918 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/D (DFFX1)   0.0484   0.0002 &   0.3921 r
  data arrival time                                                                    0.3921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                             0.0000     0.3701
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__79_/CLK (DFFX1)   0.0000   0.3701 r
  library hold time                                                        -0.0300     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.3921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__67_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U38/IN2 (AND2X1)   0.2210    0.0007 @   0.3058 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U38/Q (AND2X1)     0.0484    0.0860     0.3918 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n270 (net)     1   8.7066    0.0000     0.3918 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__67_/D (DFFX1)   0.0484   0.0003 &   0.3921 r
  data arrival time                                                                    0.3921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  clock reconvergence pessimism                                             0.0000     0.3698
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__67_/CLK (DFFX1)   0.0000   0.3698 r
  library hold time                                                        -0.0299     0.3399
  data required time                                                                   0.3399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3399
  data arrival time                                                                   -0.3921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0522


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[107] (net)                         2       9.4359              0.0000     0.1000 f
  U3256/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3256/Q (AO222X1)                                               0.0837    0.1210     0.2210 f
  mem_resp_li[677] (net)                        1      19.7732              0.0000     0.2210 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2210 f
  uce_1__uce/mem_resp_i[107] (net)                     19.7732              0.0000     0.2210 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.0837   -0.0111 &   0.2100 f
  uce_1__uce/U155/Q (AND2X1)                                      0.1092    0.1132     0.3232 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      30.3330              0.0000     0.3232 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3232 f
  data_mem_pkt_li[573] (net)                           30.3330              0.0000     0.3232 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3232 f
  core/data_mem_pkt_i[574] (net)                       30.3330              0.0000     0.3232 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3232 f
  core/be/data_mem_pkt_i[51] (net)                     30.3330              0.0000     0.3232 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3232 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              30.3330              0.0000     0.3232 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3232 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       30.3330              0.0000     0.3232 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1092   -0.0234 &   0.2998 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0371    0.0785     0.3782 f
  core/be/be_mem/dcache/n2268 (net)             1       2.9404              0.0000     0.3782 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0371    0.0000 &   0.3783 f
  data arrival time                                                                    0.3783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                         0.0155     0.3258
  data required time                                                                   0.3258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3258
  data arrival time                                                                   -0.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0524


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.2277    0.0803 @   0.1803 r
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1241    0.1072     0.2875 f
  core/be/be_mem/n52 (net)                      2      14.0927              0.0000     0.2875 f
  core/be/be_mem/U246/IN2 (NAND3X0)                               0.1241   -0.0162 &   0.2713 f
  core/be/be_mem/U246/QN (NAND3X0)                                0.1511    0.0946     0.3658 r
  core/be/be_mem/n43 (net)                      1      17.4418              0.0000     0.3658 r
  core/be/be_mem/U247/IN2 (NOR2X0)                                0.1511   -0.0118 &   0.3541 r
  core/be/be_mem/U247/QN (NOR2X0)                                 0.0732    0.0848     0.4389 f
  core/be/be_mem/n48 (net)                      1       9.5850              0.0000     0.4389 f
  core/be/be_mem/is_store_r_reg/D (DFFX1)                         0.0732   -0.0075 &   0.4314 f
  data arrival time                                                                    0.4314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  clock reconvergence pessimism                                             0.0000     0.3690
  core/be/be_mem/is_store_r_reg/CLK (DFFX1)                                 0.0000     0.3690 r
  library hold time                                                         0.0097     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.4314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0527


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[92] (net)                           2      10.3725              0.0000     0.1000 r
  U3240/IN6 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3240/Q (AO222X1)                                               0.0657    0.0785     0.1787 r
  mem_resp_li[662] (net)                        1      13.8908              0.0000     0.1787 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.1787 r
  uce_1__uce/mem_resp_i[92] (net)                      13.8908              0.0000     0.1787 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0657   -0.0108 &   0.1678 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0818    0.0870     0.2549 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      20.7817              0.0000     0.2549 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2549 r
  data_mem_pkt_li[558] (net)                           20.7817              0.0000     0.2549 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2549 r
  core/data_mem_pkt_i[559] (net)                       20.7817              0.0000     0.2549 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2549 r
  core/be/data_mem_pkt_i[36] (net)                     20.7817              0.0000     0.2549 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2549 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              20.7817              0.0000     0.2549 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2549 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       20.7817              0.0000     0.2549 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0818   -0.0062 &   0.2487 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0357    0.0818     0.3305 r
  core/be/be_mem/dcache/n2283 (net)             1       2.7529              0.0000     0.3305 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0357    0.0000 &   0.3305 r
  data arrival time                                                                    0.3305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                        -0.0255     0.2777
  data required time                                                                   0.2777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2777
  data arrival time                                                                   -0.3305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0528


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2      12.9173              0.0000     0.1000 f
  U3249/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3249/Q (AO222X1)                                               0.1510    0.1260 @   0.2263 f
  mem_resp_li[670] (net)                        1      42.6423              0.0000     0.2263 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2263 f
  uce_1__uce/mem_resp_i[100] (net)                     42.6423              0.0000     0.2263 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1510   -0.0272 @   0.1990 f
  uce_1__uce/U147/Q (AND2X1)                                      0.1067    0.1219     0.3209 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      29.0361              0.0000     0.3209 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3209 f
  data_mem_pkt_li[566] (net)                           29.0361              0.0000     0.3209 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3209 f
  core/data_mem_pkt_i[567] (net)                       29.0361              0.0000     0.3209 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3209 f
  core/be/data_mem_pkt_i[44] (net)                     29.0361              0.0000     0.3209 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3209 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              29.0361              0.0000     0.3209 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3209 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       29.0361              0.0000     0.3209 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1067   -0.0191 &   0.3018 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0365    0.0775     0.3794 f
  core/be/be_mem/dcache/n2275 (net)             1       2.7139              0.0000     0.3794 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0365    0.0000 &   0.3794 f
  data arrival time                                                                    0.3794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                             0.0000     0.3109
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3109 r
  library hold time                                                         0.0156     0.3265
  data required time                                                                   0.3265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3265
  data arrival time                                                                   -0.3794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0529


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2       9.2633              0.0000     0.1000 f
  U3260/IN4 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3260/Q (AO222X1)                                               0.0783    0.1180     0.2179 f
  mem_resp_li[680] (net)                        1      18.1069              0.0000     0.2179 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2179 f
  uce_1__uce/mem_resp_i[110] (net)                     18.1069              0.0000     0.2179 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0783   -0.0177 &   0.2002 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1061    0.1106     0.3108 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      29.3537              0.0000     0.3108 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3108 f
  data_mem_pkt_li[576] (net)                           29.3537              0.0000     0.3108 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3108 f
  core/data_mem_pkt_i[577] (net)                       29.3537              0.0000     0.3108 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3108 f
  core/be/data_mem_pkt_i[54] (net)                     29.3537              0.0000     0.3108 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3108 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              29.3537              0.0000     0.3108 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3108 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       29.3537              0.0000     0.3108 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1061   -0.0075 &   0.3033 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0350    0.0762     0.3795 f
  core/be/be_mem/dcache/n2265 (net)             1       2.1605              0.0000     0.3795 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0350    0.0000 &   0.3795 f
  data arrival time                                                                    0.3795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                         0.0160     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.3795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0529


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[87] (net)                           2      11.6642              0.0000     0.1000 r
  U3235/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3235/Q (AO222X1)                                               0.0655    0.0757     0.1760 r
  mem_resp_li[657] (net)                        1      13.7715              0.0000     0.1760 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.1760 r
  uce_1__uce/mem_resp_i[87] (net)                      13.7715              0.0000     0.1760 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0655   -0.0051 &   0.1709 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0724    0.0822     0.2531 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      17.3749              0.0000     0.2531 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2531 r
  data_mem_pkt_li[553] (net)                           17.3749              0.0000     0.2531 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2531 r
  core/data_mem_pkt_i[554] (net)                       17.3749              0.0000     0.2531 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2531 r
  core/be/data_mem_pkt_i[31] (net)                     17.3749              0.0000     0.2531 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2531 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              17.3749              0.0000     0.2531 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2531 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       17.3749              0.0000     0.2531 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0724   -0.0022 &   0.2509 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0352    0.0798     0.3306 r
  core/be/be_mem/dcache/n2288 (net)             1       2.7661              0.0000     0.3306 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0352    0.0000 &   0.3307 r
  data arrival time                                                                    0.3307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                             0.0000     0.3029
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3029 r
  library hold time                                                        -0.0253     0.2776
  data required time                                                                   0.2776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2776
  data arrival time                                                                   -0.3307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0530


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2       9.7821              0.0000     0.1000 f
  U3271/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3271/Q (AO222X1)                                               0.0862    0.1233     0.2234 f
  mem_resp_li[691] (net)                        1      21.0001              0.0000     0.2234 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2234 f
  uce_1__uce/mem_resp_i[121] (net)                     21.0001              0.0000     0.2234 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0862   -0.0178 &   0.2056 f
  uce_1__uce/U170/Q (AND2X1)                                      0.1050    0.1113     0.3169 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      28.8962              0.0000     0.3169 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3169 f
  data_mem_pkt_li[587] (net)                           28.8962              0.0000     0.3169 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3169 f
  core/data_mem_pkt_i[588] (net)                       28.8962              0.0000     0.3169 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3169 f
  core/be/data_mem_pkt_i[65] (net)                     28.8962              0.0000     0.3169 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3169 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              28.8962              0.0000     0.3169 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3169 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       28.8962              0.0000     0.3169 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1050   -0.0156 &   0.3013 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0371    0.0778     0.3791 f
  core/be/be_mem/dcache/n2254 (net)             1       2.9388              0.0000     0.3791 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0371    0.0000 &   0.3792 f
  data arrival time                                                                    0.3792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0155     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0532


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U20/IN2 (AND2X1)   0.2210    0.0008 @   0.3059 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U20/Q (AND2X1)     0.0502    0.0871     0.3930 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n322 (net)     1   9.4016    0.0000     0.3930 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/D (DFFX1)   0.0502  -0.0009 &   0.3920 r
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  clock reconvergence pessimism                                             0.0000     0.3691
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.0000   0.3691 r
  library hold time                                                        -0.0305     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0534


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[80] (net)                           2       8.6500              0.0000     0.1000 r
  U3226/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3226/Q (AO222X1)                                               0.0683    0.0772     0.1773 r
  mem_resp_li[650] (net)                        1      14.7505              0.0000     0.1773 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1773 r
  uce_1__uce/mem_resp_i[80] (net)                      14.7505              0.0000     0.1773 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0683   -0.0010 &   0.1764 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0692    0.0808     0.2572 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      16.1725              0.0000     0.2572 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2572 r
  data_mem_pkt_li[546] (net)                           16.1725              0.0000     0.2572 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2572 r
  core/data_mem_pkt_i[547] (net)                       16.1725              0.0000     0.2572 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2572 r
  core/be/data_mem_pkt_i[24] (net)                     16.1725              0.0000     0.2572 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2572 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              16.1725              0.0000     0.2572 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2572 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       16.1725              0.0000     0.2572 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0692   -0.0061 &   0.2511 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0350    0.0790     0.3301 r
  core/be/be_mem/dcache/n2295 (net)             1       2.7616              0.0000     0.3301 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0350    0.0000 &   0.3301 r
  data arrival time                                                                    0.3301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3018 r
  library hold time                                                        -0.0252     0.2766
  data required time                                                                   0.2766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2766
  data arrival time                                                                   -0.3301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0535


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[104] (net)                          2      12.1350              0.0000     0.1000 r
  U3253/IN5 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3253/Q (AO222X1)                                               0.0699    0.0782     0.1786 r
  mem_resp_li[674] (net)                        1      15.3509              0.0000     0.1786 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1786 r
  uce_1__uce/mem_resp_i[104] (net)                     15.3509              0.0000     0.1786 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0699   -0.0081 &   0.1705 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1163    0.1045 @   0.2750 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      33.3592              0.0000     0.2750 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2750 r
  data_mem_pkt_li[570] (net)                           33.3592              0.0000     0.2750 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2750 r
  core/data_mem_pkt_i[571] (net)                       33.3592              0.0000     0.2750 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2750 r
  core/be/data_mem_pkt_i[48] (net)                     33.3592              0.0000     0.2750 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2750 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              33.3592              0.0000     0.2750 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2750 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       33.3592              0.0000     0.2750 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1164   -0.0115 @   0.2635 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0364    0.0900     0.3535 r
  core/be/be_mem/dcache/n2271 (net)             1       3.0443              0.0000     0.3535 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0364    0.0000 &   0.3536 r
  data arrival time                                                                    0.3536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                        -0.0260     0.2999
  data required time                                                                   0.2999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2999
  data arrival time                                                                   -0.3536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0537


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2      16.6615              0.0000     0.1000 f
  U3269/IN4 (AO222X1)                                             0.0015    0.0004 @   0.1004 f
  U3269/Q (AO222X1)                                               0.0789    0.1186     0.2190 f
  mem_resp_li[689] (net)                        1      18.3360              0.0000     0.2190 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2190 f
  uce_1__uce/mem_resp_i[119] (net)                     18.3360              0.0000     0.2190 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0789   -0.0089 &   0.2101 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1010    0.1080     0.3181 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      27.6511              0.0000     0.3181 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3181 f
  data_mem_pkt_li[585] (net)                           27.6511              0.0000     0.3181 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3181 f
  core/data_mem_pkt_i[586] (net)                       27.6511              0.0000     0.3181 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3181 f
  core/be/data_mem_pkt_i[63] (net)                     27.6511              0.0000     0.3181 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3181 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              27.6511              0.0000     0.3181 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3181 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       27.6511              0.0000     0.3181 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1010   -0.0152 &   0.3029 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0370    0.0771     0.3801 f
  core/be/be_mem/dcache/n2256 (net)             1       2.9115              0.0000     0.3801 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0370    0.0000 &   0.3801 f
  data arrival time                                                                    0.3801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0155     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0541


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[93] (net)                           2      12.4233              0.0000     0.1000 r
  U3241/IN6 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3241/Q (AO222X1)                                               0.0660    0.0788     0.1788 r
  mem_resp_li[663] (net)                        1      14.0188              0.0000     0.1788 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.1788 r
  uce_1__uce/mem_resp_i[93] (net)                      14.0188              0.0000     0.1788 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0660   -0.0020 &   0.1768 r
  uce_1__uce/U139/Q (AND2X1)                                      0.0782    0.0852     0.2620 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      19.4630              0.0000     0.2620 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2620 r
  data_mem_pkt_li[559] (net)                           19.4630              0.0000     0.2620 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2620 r
  core/data_mem_pkt_i[560] (net)                       19.4630              0.0000     0.2620 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2620 r
  core/be/data_mem_pkt_i[37] (net)                     19.4630              0.0000     0.2620 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2620 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              19.4630              0.0000     0.2620 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2620 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       19.4630              0.0000     0.2620 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.0782   -0.0120 &   0.2500 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0365    0.0817     0.3317 r
  core/be/be_mem/dcache/n2282 (net)             1       3.0946              0.0000     0.3317 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0365    0.0000 &   0.3317 r
  data arrival time                                                                    0.3317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                        -0.0257     0.2775
  data required time                                                                   0.2775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2775
  data arrival time                                                                   -0.3317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0543


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/level_cntr_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/U123/IN3 (OA21X1)                            0.2219    0.0042 @   0.3093 r
  core/be/be_mem/ptw/U123/Q (OA21X1)                              0.0334    0.0891     0.3984 r
  core/be/be_mem/ptw/n52 (net)                  1       2.5060              0.0000     0.3984 r
  core/be/be_mem/ptw/level_cntr_reg_0_/D (DFFX1)                  0.0334    0.0000 &   0.3984 r
  data arrival time                                                                    0.3984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_mem/ptw/level_cntr_reg_0_/CLK (DFFX1)                          0.0000     0.3697 r
  library hold time                                                        -0.0257     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.3984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0544


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      11.6800              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3227/Q (AO222X1)                                               0.1721    0.1397 @   0.2397 f
  mem_resp_li[651] (net)                        1      49.5586              0.0000     0.2397 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2397 f
  uce_1__uce/mem_resp_i[81] (net)                      49.5586              0.0000     0.2397 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1721   -0.0364 @   0.2033 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0745    0.1060     0.3094 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      17.8378              0.0000     0.3094 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3094 f
  data_mem_pkt_li[547] (net)                           17.8378              0.0000     0.3094 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3094 f
  core/data_mem_pkt_i[548] (net)                       17.8378              0.0000     0.3094 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3094 f
  core/be/data_mem_pkt_i[25] (net)                     17.8378              0.0000     0.3094 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3094 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              17.8378              0.0000     0.3094 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3094 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       17.8378              0.0000     0.3094 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0745   -0.0049 &   0.3045 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0358    0.0715     0.3760 f
  core/be/be_mem/dcache/n2294 (net)             1       2.2585              0.0000     0.3760 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0358    0.0000 &   0.3760 f
  data arrival time                                                                    0.3760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                         0.0129     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.3760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0546


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[95] (net)                           2      11.6822              0.0000     0.1000 r
  U3243/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3243/Q (AO222X1)                                               0.0645    0.0751     0.1751 r
  mem_resp_li[665] (net)                        1      13.4042              0.0000     0.1751 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.1751 r
  uce_1__uce/mem_resp_i[95] (net)                      13.4042              0.0000     0.1751 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0645   -0.0101 &   0.1650 r
  uce_1__uce/U142/Q (AND2X1)                                      0.0797    0.0858     0.2508 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      20.0472              0.0000     0.2508 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2508 r
  data_mem_pkt_li[561] (net)                           20.0472              0.0000     0.2508 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2508 r
  core/data_mem_pkt_i[562] (net)                       20.0472              0.0000     0.2508 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2508 r
  core/be/data_mem_pkt_i[39] (net)                     20.0472              0.0000     0.2508 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2508 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              20.0472              0.0000     0.2508 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2508 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       20.0472              0.0000     0.2508 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0797   -0.0004 &   0.2504 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0363    0.0819     0.3322 r
  core/be/be_mem/dcache/n2280 (net)             1       3.0031              0.0000     0.3322 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0363    0.0000 &   0.3322 r
  data arrival time                                                                    0.3322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                        -0.0257     0.2776
  data required time                                                                   0.2776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2776
  data arrival time                                                                   -0.3322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0547


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2       9.5071              0.0000     0.1000 f
  U3258/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3258/Q (AO222X1)                                               0.0754    0.1161     0.2160 f
  mem_resp_li[678] (net)                        1      17.0649              0.0000     0.2160 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2160 f
  uce_1__uce/mem_resp_i[108] (net)                     17.0649              0.0000     0.2160 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0754   -0.0047 &   0.2113 f
  uce_1__uce/U156/Q (AND2X1)                                      0.1056    0.1099     0.3211 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      29.1945              0.0000     0.3211 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3211 f
  data_mem_pkt_li[574] (net)                           29.1945              0.0000     0.3211 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3211 f
  core/data_mem_pkt_i[575] (net)                       29.1945              0.0000     0.3211 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3211 f
  core/be/data_mem_pkt_i[52] (net)                     29.1945              0.0000     0.3211 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3211 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              29.1945              0.0000     0.3211 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3211 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       29.1945              0.0000     0.3211 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1056   -0.0176 &   0.3035 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0366    0.0775     0.3809 f
  core/be/be_mem/dcache/n2267 (net)             1       2.7527              0.0000     0.3809 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0366    0.0000 &   0.3810 f
  data arrival time                                                                    0.3810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0156     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.3810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0548


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[62] (net)                           2       9.4760              0.0000     0.1000 r
  U3206/IN6 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3206/Q (AO222X1)                                               0.0659    0.0786     0.1787 r
  mem_resp_li[632] (net)                        1      13.9559              0.0000     0.1787 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1787 r
  uce_1__uce/mem_resp_i[62] (net)                      13.9559              0.0000     0.1787 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0659   -0.0037 &   0.1750 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0709    0.0814     0.2565 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      16.8310              0.0000     0.2565 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2565 r
  data_mem_pkt_li[528] (net)                           16.8310              0.0000     0.2565 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2565 r
  core/data_mem_pkt_i[529] (net)                       16.8310              0.0000     0.2565 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2565 r
  core/be/data_mem_pkt_i[6] (net)                      16.8310              0.0000     0.2565 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2565 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               16.8310              0.0000     0.2565 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2565 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        16.8310              0.0000     0.2565 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0709   -0.0044 &   0.2520 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0352    0.0795     0.3315 r
  core/be/be_mem/dcache/n2313 (net)             1       2.7992              0.0000     0.3315 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0352    0.0000 &   0.3316 r
  data arrival time                                                                    0.3316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3018 r
  library hold time                                                        -0.0253     0.2765
  data required time                                                                   0.2765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2765
  data arrival time                                                                   -0.3316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0550


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2      17.0745              0.0000     0.1000 f
  U3262/IN4 (AO222X1)                                             0.0017    0.0005 @   0.1005 f
  U3262/Q (AO222X1)                                               0.0767    0.1166     0.2171 f
  mem_resp_li[682] (net)                        1      17.2227              0.0000     0.2171 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2171 f
  uce_1__uce/mem_resp_i[112] (net)                     17.2227              0.0000     0.2171 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0767   -0.0113 &   0.2059 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1034    0.1091 @   0.3150 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      28.7371              0.0000     0.3150 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3150 f
  data_mem_pkt_li[578] (net)                           28.7371              0.0000     0.3150 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3150 f
  core/data_mem_pkt_i[579] (net)                       28.7371              0.0000     0.3150 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3150 f
  core/be/data_mem_pkt_i[56] (net)                     28.7371              0.0000     0.3150 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3150 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              28.7371              0.0000     0.3150 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3150 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       28.7371              0.0000     0.3150 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1035   -0.0124 @   0.3025 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0379    0.0783     0.3808 f
  core/be/be_mem/dcache/n2263 (net)             1       3.2387              0.0000     0.3808 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0379    0.0000 &   0.3808 f
  data arrival time                                                                    0.3808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                         0.0153     0.3256
  data required time                                                                   0.3256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3256
  data arrival time                                                                   -0.3808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0552


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__78_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U23/IN2 (AND2X1)   0.2212    0.0053 @   0.3104 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U23/Q (AND2X1)     0.0498    0.0843     0.3947 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n316 (net)     1   7.6467    0.0000     0.3947 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__78_/D (DFFX1)   0.0498   0.0002 &   0.3949 r
  data arrival time                                                                    0.3949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__78_/CLK (DFFX1)   0.0000   0.3697 r
  library hold time                                                        -0.0304     0.3394
  data required time                                                                   0.3394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3394
  data arrival time                                                                   -0.3949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0555


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[114] (net)                          2      13.5509              0.0000     0.1000 r
  U3264/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3264/Q (AO222X1)                                               0.0894    0.0889     0.1891 r
  mem_resp_li[684] (net)                        1      22.6600              0.0000     0.1891 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.1891 r
  uce_1__uce/mem_resp_i[114] (net)                     22.6600              0.0000     0.1891 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0894   -0.0230 &   0.1661 r
  uce_1__uce/U162/Q (AND2X1)                                      0.1026    0.1000     0.2661 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      27.9453              0.0000     0.2661 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2661 r
  data_mem_pkt_li[580] (net)                           27.9453              0.0000     0.2661 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2661 r
  core/data_mem_pkt_i[581] (net)                       27.9453              0.0000     0.2661 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2661 r
  core/be/data_mem_pkt_i[58] (net)                     27.9453              0.0000     0.2661 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2661 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              27.9453              0.0000     0.2661 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2661 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       27.9453              0.0000     0.2661 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.1026   -0.0126 &   0.2535 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0361    0.0866     0.3401 r
  core/be/be_mem/dcache/n2261 (net)             1       2.8564              0.0000     0.3401 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0361    0.0000 &   0.3401 r
  data arrival time                                                                    0.3401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                        -0.0261     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.3401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0557


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[118] (net)                          2      15.1607              0.0000     0.1000 r
  U3268/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3268/Q (AO222X1)                                               0.0714    0.0792     0.1795 r
  mem_resp_li[688] (net)                        1      15.9322              0.0000     0.1795 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.1795 r
  uce_1__uce/mem_resp_i[118] (net)                     15.9322              0.0000     0.1795 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0714   -0.0152 &   0.1642 r
  uce_1__uce/U167/Q (AND2X1)                                      0.1142    0.1036 @   0.2679 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      32.5583              0.0000     0.2679 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2679 r
  data_mem_pkt_li[584] (net)                           32.5583              0.0000     0.2679 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2679 r
  core/data_mem_pkt_i[585] (net)                       32.5583              0.0000     0.2679 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2679 r
  core/be/data_mem_pkt_i[62] (net)                     32.5583              0.0000     0.2679 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2679 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              32.5583              0.0000     0.2679 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2679 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       32.5583              0.0000     0.2679 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1142   -0.0179 @   0.2500 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0372    0.0900     0.3399 r
  core/be/be_mem/dcache/n2257 (net)             1       3.2432              0.0000     0.3399 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0372    0.0000 &   0.3400 r
  data arrival time                                                                    0.3400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                        -0.0264     0.2841
  data required time                                                                   0.2841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2841
  data arrival time                                                                   -0.3400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/cmd_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/cmd_sel_reg/reset_i (bsg_dff_reset_en_width_p1_8)      0.0000     0.3051 r
  core/be/be_mem/ptw/cmd_sel_reg/reset_i (net)        106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/cmd_sel_reg/U5/IN5 (OA221X1)                 0.2220    0.0042 @   0.3093 r
  core/be/be_mem/ptw/cmd_sel_reg/U5/Q (OA221X1)                   0.0373    0.0896     0.3990 r
  core/be/be_mem/ptw/cmd_sel_reg/n4 (net)       1       3.0618              0.0000     0.3990 r
  core/be/be_mem/ptw/cmd_sel_reg/data_r_reg_0_/D (DFFX1)          0.0373    0.0000 &   0.3990 r
  data arrival time                                                                    0.3990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_mem/ptw/cmd_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3699 r
  library hold time                                                        -0.0268     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.3990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0559


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[113] (net)                          2       8.2401              0.0000     0.1000 r
  U3263/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3263/Q (AO222X1)                                               0.0764    0.0817     0.1818 r
  mem_resp_li[683] (net)                        1      17.7828              0.0000     0.1818 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1818 r
  uce_1__uce/mem_resp_i[113] (net)                     17.7828              0.0000     0.1818 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0764   -0.0153 &   0.1666 r
  uce_1__uce/U161/Q (AND2X1)                                      0.1037    0.0991     0.2657 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      28.4845              0.0000     0.2657 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2657 r
  data_mem_pkt_li[579] (net)                           28.4845              0.0000     0.2657 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2657 r
  core/data_mem_pkt_i[580] (net)                       28.4845              0.0000     0.2657 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2657 r
  core/be/data_mem_pkt_i[57] (net)                     28.4845              0.0000     0.2657 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2657 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              28.4845              0.0000     0.2657 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2657 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       28.4845              0.0000     0.2657 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1037   -0.0125 &   0.2532 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0364    0.0872     0.3405 r
  core/be/be_mem/dcache/n2262 (net)             1       3.0506              0.0000     0.3405 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0364    0.0000 &   0.3405 r
  data arrival time                                                                    0.3405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3107     0.3107
  clock reconvergence pessimism                                             0.0000     0.3107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3107 r
  library hold time                                                        -0.0262     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.3405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0559


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/U119/IN5 (OA221X1)                           0.2218    0.0040 @   0.3091 r
  core/be/be_mem/ptw/U119/Q (OA221X1)                             0.0376    0.0891     0.3982 r
  core/be/be_mem/ptw/n54 (net)                  1       2.8109              0.0000     0.3982 r
  core/be/be_mem/ptw/state_r_reg_1_/D (DFFX1)                     0.0376    0.0000 &   0.3982 r
  data arrival time                                                                    0.3982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  clock reconvergence pessimism                                             0.0000     0.3691
  core/be/be_mem/ptw/state_r_reg_1_/CLK (DFFX1)                             0.0000     0.3691 r
  library hold time                                                        -0.0269     0.3422
  data required time                                                                   0.3422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3422
  data arrival time                                                                   -0.3982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0560


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[99] (net)                           2       8.7449              0.0000     0.1000 f
  U3248/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3248/Q (AO222X1)                                               0.1566    0.1284 @   0.2284 f
  mem_resp_li[669] (net)                        1      44.3296              0.0000     0.2284 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2284 f
  uce_1__uce/mem_resp_i[99] (net)                      44.3296              0.0000     0.2284 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1566   -0.0192 @   0.2092 f
  uce_1__uce/U146/Q (AND2X1)                                      0.1052    0.1217     0.3310 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      28.5317              0.0000     0.3310 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3310 f
  data_mem_pkt_li[565] (net)                           28.5317              0.0000     0.3310 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3310 f
  core/data_mem_pkt_i[566] (net)                       28.5317              0.0000     0.3310 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3310 f
  core/be/data_mem_pkt_i[43] (net)                     28.5317              0.0000     0.3310 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3310 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              28.5317              0.0000     0.3310 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3310 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       28.5317              0.0000     0.3310 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1052   -0.0253 &   0.3057 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0362    0.0770     0.3827 f
  core/be/be_mem/dcache/n2276 (net)             1       2.6021              0.0000     0.3827 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0362    0.0000 &   0.3828 f
  data arrival time                                                                    0.3828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                             0.0000     0.3109
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3109 r
  library hold time                                                         0.0157     0.3265
  data required time                                                                   0.3265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3265
  data arrival time                                                                   -0.3828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0562


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2201    0.0787 @   0.1787 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.2213    0.1171     0.2959 r
  core/be/be_mem/n65 (net)                      5      21.1646              0.0000     0.2959 r
  core/be/be_mem/U368/IN2 (AO22X1)                                0.2213    0.0001 &   0.2960 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0333    0.1041     0.4001 r
  core/be/be_mem/n36 (net)                      1       2.5919              0.0000     0.4001 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0333    0.0000 &   0.4001 r
  data arrival time                                                                    0.4001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                             0.0000     0.3694
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3694 r
  library hold time                                                        -0.0256     0.3438
  data required time                                                                   0.3438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3438
  data arrival time                                                                   -0.4001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0563


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2      10.5916              0.0000     0.1000 r
  U3219/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3219/Q (AO222X1)                                               0.0700    0.0782     0.1784 r
  mem_resp_li[643] (net)                        1      15.4009              0.0000     0.1784 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1784 r
  uce_1__uce/mem_resp_i[73] (net)                      15.4009              0.0000     0.1784 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0700   -0.0020 &   0.1765 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0653    0.0790     0.2554 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      14.7412              0.0000     0.2554 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2554 r
  data_mem_pkt_li[539] (net)                           14.7412              0.0000     0.2554 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2554 r
  core/data_mem_pkt_i[540] (net)                       14.7412              0.0000     0.2554 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2554 r
  core/be/data_mem_pkt_i[17] (net)                     14.7412              0.0000     0.2554 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2554 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              14.7412              0.0000     0.2554 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2554 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       14.7412              0.0000     0.2554 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0653   -0.0013 &   0.2541 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0366    0.0794     0.3335 r
  core/be/be_mem/dcache/n2302 (net)             1       3.3763              0.0000     0.3335 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0366   -0.0007 &   0.3329 r
  data arrival time                                                                    0.3329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0258     0.2761
  data required time                                                                   0.2761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2761
  data arrival time                                                                   -0.3329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0567


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U39/IN2 (AND2X1)   0.2212    0.0059 @   0.3110 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U39/Q (AND2X1)     0.0501    0.0872     0.3982 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n268 (net)     1   9.4595    0.0000     0.3982 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_/D (DFFX1)   0.0501  -0.0020 &   0.3962 r
  data arrival time                                                                    0.3962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  clock reconvergence pessimism                                             0.0000     0.3693
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_/CLK (DFFX1)   0.0000   0.3693 r
  library hold time                                                        -0.0304     0.3389
  data required time                                                                   0.3389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3389
  data arrival time                                                                   -0.3962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0573


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__67_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U37/IN2 (AND2X1)   0.2212    0.0059 @   0.3110 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U37/Q (AND2X1)     0.0513    0.0880     0.3990 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n272 (net)     1   9.9542    0.0000     0.3990 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__67_/D (DFFX1)   0.0513  -0.0032 &   0.3958 r
  data arrival time                                                                    0.3958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  clock reconvergence pessimism                                             0.0000     0.3693
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__67_/CLK (DFFX1)   0.0000   0.3693 r
  library hold time                                                        -0.0308     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.3958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0573


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2       8.7977              0.0000     0.1000 f
  U3225/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3225/Q (AO222X1)                                               0.0919    0.1271     0.2270 f
  mem_resp_li[649] (net)                        1      23.0989              0.0000     0.2270 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2270 f
  uce_1__uce/mem_resp_i[79] (net)                      23.0989              0.0000     0.2270 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0919   -0.0008 &   0.2262 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0543    0.0830     0.3092 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      11.2229              0.0000     0.3092 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3092 f
  data_mem_pkt_li[545] (net)                           11.2229              0.0000     0.3092 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3092 f
  core/data_mem_pkt_i[546] (net)                       11.2229              0.0000     0.3092 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3092 f
  core/be/data_mem_pkt_i[23] (net)                     11.2229              0.0000     0.3092 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3092 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              11.2229              0.0000     0.3092 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3092 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       11.2229              0.0000     0.3092 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0543    0.0002 &   0.3095 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0360    0.0687     0.3782 f
  core/be/be_mem/dcache/n2296 (net)             1       2.6347              0.0000     0.3782 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0360    0.0000 &   0.3782 f
  data arrival time                                                                    0.3782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0129     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.3782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0577


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[106] (net)                         2      11.9941              0.0000     0.1000 f
  U3255/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3255/Q (AO222X1)                                               0.0681    0.1105     0.2106 f
  mem_resp_li[676] (net)                        1      14.0790              0.0000     0.2106 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2106 f
  uce_1__uce/mem_resp_i[106] (net)                     14.0790              0.0000     0.2106 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0681   -0.0080 &   0.2026 f
  uce_1__uce/U154/Q (AND2X1)                                      0.1432    0.1254 @   0.3280 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      40.1821              0.0000     0.3280 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3280 f
  data_mem_pkt_li[572] (net)                           40.1821              0.0000     0.3280 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3280 f
  core/data_mem_pkt_i[573] (net)                       40.1821              0.0000     0.3280 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3280 f
  core/be/data_mem_pkt_i[50] (net)                     40.1821              0.0000     0.3280 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3280 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              40.1821              0.0000     0.3280 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3280 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       40.1821              0.0000     0.3280 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1432   -0.0253 @   0.3027 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0361    0.0822     0.3848 f
  core/be/be_mem/dcache/n2269 (net)             1       2.5689              0.0000     0.3848 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0361    0.0000 &   0.3848 f
  data arrival time                                                                    0.3848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                             0.0000     0.3102
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3102 r
  library hold time                                                         0.0157     0.3260
  data required time                                                                   0.3260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3260
  data arrival time                                                                   -0.3848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[105] (net)                          2      13.3440              0.0000     0.1000 r
  U3254/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3254/Q (AO222X1)                                               0.0714    0.0791     0.1794 r
  mem_resp_li[675] (net)                        1      15.9092              0.0000     0.1794 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1794 r
  uce_1__uce/mem_resp_i[105] (net)                     15.9092              0.0000     0.1794 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0714   -0.0006 &   0.1787 r
  uce_1__uce/U152/Q (AND2X1)                                      0.1189    0.1059 @   0.2846 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      34.2913              0.0000     0.2846 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2846 r
  data_mem_pkt_li[571] (net)                           34.2913              0.0000     0.2846 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2846 r
  core/data_mem_pkt_i[572] (net)                       34.2913              0.0000     0.2846 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2846 r
  core/be/data_mem_pkt_i[49] (net)                     34.2913              0.0000     0.2846 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2846 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              34.2913              0.0000     0.2846 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2846 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       34.2913              0.0000     0.2846 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1190   -0.0152 @   0.2695 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0354    0.0900     0.3595 r
  core/be/be_mem/dcache/n2270 (net)             1       2.7383              0.0000     0.3595 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0354    0.0000 &   0.3595 r
  data arrival time                                                                    0.3595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                        -0.0257     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.3595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0591


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[111] (net)                          2       9.2092              0.0000     0.1000 r
  U3261/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3261/Q (AO222X1)                                               0.0810    0.0842     0.1842 r
  mem_resp_li[681] (net)                        1      19.5094              0.0000     0.1842 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1842 r
  uce_1__uce/mem_resp_i[111] (net)                     19.5094              0.0000     0.1842 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0810   -0.0173 &   0.1669 r
  uce_1__uce/U159/Q (AND2X1)                                      0.1057    0.1006     0.2675 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      29.1268              0.0000     0.2675 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2675 r
  data_mem_pkt_li[577] (net)                           29.1268              0.0000     0.2675 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2675 r
  core/data_mem_pkt_i[578] (net)                       29.1268              0.0000     0.2675 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2675 r
  core/be/data_mem_pkt_i[55] (net)                     29.1268              0.0000     0.2675 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2675 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              29.1268              0.0000     0.2675 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2675 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       29.1268              0.0000     0.2675 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1057   -0.0116 &   0.2558 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0374    0.0880     0.3438 r
  core/be/be_mem/dcache/n2264 (net)             1       3.1960              0.0000     0.3438 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0374    0.0000 &   0.3438 r
  data arrival time                                                                    0.3438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3110     0.3110
  clock reconvergence pessimism                                             0.0000     0.3110
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3110 r
  library hold time                                                        -0.0265     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.3438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0593


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U34/IN2 (AND2X1)   0.2212    0.0059 @   0.3110 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U34/Q (AND2X1)     0.0565    0.0908     0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n284 (net)     1  11.7135    0.0000     0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_/D (DFFX1)   0.0565  -0.0054 &   0.3965 r
  data arrival time                                                                    0.3965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  clock reconvergence pessimism                                             0.0000     0.3690
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__70_/CLK (DFFX1)   0.0000   0.3690 r
  library hold time                                                        -0.0323     0.3368
  data required time                                                                   0.3368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3368
  data arrival time                                                                   -0.3965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0597


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U19/IN2 (AND2X1)   0.2212    0.0059 @   0.3110 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U19/Q (AND2X1)     0.0556    0.0885     0.3996 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n324 (net)     1  10.2777    0.0000     0.3996 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_/D (DFFX1)   0.0556  -0.0028 &   0.3968 r
  data arrival time                                                                    0.3968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  clock reconvergence pessimism                                             0.0000     0.3688
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_/CLK (DFFX1)   0.0000   0.3688 r
  library hold time                                                        -0.0320     0.3368
  data required time                                                                   0.3368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3368
  data arrival time                                                                   -0.3968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0599


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U21/IN2 (AND2X1)   0.2212    0.0057 @   0.3109 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U21/Q (AND2X1)     0.0569    0.0873     0.3982 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n320 (net)     1   9.5351    0.0000     0.3982 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__79_/D (DFFX1)   0.0569  -0.0021 &   0.3961 r
  data arrival time                                                                    0.3961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                             0.0000     0.3685
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__79_/CLK (DFFX1)   0.0000   0.3685 r
  library hold time                                                        -0.0324     0.3361
  data required time                                                                   0.3361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3361
  data arrival time                                                                   -0.3961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0600


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[115] (net)                          2      10.9698              0.0000     0.1000 r
  U3265/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3265/Q (AO222X1)                                               0.0727    0.0797     0.1799 r
  mem_resp_li[685] (net)                        1      16.4013              0.0000     0.1799 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.1799 r
  uce_1__uce/mem_resp_i[115] (net)                     16.4013              0.0000     0.1799 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0727   -0.0043 &   0.1756 r
  uce_1__uce/U163/Q (AND2X1)                                      0.0989    0.0965     0.2721 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      26.8521              0.0000     0.2721 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.2721 r
  data_mem_pkt_li[581] (net)                           26.8521              0.0000     0.2721 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.2721 r
  core/data_mem_pkt_i[582] (net)                       26.8521              0.0000     0.2721 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.2721 r
  core/be/data_mem_pkt_i[59] (net)                     26.8521              0.0000     0.2721 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.2721 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              26.8521              0.0000     0.2721 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.2721 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       26.8521              0.0000     0.2721 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.0989   -0.0124 &   0.2597 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0354    0.0853     0.3449 r
  core/be/be_mem/dcache/n2260 (net)             1       2.6033              0.0000     0.3449 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0354    0.0000 &   0.3450 r
  data arrival time                                                                    0.3450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                             0.0000     0.3108
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3108 r
  library hold time                                                        -0.0259     0.2850
  data required time                                                                   0.2850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2850
  data arrival time                                                                   -0.3450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0600


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      13.7401              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3202/Q (AO222X1)                                               0.1675    0.1398     0.2399 f
  mem_resp_li[628] (net)                        1      50.7558              0.0000     0.2399 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2399 f
  uce_1__uce/mem_resp_i[58] (net)                      50.7558              0.0000     0.2399 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1675   -0.0278 &   0.2121 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0701    0.1031     0.3152 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      16.4273              0.0000     0.3152 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3152 f
  data_mem_pkt_li[524] (net)                           16.4273              0.0000     0.3152 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3152 f
  core/data_mem_pkt_i[525] (net)                       16.4273              0.0000     0.3152 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3152 f
  core/be/data_mem_pkt_i[2] (net)                      16.4273              0.0000     0.3152 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3152 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               16.4273              0.0000     0.3152 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3152 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        16.4273              0.0000     0.3152 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0701   -0.0045 &   0.3107 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0359    0.0711     0.3818 f
  core/be/be_mem/dcache/n2317 (net)             1       2.3814              0.0000     0.3818 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0359    0.0000 &   0.3818 f
  data arrival time                                                                    0.3818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                         0.0129     0.3215
  data required time                                                                   0.3215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3215
  data arrival time                                                                   -0.3818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0603


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/IN2 (AND2X1)   0.2212    0.0060 @   0.3111 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/Q (AND2X1)     0.0523    0.0885     0.3995 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n304 (net)     1  10.2387    0.0000     0.3995 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/D (DFFX1)   0.0523  -0.0006 &   0.3989 r
  data arrival time                                                                    0.3989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/CLK (DFFX1)   0.0000   0.3696 r
  library hold time                                                        -0.0311     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.3989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0604


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2       8.5151              0.0000     0.1000 r
  U3215/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3215/Q (AO222X1)                                               0.0695    0.1135     0.2135 r
  mem_resp_li[640] (net)                        1      15.2136              0.0000     0.2135 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2135 r
  uce_1__uce/mem_resp_i[70] (net)                      15.2136              0.0000     0.2135 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0695   -0.0043 &   0.2092 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0579    0.0748     0.2840 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      12.0775              0.0000     0.2840 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2840 r
  data_mem_pkt_li[536] (net)                           12.0775              0.0000     0.2840 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2840 r
  core/data_mem_pkt_i[537] (net)                       12.0775              0.0000     0.2840 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2840 r
  core/be/data_mem_pkt_i[14] (net)                     12.0775              0.0000     0.2840 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2840 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              12.0775              0.0000     0.2840 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2840 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       12.0775              0.0000     0.2840 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0579    0.0003 &   0.2843 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0358    0.0771     0.3614 r
  core/be/be_mem/dcache/n2305 (net)             1       3.1035              0.0000     0.3614 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0358    0.0000 &   0.3614 r
  data arrival time                                                                    0.3614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3265     0.3265
  clock reconvergence pessimism                                             0.0000     0.3265
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3265 r
  library hold time                                                        -0.0257     0.3008
  data required time                                                                   0.3008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3008
  data arrival time                                                                   -0.3614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0606


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[109] (net)                          2      16.2004              0.0000     0.1000 r
  U3259/IN5 (AO222X1)                                             0.0016    0.0006 @   0.1006 r
  U3259/Q (AO222X1)                                               0.0696    0.0782     0.1788 r
  mem_resp_li[679] (net)                        1      15.2386              0.0000     0.1788 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.1788 r
  uce_1__uce/mem_resp_i[109] (net)                     15.2386              0.0000     0.1788 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0696   -0.0085 &   0.1703 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1227    0.1074 @   0.2777 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      35.6063              0.0000     0.2777 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.2777 r
  data_mem_pkt_li[575] (net)                           35.6063              0.0000     0.2777 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.2777 r
  core/data_mem_pkt_i[576] (net)                       35.6063              0.0000     0.2777 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.2777 r
  core/be/data_mem_pkt_i[53] (net)                     35.6063              0.0000     0.2777 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.2777 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              35.6063              0.0000     0.2777 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.2777 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       35.6063              0.0000     0.2777 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1227   -0.0233 @   0.2544 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0356    0.0908     0.3453 r
  core/be/be_mem/dcache/n2266 (net)             1       2.7423              0.0000     0.3453 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0356    0.0000 &   0.3453 r
  data arrival time                                                                    0.3453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                        -0.0259     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.3453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[79] (net)                           2       8.5631              0.0000     0.1000 r
  U3225/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3225/Q (AO222X1)                                               0.0906    0.0894     0.1893 r
  mem_resp_li[649] (net)                        1      23.1037              0.0000     0.1893 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.1893 r
  uce_1__uce/mem_resp_i[79] (net)                      23.1037              0.0000     0.1893 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0906   -0.0007 &   0.1887 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0588    0.0775     0.2662 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      12.1244              0.0000     0.2662 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2662 r
  data_mem_pkt_li[545] (net)                           12.1244              0.0000     0.2662 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2662 r
  core/data_mem_pkt_i[546] (net)                       12.1244              0.0000     0.2662 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2662 r
  core/be/data_mem_pkt_i[23] (net)                     12.1244              0.0000     0.2662 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2662 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              12.1244              0.0000     0.2662 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2662 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       12.1244              0.0000     0.2662 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0588    0.0002 &   0.2664 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0350    0.0767     0.3431 r
  core/be/be_mem/dcache/n2296 (net)             1       2.8071              0.0000     0.3431 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0350    0.0000 &   0.3432 r
  data arrival time                                                                    0.3432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0252     0.2824
  data required time                                                                   0.2824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2824
  data arrival time                                                                   -0.3432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[121] (net)                          2       9.4435              0.0000     0.1000 r
  U3271/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3271/Q (AO222X1)                                               0.0850    0.0864     0.1864 r
  mem_resp_li[691] (net)                        1      21.0049              0.0000     0.1864 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1864 r
  uce_1__uce/mem_resp_i[121] (net)                     21.0049              0.0000     0.1864 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0850   -0.0165 &   0.1699 r
  uce_1__uce/U170/Q (AND2X1)                                      0.1077    0.1020     0.2719 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      29.7977              0.0000     0.2719 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2719 r
  data_mem_pkt_li[587] (net)                           29.7977              0.0000     0.2719 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2719 r
  core/data_mem_pkt_i[588] (net)                       29.7977              0.0000     0.2719 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2719 r
  core/be/data_mem_pkt_i[65] (net)                     29.7977              0.0000     0.2719 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2719 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              29.7977              0.0000     0.2719 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2719 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       29.7977              0.0000     0.2719 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1077   -0.0148 &   0.2571 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0368    0.0883     0.3453 r
  core/be/be_mem/dcache/n2254 (net)             1       3.1112              0.0000     0.3453 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0368    0.0000 &   0.3454 r
  data arrival time                                                                    0.3454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0263     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.3454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0612


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U40/IN2 (AND2X1)   0.2212    0.0058 @   0.3109 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U40/Q (AND2X1)     0.0521    0.0884     0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n264 (net)     1  10.1898    0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__65_/D (DFFX1)   0.0521  -0.0003 &   0.3989 r
  data arrival time                                                                    0.3989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  clock reconvergence pessimism                                             0.0000     0.3685
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__65_/CLK (DFFX1)   0.0000   0.3685 r
  library hold time                                                        -0.0310     0.3375
  data required time                                                                   0.3375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3375
  data arrival time                                                                   -0.3989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0614


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[117] (net)                          2       9.8197              0.0000     0.1000 r
  U3267/IN6 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3267/Q (AO222X1)                                               0.0791    0.0859     0.1860 r
  mem_resp_li[687] (net)                        1      18.8276              0.0000     0.1860 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1860 r
  uce_1__uce/mem_resp_i[117] (net)                     18.8276              0.0000     0.1860 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0791   -0.0094 &   0.1766 r
  uce_1__uce/U165/Q (AND2X1)                                      0.1040    0.0996     0.2762 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      28.5816              0.0000     0.2762 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2762 r
  data_mem_pkt_li[583] (net)                           28.5816              0.0000     0.2762 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2762 r
  core/data_mem_pkt_i[584] (net)                       28.5816              0.0000     0.2762 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2762 r
  core/be/data_mem_pkt_i[61] (net)                     28.5816              0.0000     0.2762 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2762 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              28.5816              0.0000     0.2762 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2762 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       28.5816              0.0000     0.2762 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1040   -0.0177 &   0.2584 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0368    0.0874     0.3458 r
  core/be/be_mem/dcache/n2258 (net)             1       3.0808              0.0000     0.3458 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0368    0.0000 &   0.3459 r
  data arrival time                                                                    0.3459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                        -0.0263     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.3459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0616


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2       7.9849              0.0000     0.1000 f
  U3242/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3242/Q (AO222X1)                                               0.0960    0.1298     0.2298 f
  mem_resp_li[664] (net)                        1      24.5965              0.0000     0.2298 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2298 f
  uce_1__uce/mem_resp_i[94] (net)                      24.5965              0.0000     0.2298 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0960   -0.0112 &   0.2185 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0724    0.0946     0.3131 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      17.5869              0.0000     0.3131 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3131 f
  data_mem_pkt_li[560] (net)                           17.5869              0.0000     0.3131 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3131 f
  core/data_mem_pkt_i[561] (net)                       17.5869              0.0000     0.3131 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3131 f
  core/be/data_mem_pkt_i[38] (net)                     17.5869              0.0000     0.3131 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3131 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              17.5869              0.0000     0.3131 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3131 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       17.5869              0.0000     0.3131 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0724   -0.0039 &   0.3093 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0384    0.0734     0.3826 f
  core/be/be_mem/dcache/n2281 (net)             1       3.1954              0.0000     0.3826 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0384    0.0000 &   0.3827 f
  data arrival time                                                                    0.3827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3086 r
  library hold time                                                         0.0123     0.3209
  data required time                                                                   0.3209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3209
  data arrival time                                                                   -0.3827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0618


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2      11.4805              0.0000     0.1000 f
  U3266/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3266/Q (AO222X1)                                               0.0815    0.1202     0.2204 f
  mem_resp_li[686] (net)                        1      19.2966              0.0000     0.2204 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2204 f
  uce_1__uce/mem_resp_i[116] (net)                     19.2966              0.0000     0.2204 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0815   -0.0005 &   0.2199 f
  uce_1__uce/U164/Q (AND2X1)                                      0.1085    0.1124     0.3323 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      30.1056              0.0000     0.3323 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3323 f
  data_mem_pkt_li[582] (net)                           30.1056              0.0000     0.3323 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3323 f
  core/data_mem_pkt_i[583] (net)                       30.1056              0.0000     0.3323 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3323 f
  core/be/data_mem_pkt_i[60] (net)                     30.1056              0.0000     0.3323 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3323 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              30.1056              0.0000     0.3323 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3323 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       30.1056              0.0000     0.3323 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1085   -0.0207 &   0.3116 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0354    0.0769     0.3885 f
  core/be/be_mem/dcache/n2259 (net)             1       2.3070              0.0000     0.3885 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0354    0.0000 &   0.3885 f
  data arrival time                                                                    0.3885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                         0.0159     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.3885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0622


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[110] (net)                          2       8.3140              0.0000     0.1000 r
  U3260/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3260/Q (AO222X1)                                               0.0773    0.0821     0.1821 r
  mem_resp_li[680] (net)                        1      18.1117              0.0000     0.1821 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.1821 r
  uce_1__uce/mem_resp_i[110] (net)                     18.1117              0.0000     0.1821 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0773   -0.0166 &   0.1655 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1087    0.1016     0.2671 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      30.2551              0.0000     0.2671 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.2671 r
  data_mem_pkt_li[576] (net)                           30.2551              0.0000     0.2671 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.2671 r
  core/data_mem_pkt_i[577] (net)                       30.2551              0.0000     0.2671 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.2671 r
  core/be/data_mem_pkt_i[54] (net)                     30.2551              0.0000     0.2671 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.2671 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              30.2551              0.0000     0.2671 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.2671 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       30.2551              0.0000     0.2671 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1087   -0.0067 &   0.2604 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0346    0.0869     0.3473 r
  core/be/be_mem/dcache/n2265 (net)             1       2.3329              0.0000     0.3473 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0346    0.0000 &   0.3473 r
  data arrival time                                                                    0.3473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                        -0.0256     0.2849
  data required time                                                                   0.2849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2849
  data arrival time                                                                   -0.3473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0624


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U61/IN2 (AND2X1)   0.1651    0.0034 @   0.3574 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U61/Q (AND2X1)     0.0358    0.0823     0.4397 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n220 (net)     1   5.1173    0.0000     0.4397 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__54_/D (DFFX1)   0.0358  -0.0012 &   0.4385 f
  data arrival time                                                                    0.4385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                             0.0000     0.3594
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__54_/CLK (DFFX1)   0.0000   0.3594 r
  library hold time                                                         0.0162     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.4385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0628


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2201    0.0787 @   0.1787 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.2213    0.1171     0.2959 r
  core/be/be_mem/n65 (net)                      5      21.1646              0.0000     0.2959 r
  core/be/be_mem/U251/IN2 (AND3X1)                                0.2213    0.0004 &   0.2963 r
  core/be/be_mem/U251/Q (AND3X1)                                  0.0563    0.1101     0.4063 r
  core/be/be_mem/n38 (net)                      1       8.1988              0.0000     0.4063 r
  core/be/be_mem/load_access_fault_mem3_reg/D (DFFX1)             0.0563   -0.0045 &   0.4018 r
  data arrival time                                                                    0.4018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                             0.0000     0.3706
  core/be/be_mem/load_access_fault_mem3_reg/CLK (DFFX1)                     0.0000     0.3706 r
  library hold time                                                        -0.0322     0.3384
  data required time                                                                   0.3384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3384
  data arrival time                                                                   -0.4018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0633


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      12.0673              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3203/Q (AO222X1)                                               0.1617    0.1313 @   0.2316 f
  mem_resp_li[629] (net)                        1      46.1146              0.0000     0.2316 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2316 f
  uce_1__uce/mem_resp_i[59] (net)                      46.1146              0.0000     0.2316 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1617   -0.0184 @   0.2133 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0649    0.0994     0.3126 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      14.5763              0.0000     0.3126 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3126 f
  data_mem_pkt_li[525] (net)                           14.5763              0.0000     0.3126 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3126 f
  core/data_mem_pkt_i[526] (net)                       14.5763              0.0000     0.3126 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3126 f
  core/be/data_mem_pkt_i[3] (net)                      14.5763              0.0000     0.3126 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3126 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               14.5763              0.0000     0.3126 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3126 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        14.5763              0.0000     0.3126 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0649    0.0005 &   0.3131 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0370    0.0715     0.3846 f
  core/be/be_mem/dcache/n2316 (net)             1       2.8902              0.0000     0.3846 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0370    0.0000 &   0.3846 f
  data arrival time                                                                    0.3846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                         0.0126     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.3846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0634


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[107] (net)                          2       8.7471              0.0000     0.1000 r
  U3256/IN6 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3256/Q (AO222X1)                                               0.0817    0.0873     0.1873 r
  mem_resp_li[677] (net)                        1      19.7781              0.0000     0.1873 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.1873 r
  uce_1__uce/mem_resp_i[107] (net)                     19.7781              0.0000     0.1873 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.0817   -0.0103 &   0.1770 r
  uce_1__uce/U155/Q (AND2X1)                                      0.1117    0.1035     0.2805 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      31.2345              0.0000     0.2805 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.2805 r
  data_mem_pkt_li[573] (net)                           31.2345              0.0000     0.2805 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.2805 r
  core/data_mem_pkt_i[574] (net)                       31.2345              0.0000     0.2805 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.2805 r
  core/be/data_mem_pkt_i[51] (net)                     31.2345              0.0000     0.2805 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.2805 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              31.2345              0.0000     0.2805 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.2805 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       31.2345              0.0000     0.2805 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1117   -0.0218 &   0.2587 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0368    0.0891     0.3478 r
  core/be/be_mem/dcache/n2268 (net)             1       3.1128              0.0000     0.3478 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0368    0.0000 &   0.3478 r
  data arrival time                                                                    0.3478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                        -0.0263     0.2840
  data required time                                                                   0.2840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2840
  data arrival time                                                                   -0.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0638


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[119] (net)                          2      16.3505              0.0000     0.1000 r
  U3269/IN5 (AO222X1)                                             0.0016    0.0006 @   0.1006 r
  U3269/Q (AO222X1)                                               0.0779    0.0827     0.1834 r
  mem_resp_li[689] (net)                        1      18.3409              0.0000     0.1834 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1834 r
  uce_1__uce/mem_resp_i[119] (net)                     18.3409              0.0000     0.1834 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0779   -0.0081 &   0.1752 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1039    0.0994     0.2746 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      28.5525              0.0000     0.2746 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2746 r
  data_mem_pkt_li[585] (net)                           28.5525              0.0000     0.2746 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2746 r
  core/data_mem_pkt_i[586] (net)                       28.5525              0.0000     0.2746 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2746 r
  core/be/data_mem_pkt_i[63] (net)                     28.5525              0.0000     0.2746 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2746 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              28.5525              0.0000     0.2746 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2746 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       28.5525              0.0000     0.2746 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1039   -0.0139 &   0.2607 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0365    0.0874     0.3481 r
  core/be/be_mem/dcache/n2256 (net)             1       3.0839              0.0000     0.3481 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0365    0.0000 &   0.3481 r
  data arrival time                                                                    0.3481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0262     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.3481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0639


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2       9.5793              0.0000     0.1000 f
  U3211/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3211/Q (AO222X1)                                               0.1755    0.1374 @   0.2373 f
  mem_resp_li[637] (net)                        1      51.2530              0.0000     0.2373 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2373 f
  uce_1__uce/mem_resp_i[67] (net)                      51.2530              0.0000     0.2373 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1755   -0.0183 @   0.2191 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0618    0.0990     0.3181 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      13.4465              0.0000     0.3181 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3181 f
  data_mem_pkt_li[533] (net)                           13.4465              0.0000     0.3181 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3181 f
  core/data_mem_pkt_i[534] (net)                       13.4465              0.0000     0.3181 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3181 f
  core/be/data_mem_pkt_i[11] (net)                     13.4465              0.0000     0.3181 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3181 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              13.4465              0.0000     0.3181 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3181 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       13.4465              0.0000     0.3181 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0618   -0.0024 &   0.3157 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0352    0.0695     0.3852 f
  core/be/be_mem/dcache/n2308 (net)             1       2.2869              0.0000     0.3852 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0352    0.0000 &   0.3852 f
  data arrival time                                                                    0.3852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  clock reconvergence pessimism                                             0.0000     0.3082
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3082 r
  library hold time                                                         0.0131     0.3213
  data required time                                                                   0.3213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3213
  data arrival time                                                                   -0.3852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0639


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U75/IN2 (AND2X1)   0.1651    0.0029 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U75/Q (AND2X1)     0.0276    0.0777     0.4346 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n194 (net)     1   2.9576    0.0000     0.4346 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__48_/D (DFFX1)   0.0276   0.0000 &   0.4346 f
  data arrival time                                                                    0.4346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__48_/CLK (DFFX1)   0.0000   0.3531 r
  library hold time                                                         0.0175     0.3707
  data required time                                                                   0.3707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3707
  data arrival time                                                                   -0.4346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0639


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U73/IN2 (AND2X1)   0.1651    0.0028 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U73/Q (AND2X1)     0.0278    0.0779     0.4347 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n198 (net)     1   3.0464    0.0000     0.4347 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__49_/D (DFFX1)   0.0278   0.0000 &   0.4348 f
  data arrival time                                                                    0.4348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                             0.0000     0.3533
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__49_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                         0.0174     0.3708
  data required time                                                                   0.3708
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3708
  data arrival time                                                                   -0.4348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0640


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2       8.3238              0.0000     0.1000 f
  U3252/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3252/Q (AO222X1)                                               0.0749    0.1157     0.2157 f
  mem_resp_li[673] (net)                        1      16.8750              0.0000     0.2157 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2157 f
  uce_1__uce/mem_resp_i[103] (net)                     16.8750              0.0000     0.2157 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0749   -0.0014 &   0.2143 f
  uce_1__uce/U150/Q (AND2X1)                                      0.0989    0.1062     0.3205 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      26.9869              0.0000     0.3205 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3205 f
  data_mem_pkt_li[569] (net)                           26.9869              0.0000     0.3205 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3205 f
  core/data_mem_pkt_i[570] (net)                       26.9869              0.0000     0.3205 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3205 f
  core/be/data_mem_pkt_i[47] (net)                     26.9869              0.0000     0.3205 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3205 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              26.9869              0.0000     0.3205 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3205 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       26.9869              0.0000     0.3205 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.0989   -0.0052 &   0.3153 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0353    0.0753     0.3907 f
  core/be/be_mem/dcache/n2272 (net)             1       2.2820              0.0000     0.3907 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0353    0.0000 &   0.3907 f
  data arrival time                                                                    0.3907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                         0.0159     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.3907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0642


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[94] (net)                           2       7.9408              0.0000     0.1000 r
  U3242/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 r
  U3242/Q (AO222X1)                                               0.0946    0.0916     0.1916 r
  mem_resp_li[664] (net)                        1      24.6013              0.0000     0.1916 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1916 r
  uce_1__uce/mem_resp_i[94] (net)                      24.6013              0.0000     0.1916 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0946   -0.0104 &   0.1813 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0765    0.0874     0.2687 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      18.4884              0.0000     0.2687 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2687 r
  data_mem_pkt_li[560] (net)                           18.4884              0.0000     0.2687 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2687 r
  core/data_mem_pkt_i[561] (net)                       18.4884              0.0000     0.2687 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2687 r
  core/be/data_mem_pkt_i[38] (net)                     18.4884              0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              18.4884              0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       18.4884              0.0000     0.2687 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0765   -0.0037 &   0.2650 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0372    0.0819     0.3469 r
  core/be/be_mem/dcache/n2281 (net)             1       3.3678              0.0000     0.3469 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0372    0.0000 &   0.3469 r
  data arrival time                                                                    0.3469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3086 r
  library hold time                                                        -0.0259     0.2826
  data required time                                                                   0.2826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2826
  data arrival time                                                                   -0.3469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0642


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[108] (net)                          2       7.9842              0.0000     0.1000 r
  U3258/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3258/Q (AO222X1)                                               0.0745    0.0806     0.1806 r
  mem_resp_li[678] (net)                        1      17.0697              0.0000     0.1806 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.1806 r
  uce_1__uce/mem_resp_i[108] (net)                     17.0697              0.0000     0.1806 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0745   -0.0043 &   0.1764 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1082    0.1010     0.2774 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      30.0960              0.0000     0.2774 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2774 r
  data_mem_pkt_li[574] (net)                           30.0960              0.0000     0.2774 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2774 r
  core/data_mem_pkt_i[575] (net)                       30.0960              0.0000     0.2774 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2774 r
  core/be/data_mem_pkt_i[52] (net)                     30.0960              0.0000     0.2774 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2774 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              30.0960              0.0000     0.2774 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2774 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       30.0960              0.0000     0.2774 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1082   -0.0166 &   0.2608 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0362    0.0880     0.3488 r
  core/be/be_mem/dcache/n2267 (net)             1       2.9251              0.0000     0.3488 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0362    0.0000 &   0.3488 r
  data arrival time                                                                    0.3488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0261     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.3488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0644


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/IN2 (AND2X1)   0.1651    0.0028 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/Q (AND2X1)     0.0288    0.0786     0.4355 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n210 (net)     1   3.3948    0.0000     0.4355 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/D (DFFX1)   0.0288   0.0000 &   0.4355 f
  data arrival time                                                                    0.4355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                             0.0000     0.3533
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                         0.0172     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.4355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0651


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U69/IN2 (AND2X1)   0.1651    0.0039 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U69/Q (AND2X1)     0.0275    0.0776     0.4356 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n206 (net)     1   2.9296    0.0000     0.4356 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_/D (DFFX1)   0.0275   0.0000 &   0.4356 f
  data arrival time                                                                    0.4356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  clock reconvergence pessimism                                             0.0000     0.3530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                         0.0175     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.4356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0651


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  icc_place1851/INP (NBUFFX2)                                     0.2129    0.0520 @   0.1520 r
  icc_place1851/Z (NBUFFX2)                                       0.2976    0.2054 @   0.3574 r
  n2485 (net)                                  28     184.2691              0.0000     0.3574 r
  core/reset_i_hfs_netlink_28 (bp_core_minimal_02_0)                        0.0000     0.3574 r
  core/reset_i_hfs_netlink_28 (net)                   184.2691              0.0000     0.3574 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.3574 r
  core/be/reset_i_hfs_netlink_48 (net)                184.2691              0.0000     0.3574 r
  core/be/be_mem/reset_i_hfs_netlink_94 (bp_be_mem_top_02_0)                0.0000     0.3574 r
  core/be/be_mem/reset_i_hfs_netlink_94 (net)         184.2691              0.0000     0.3574 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (bp_be_dcache_02_0_0)       0.0000     0.3574 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (net) 184.2691              0.0000     0.3574 r
  core/be/be_mem/dcache/lock_counter/IN0 (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.3574 r
  core/be/be_mem/dcache/lock_counter/IN0 (net)        184.2691              0.0000     0.3574 r
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.2980    0.0043 @   0.3616 r
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0422    0.0548     0.4164 f
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    2.0790              0.0000     0.4164 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0422    0.0000 &   0.4164 f
  data arrival time                                                                    0.4164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  clock reconvergence pessimism                                             0.0000     0.3370
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3370 r
  library hold time                                                         0.0143     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.4164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U89/IN2 (AND2X1)   0.1651    0.0041 @   0.3581 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U89/Q (AND2X1)     0.0289    0.0777     0.4358 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n168 (net)     1   2.9598    0.0000     0.4358 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_/D (DFFX1)   0.0289  -0.0006 &   0.4352 f
  data arrival time                                                                    0.4352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                         0.0172     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0654


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/IN2 (AND2X1)   0.1651    0.0046 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/Q (AND2X1)     0.0261    0.0766     0.4353 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n246 (net)     1   2.4596    0.0000     0.4353 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/D (DFFX1)   0.0261   0.0000 &   0.4353 f
  data arrival time                                                                    0.4353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                         0.0178     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.4353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2       9.7288              0.0000     0.1000 f
  U3217/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3217/Q (AO222X1)                                               0.1038    0.1343     0.2343 f
  mem_resp_li[642] (net)                        1      27.1556              0.0000     0.2343 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2343 f
  uce_1__uce/mem_resp_i[72] (net)                      27.1556              0.0000     0.2343 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1038   -0.0097 &   0.2246 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0649    0.0915     0.3160 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      14.8425              0.0000     0.3160 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3160 f
  data_mem_pkt_li[538] (net)                           14.8425              0.0000     0.3160 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3160 f
  core/data_mem_pkt_i[539] (net)                       14.8425              0.0000     0.3160 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3160 f
  core/be/data_mem_pkt_i[16] (net)                     14.8425              0.0000     0.3160 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3160 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              14.8425              0.0000     0.3160 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3160 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       14.8425              0.0000     0.3160 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0649   -0.0011 &   0.3150 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0376    0.0719     0.3869 f
  core/be/be_mem/dcache/n2303 (net)             1       3.0831              0.0000     0.3869 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0376    0.0000 &   0.3869 f
  data arrival time                                                                    0.3869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                             0.0000     0.3089
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3089 r
  library hold time                                                         0.0125     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.3869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U50/IN2 (AND2X1)   0.1651    0.0046 @   0.3587 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U50/Q (AND2X1)     0.0265    0.0769     0.4356 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n242 (net)     1   2.5980    0.0000     0.4356 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_/D (DFFX1)   0.0265   0.0000 &   0.4357 f
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                         0.0177     0.3697
  data required time                                                                   0.3697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3697
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U62/IN2 (AND2X1)   0.1651    0.0033 @   0.3573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U62/Q (AND2X1)     0.0299    0.0794     0.4367 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n218 (net)     1   3.7443    0.0000     0.4367 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__54_/D (DFFX1)   0.0299  -0.0005 &   0.4362 f
  data arrival time                                                                    0.4362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                             0.0000     0.3533
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__54_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                         0.0170     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.4362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0660


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/level_cntr_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place14/INP (INVX2)                                 0.2277    0.0802 @   0.1802 r
  core/be/icc_place14/ZN (INVX2)                                  0.1965    0.1298 @   0.3100 f
  core/be/n12 (net)                            34     106.2118              0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3100 f
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3100 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2118              0.0000     0.3100 f
  core/be/be_mem/ptw/U105/IN2 (NAND2X0)                           0.1976    0.0042 @   0.3142 f
  core/be/be_mem/ptw/U105/QN (NAND2X0)                            0.0963    0.0888     0.4031 r
  core/be/be_mem/ptw/n59 (net)                  1       8.1821              0.0000     0.4031 r
  core/be/be_mem/ptw/U106/INP (INVX0)                             0.0963   -0.0020 &   0.4011 r
  core/be/be_mem/ptw/U106/ZN (INVX0)                              0.0749    0.0538     0.4549 f
  core/be/be_mem/ptw/n49 (net)                  1       8.9641              0.0000     0.4549 f
  core/be/be_mem/ptw/level_cntr_reg_1_/D (DFFX1)                  0.0749   -0.0094 &   0.4454 f
  data arrival time                                                                    0.4454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_mem/ptw/level_cntr_reg_1_/CLK (DFFX1)                          0.0000     0.3700 r
  library hold time                                                         0.0094     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.4454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0661


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/IN2 (AND2X1)   0.1651    0.0041 @   0.3581 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/Q (AND2X1)     0.0317    0.0807     0.4388 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n234 (net)     1   4.3614    0.0000     0.4388 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/D (DFFX1)   0.0317  -0.0035 &   0.4353 f
  data arrival time                                                                    0.4353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                         0.0166     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.4353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U35/IN2 (AND2X1)                   0.2877    0.0007 @   0.3681 f
  core/be/be_mem/csr/mtval_reg/U35/Q (AND2X1)                     0.0262    0.0890     0.4571 f
  core/be/be_mem/csr/mtval_reg/n55 (net)        1       2.1722              0.0000     0.4571 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_11_/D (DFFX1)           0.0262    0.0000 &   0.4571 f
  data arrival time                                                                    0.4571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/mtval_reg/data_r_reg_11_/CLK (DFFX1)                   0.0000     0.3710 r
  library hold time                                                         0.0199     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U71/IN2 (AND2X1)   0.1651    0.0028 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U71/Q (AND2X1)     0.0301    0.0795     0.4364 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n202 (net)     1   3.8191    0.0000     0.4364 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_/D (DFFX1)   0.0301   0.0000 &   0.4365 f
  data arrival time                                                                    0.4365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0169     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.4365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U87/IN2 (AND2X1)   0.1651    0.0040 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U87/Q (AND2X1)     0.0334    0.0811     0.4391 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n172 (net)     1   4.5659    0.0000     0.4391 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__42_/D (DFFX1)   0.0334  -0.0040 &   0.4352 f
  data arrival time                                                                    0.4352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__42_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                         0.0162     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/IN2 (AND2X1)   0.1651    0.0045 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/Q (AND2X1)     0.0277    0.0778     0.4364 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n226 (net)     1   2.9978    0.0000     0.4364 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/D (DFFX1)   0.0277  -0.0005 &   0.4358 f
  data arrival time                                                                    0.4358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                         0.0175     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.4358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0664


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U43/IN2 (AND2X1)                   0.2877    0.0008 @   0.3682 f
  core/be/be_mem/csr/mtval_reg/U43/Q (AND2X1)                     0.0262    0.0891     0.4574 f
  core/be/be_mem/csr/mtval_reg/n63 (net)        1       2.2107              0.0000     0.4574 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_3_/D (DFFX1)            0.0262    0.0000 &   0.4574 f
  data arrival time                                                                    0.4574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/mtval_reg/data_r_reg_3_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                         0.0199     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0665


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_85 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.2204    0.0779 @   0.1779 f
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1497    0.1036     0.2814 r
  core/be/be_mem/n52 (net)                      2      14.2856              0.0000     0.2814 r
  core/be/be_mem/U246/IN2 (NAND3X0)                               0.1497   -0.0205 &   0.2609 r
  core/be/be_mem/U246/QN (NAND3X0)                                0.1404    0.0875     0.3484 f
  core/be/be_mem/n43 (net)                      1      17.4946              0.0000     0.3484 f
  core/be/be_mem/U247/IN2 (NOR2X0)                                0.1404   -0.0113 &   0.3372 f
  core/be/be_mem/U247/QN (NOR2X0)                                 0.1046    0.0676     0.4048 r
  core/be/be_mem/n48 (net)                      1       9.7574              0.0000     0.4048 r
  core/be/be_mem/is_store_r_reg/D (DFFX1)                         0.1046   -0.0112 &   0.3936 r
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  clock reconvergence pessimism                                             0.0000     0.3690
  core/be/be_mem/is_store_r_reg/CLK (DFFX1)                                 0.0000     0.3690 r
  library hold time                                                        -0.0420     0.3270
  data required time                                                                   0.3270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3270
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/IN2 (AND2X1)   0.1651    0.0046 @   0.3587 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/Q (AND2X1)     0.0273    0.0775     0.4362 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n190 (net)     1   2.8701    0.0000     0.4362 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/D (DFFX1)   0.0273   0.0000 &   0.4362 f
  data arrival time                                                                    0.4362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                         0.0176     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.4362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U80/IN2 (AND2X1)   0.1651    0.0046 @   0.3587 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U80/Q (AND2X1)     0.0275    0.0776     0.4363 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n186 (net)     1   2.9144    0.0000     0.4363 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_/D (DFFX1)   0.0275   0.0000 &   0.4363 f
  data arrival time                                                                    0.4363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                         0.0175     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.4363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0668


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U52/IN2 (AND2X1)   0.1651    0.0029 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U52/Q (AND2X1)     0.0305    0.0798     0.4367 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n238 (net)     1   3.9668    0.0000     0.4367 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__59_/D (DFFX1)   0.0305   0.0001 &   0.4368 f
  data arrival time                                                                    0.4368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__59_/CLK (DFFX1)   0.0000   0.3531 r
  library hold time                                                         0.0169     0.3700
  data required time                                                                   0.3700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3700
  data arrival time                                                                   -0.4368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0668


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2201    0.0787 @   0.1787 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.2213    0.1171     0.2959 r
  core/be/be_mem/n65 (net)                      5      21.1646              0.0000     0.2959 r
  core/be/be_mem/U249/IN2 (AND3X1)                                0.2213    0.0004 &   0.2963 r
  core/be/be_mem/U249/Q (AND3X1)                                  0.0548    0.1092     0.4055 r
  core/be/be_mem/n46 (net)                      1       7.7114              0.0000     0.4055 r
  core/be/be_mem/store_access_fault_mem3_reg/D (DFFX1)            0.0548    0.0002 &   0.4057 r
  data arrival time                                                                    0.4057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                             0.0000     0.3706
  core/be/be_mem/store_access_fault_mem3_reg/CLK (DFFX1)                    0.0000     0.3706 r
  library hold time                                                        -0.0318     0.3388
  data required time                                                                   0.3388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3388
  data arrival time                                                                   -0.4057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      12.6501              0.0000     0.1000 f
  U3237/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3237/Q (AO222X1)                                               0.1129    0.1397     0.2398 f
  mem_resp_li[659] (net)                        1      30.4747              0.0000     0.2398 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2398 f
  uce_1__uce/mem_resp_i[89] (net)                      30.4747              0.0000     0.2398 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1129   -0.0135 &   0.2263 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0711    0.0965     0.3228 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      16.8775              0.0000     0.3228 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3228 f
  data_mem_pkt_li[555] (net)                           16.8775              0.0000     0.3228 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3228 f
  core/data_mem_pkt_i[556] (net)                       16.8775              0.0000     0.3228 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3228 f
  core/be/data_mem_pkt_i[33] (net)                     16.8775              0.0000     0.3228 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3228 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              16.8775              0.0000     0.3228 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3228 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       16.8775              0.0000     0.3228 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0711   -0.0070 &   0.3158 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0371    0.0722     0.3880 f
  core/be/be_mem/dcache/n2286 (net)             1       2.7847              0.0000     0.3880 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0371    0.0000 &   0.3880 f
  data arrival time                                                                    0.3880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                         0.0126     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.3880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[112] (net)                          2      17.1705              0.0000     0.1000 r
  U3262/IN6 (AO222X1)                                             0.0017    0.0003 @   0.1003 r
  U3262/Q (AO222X1)                                               0.0748    0.0837     0.1840 r
  mem_resp_li[682] (net)                        1      17.2276              0.0000     0.1840 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1840 r
  uce_1__uce/mem_resp_i[112] (net)                     17.2276              0.0000     0.1840 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0748   -0.0103 &   0.1738 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1061    0.1002 @   0.2740 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      29.6386              0.0000     0.2740 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2740 r
  data_mem_pkt_li[578] (net)                           29.6386              0.0000     0.2740 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2740 r
  core/data_mem_pkt_i[579] (net)                       29.6386              0.0000     0.2740 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2740 r
  core/be/data_mem_pkt_i[56] (net)                     29.6386              0.0000     0.2740 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2740 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              29.6386              0.0000     0.2740 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2740 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       29.6386              0.0000     0.2740 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1061   -0.0118 @   0.2622 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0375    0.0885     0.3507 r
  core/be/be_mem/dcache/n2263 (net)             1       3.4111              0.0000     0.3507 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0375    0.0000 &   0.3507 r
  data arrival time                                                                    0.3507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                        -0.0265     0.2838
  data required time                                                                   0.2838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2838
  data arrival time                                                                   -0.3507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/IN2 (AND2X1)   0.1651    0.0039 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/Q (AND2X1)     0.0293    0.0790     0.4369 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n214 (net)     1   3.5618    0.0000     0.4369 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/D (DFFX1)   0.0293   0.0000 &   0.4370 f
  data arrival time                                                                    0.4370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  clock reconvergence pessimism                                             0.0000     0.3530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                         0.0171     0.3701
  data required time                                                                   0.3701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3701
  data arrival time                                                                   -0.4370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0669


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U25/IN2 (AND2X1)                   0.2877    0.0009 @   0.3683 f
  core/be/be_mem/csr/stval_reg/U25/Q (AND2X1)                     0.0267    0.0895     0.4578 f
  core/be/be_mem/csr/stval_reg/n46 (net)        1       2.3945              0.0000     0.4578 f
  core/be/be_mem/csr/stval_reg/data_r_reg_20_/D (DFFX1)           0.0267    0.0000 &   0.4578 f
  data arrival time                                                                    0.4578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/stval_reg/data_r_reg_20_/CLK (DFFX1)                   0.0000     0.3710 r
  library hold time                                                         0.0198     0.3908
  data required time                                                                   0.3908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3908
  data arrival time                                                                   -0.4578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0671


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U56/IN2 (AND2X1)   0.1651    0.0045 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U56/Q (AND2X1)     0.0285    0.0783     0.4368 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n230 (net)     1   3.2256    0.0000     0.4368 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__57_/D (DFFX1)   0.0285   0.0000 &   0.4369 f
  data arrival time                                                                    0.4369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  clock reconvergence pessimism                                             0.0000     0.3525
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__57_/CLK (DFFX1)   0.0000   0.3525 r
  library hold time                                                         0.0173     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.4369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0671


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U45/IN2 (AND2X1)                   0.2877    0.0007 @   0.3682 f
  core/be/be_mem/csr/stval_reg/U45/Q (AND2X1)                     0.0272    0.0898     0.4580 f
  core/be/be_mem/csr/stval_reg/n65 (net)        1       2.5238              0.0000     0.4580 f
  core/be/be_mem/csr/stval_reg/data_r_reg_1_/D (DFFX1)            0.0272    0.0000 &   0.4580 f
  data arrival time                                                                    0.4580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/stval_reg/data_r_reg_1_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                         0.0197     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0673


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U45/IN2 (AND2X1)                   0.2877    0.0015 @   0.3690 f
  core/be/be_mem/csr/mtval_reg/U45/Q (AND2X1)                     0.0264    0.0893     0.4583 f
  core/be/be_mem/csr/mtval_reg/n65 (net)        1       2.2940              0.0000     0.4583 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_1_/D (DFFX1)            0.0264    0.0000 &   0.4583 f
  data arrival time                                                                    0.4583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/mtval_reg/data_r_reg_1_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                         0.0199     0.3908
  data required time                                                                   0.3908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3908
  data arrival time                                                                   -0.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0675


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      13.8381              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.0010    0.0000 @   0.1000 f
  U3204/Q (AO222X1)                                               0.1806    0.1440 @   0.2440 f
  mem_resp_li[630] (net)                        1      52.3490              0.0000     0.2440 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2440 f
  uce_1__uce/mem_resp_i[60] (net)                      52.3490              0.0000     0.2440 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1806   -0.0269 @   0.2170 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0644    0.1013     0.3184 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      14.4058              0.0000     0.3184 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3184 f
  data_mem_pkt_li[526] (net)                           14.4058              0.0000     0.3184 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3184 f
  core/data_mem_pkt_i[527] (net)                       14.4058              0.0000     0.3184 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3184 f
  core/be/data_mem_pkt_i[4] (net)                      14.4058              0.0000     0.3184 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3184 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               14.4058              0.0000     0.3184 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3184 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        14.4058              0.0000     0.3184 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0644   -0.0007 &   0.3177 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0711     0.3888 f
  core/be/be_mem/dcache/n2315 (net)             1       2.7544              0.0000     0.3888 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3888 f
  data arrival time                                                                    0.3888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3085 r
  library hold time                                                         0.0127     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.3888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0676


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U94/IN2 (AND2X1)   0.1651    0.0007 @   0.3548 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U94/Q (AND2X1)     0.0421    0.0879     0.4426 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n158 (net)     1   7.8157    0.0000     0.4426 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_/D (DFFX1)   0.0421  -0.0077 &   0.4349 f
  data arrival time                                                                    0.4349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0141     0.3673
  data required time                                                                   0.3673
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3673
  data arrival time                                                                   -0.4349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0676


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U43/IN2 (AND2X1)                   0.2877    0.0008 @   0.3682 f
  core/be/be_mem/csr/stval_reg/U43/Q (AND2X1)                     0.0274    0.0901     0.4583 f
  core/be/be_mem/csr/stval_reg/n63 (net)        1       2.6443              0.0000     0.4583 f
  core/be/be_mem/csr/stval_reg/data_r_reg_3_/D (DFFX1)            0.0274    0.0000 &   0.4583 f
  data arrival time                                                                    0.4583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/stval_reg/data_r_reg_3_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                         0.0196     0.3906
  data required time                                                                   0.3906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3906
  data arrival time                                                                   -0.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0677


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U70/IN2 (AND2X1)   0.1651    0.0034 @   0.3574 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U70/Q (AND2X1)     0.0355    0.0822     0.4396 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n204 (net)     1   5.0832    0.0000     0.4396 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_/D (DFFX1)   0.0355  -0.0020 &   0.4376 f
  data arrival time                                                                    0.4376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0157     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.4376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0677


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U82/IN2 (AND2X1)   0.1651    0.0045 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U82/Q (AND2X1)     0.0370    0.0845     0.4431 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n182 (net)     1   6.1944    0.0000     0.4431 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_/D (DFFX1)   0.0370  -0.0065 &   0.4366 f
  data arrival time                                                                    0.4366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                             0.0000     0.3534
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                         0.0153     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.4366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0680


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U25/IN2 (AND2X1)                   0.2877    0.0009 @   0.3683 f
  core/be/be_mem/csr/mtval_reg/U25/Q (AND2X1)                     0.0278    0.0903     0.4585 f
  core/be/be_mem/csr/mtval_reg/n46 (net)        1       2.7243              0.0000     0.4585 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_20_/D (DFFX1)           0.0278    0.0000 &   0.4586 f
  data arrival time                                                                    0.4586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3709     0.3709
  clock reconvergence pessimism                                             0.0000     0.3709
  core/be/be_mem/csr/mtval_reg/data_r_reg_20_/CLK (DFFX1)                   0.0000     0.3709 r
  library hold time                                                         0.0196     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.4586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0681


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/IN2 (AND2X1)   0.1651    0.0045 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/Q (AND2X1)     0.0292    0.0789     0.4375 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n222 (net)     1   3.5117    0.0000     0.4375 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/D (DFFX1)   0.0292   0.0000 &   0.4375 f
  data arrival time                                                                    0.4375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                             0.0000     0.3519
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/CLK (DFFX1)   0.0000   0.3519 r
  library hold time                                                         0.0171     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.4375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0685


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U72/IN2 (AND2X1)   0.1651    0.0034 @   0.3574 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U72/Q (AND2X1)     0.0342    0.0813     0.4387 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n200 (net)     1   4.6747    0.0000     0.4387 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__49_/D (DFFX1)   0.0342   0.0001 &   0.4388 f
  data arrival time                                                                    0.4388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__49_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                         0.0160     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.4388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0686


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/IN2 (AND2X1)   0.1651    0.0046 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/Q (AND2X1)     0.0295    0.0791     0.4377 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n250 (net)     1   3.6141    0.0000     0.4377 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/D (DFFX1)   0.0295   0.0000 &   0.4377 f
  data arrival time                                                                    0.4377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                         0.0171     0.3691
  data required time                                                                   0.3691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3691
  data arrival time                                                                   -0.4377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0687


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U74/IN2 (AND2X1)   0.1651    0.0028 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U74/Q (AND2X1)     0.0387    0.0840     0.4409 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n196 (net)     1   5.9468    0.0000     0.4409 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__48_/D (DFFX1)   0.0387  -0.0029 &   0.4379 f
  data arrival time                                                                    0.4379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__48_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0149     0.3691
  data required time                                                                   0.3691
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3691
  data arrival time                                                                   -0.4379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0688


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U85/IN2 (AND2X1)   0.1651    0.0039 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U85/Q (AND2X1)     0.0323    0.0802     0.4382 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n176 (net)     1   4.1526    0.0000     0.4382 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/D (DFFX1)   0.0323   0.0001 &   0.4382 f
  data arrival time                                                                    0.4382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  clock reconvergence pessimism                                             0.0000     0.3529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                         0.0164     0.3693
  data required time                                                                   0.3693
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3693
  data arrival time                                                                   -0.4382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0689


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U53/IN2 (AND2X1)   0.1651    0.0028 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U53/Q (AND2X1)     0.0392    0.0843     0.4412 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n236 (net)     1   6.0795    0.0000     0.4412 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/D (DFFX1)   0.0392  -0.0032 &   0.4380 f
  data arrival time                                                                    0.4380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/CLK (DFFX1)   0.0000   0.3541 r
  library hold time                                                         0.0148     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.4380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0690


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  icc_place1851/INP (NBUFFX2)                                     0.2129    0.0520 @   0.1520 r
  icc_place1851/Z (NBUFFX2)                                       0.2976    0.2054 @   0.3574 r
  n2485 (net)                                  28     184.2691              0.0000     0.3574 r
  core/reset_i_hfs_netlink_28 (bp_core_minimal_02_0)                        0.0000     0.3574 r
  core/reset_i_hfs_netlink_28 (net)                   184.2691              0.0000     0.3574 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.3574 r
  core/be/reset_i_hfs_netlink_48 (net)                184.2691              0.0000     0.3574 r
  core/be/be_mem/reset_i_hfs_netlink_94 (bp_be_mem_top_02_0)                0.0000     0.3574 r
  core/be/be_mem/reset_i_hfs_netlink_94 (net)         184.2691              0.0000     0.3574 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (bp_be_dcache_02_0_0)       0.0000     0.3574 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (net) 184.2691              0.0000     0.3574 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.3574 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net) 184.2691            0.0000     0.3574 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.3574 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net) 184.2691    0.0000     0.3574 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.2980   0.0047 @   0.3621 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0510   0.0561     0.4182 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.2633   0.0000     0.4182 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0510   0.0000 &   0.4182 f
  data arrival time                                                                    0.4182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                             0.0000     0.3368
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                         0.0122     0.3490
  data required time                                                                   0.3490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3490
  data arrival time                                                                   -0.4182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0692


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U66/IN2 (AND2X1)   0.1651    0.0033 @   0.3574 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U66/Q (AND2X1)     0.0353    0.0818     0.4392 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n212 (net)     1   4.9089    0.0000     0.4392 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/D (DFFX1)   0.0353   0.0001 &   0.4393 f
  data arrival time                                                                    0.4393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                         0.0157     0.3700
  data required time                                                                   0.3700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3700
  data arrival time                                                                   -0.4393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0693


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[72] (net)                           2      10.6476              0.0000     0.1000 r
  U3217/IN6 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3217/Q (AO222X1)                                               0.1020    0.0979     0.1980 r
  mem_resp_li[642] (net)                        1      27.1604              0.0000     0.1980 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.1980 r
  uce_1__uce/mem_resp_i[72] (net)                      27.1604              0.0000     0.1980 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1020   -0.0090 &   0.1890 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0692    0.0845     0.2735 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.7440              0.0000     0.2735 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2735 r
  data_mem_pkt_li[538] (net)                           15.7440              0.0000     0.2735 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2735 r
  core/data_mem_pkt_i[539] (net)                       15.7440              0.0000     0.2735 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2735 r
  core/be/data_mem_pkt_i[16] (net)                     15.7440              0.0000     0.2735 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2735 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.7440              0.0000     0.2735 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2735 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.7440              0.0000     0.2735 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0692   -0.0011 &   0.2725 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0365    0.0800     0.3525 r
  core/be/be_mem/dcache/n2303 (net)             1       3.2555              0.0000     0.3525 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0365    0.0000 &   0.3525 r
  data arrival time                                                                    0.3525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                             0.0000     0.3089
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3089 r
  library hold time                                                        -0.0257     0.2832
  data required time                                                                   0.2832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2832
  data arrival time                                                                   -0.3525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0693


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[89] (net)                           2      12.7846              0.0000     0.1000 r
  U3237/IN6 (AO222X1)                                             0.0008    0.0000 @   0.1000 r
  U3237/Q (AO222X1)                                               0.1114    0.1024     0.2025 r
  mem_resp_li[659] (net)                        1      30.4795              0.0000     0.2025 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2025 r
  uce_1__uce/mem_resp_i[89] (net)                      30.4795              0.0000     0.2025 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1114   -0.0125 &   0.1900 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0751    0.0886     0.2785 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      17.7789              0.0000     0.2785 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2785 r
  data_mem_pkt_li[555] (net)                           17.7789              0.0000     0.2785 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2785 r
  core/data_mem_pkt_i[556] (net)                       17.7789              0.0000     0.2785 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2785 r
  core/be/data_mem_pkt_i[33] (net)                     17.7789              0.0000     0.2785 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2785 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              17.7789              0.0000     0.2785 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2785 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       17.7789              0.0000     0.2785 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0751   -0.0068 &   0.2718 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0359    0.0807     0.3525 r
  core/be/be_mem/dcache/n2286 (net)             1       2.9571              0.0000     0.3525 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0359    0.0000 &   0.3525 r
  data arrival time                                                                    0.3525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                        -0.0255     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.3525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U49/IN2 (AND2X1)   0.1651    0.0042 @   0.3582 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U49/Q (AND2X1)     0.0401    0.0854     0.4436 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n244 (net)     1   6.5803    0.0000     0.4436 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_/D (DFFX1)   0.0401  -0.0057 &   0.4379 f
  data arrival time                                                                    0.4379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                         0.0146     0.3679
  data required time                                                                   0.3679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3679
  data arrival time                                                                   -0.4379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U81/IN2 (AND2X1)   0.1651    0.0032 @   0.3573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U81/Q (AND2X1)     0.0366    0.0829     0.4402 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n184 (net)     1   5.4220    0.0000     0.4402 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_/D (DFFX1)   0.0366  -0.0005 &   0.4397 f
  data arrival time                                                                    0.4397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                             0.0000     0.3540
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_/CLK (DFFX1)   0.0000   0.3540 r
  library hold time                                                         0.0154     0.3695
  data required time                                                                   0.3695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3695
  data arrival time                                                                   -0.4397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U83/IN2 (AND2X1)   0.1651    0.0039 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U83/Q (AND2X1)     0.0362    0.0828     0.4408 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n180 (net)     1   5.3711    0.0000     0.4408 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/D (DFFX1)   0.0362  -0.0009 &   0.4398 f
  data arrival time                                                                    0.4398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                             0.0000     0.3539
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/CLK (DFFX1)   0.0000   0.3539 r
  library hold time                                                         0.0156     0.3695
  data required time                                                                   0.3695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3695
  data arrival time                                                                   -0.4398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0703


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2      12.3133              0.0000     0.1000 r
  U3266/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3266/Q (AO222X1)                                               0.0805    0.0840     0.1842 r
  mem_resp_li[686] (net)                        1      19.3015              0.0000     0.1842 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1842 r
  uce_1__uce/mem_resp_i[116] (net)                     19.3015              0.0000     0.1842 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0805   -0.0005 &   0.1837 r
  uce_1__uce/U164/Q (AND2X1)                                      0.1110    0.1030     0.2867 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      31.0071              0.0000     0.2867 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2867 r
  data_mem_pkt_li[582] (net)                           31.0071              0.0000     0.2867 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2867 r
  core/data_mem_pkt_i[583] (net)                       31.0071              0.0000     0.2867 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2867 r
  core/be/data_mem_pkt_i[60] (net)                     31.0071              0.0000     0.2867 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2867 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              31.0071              0.0000     0.2867 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2867 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       31.0071              0.0000     0.2867 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1110   -0.0193 &   0.2674 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0350    0.0877     0.3551 r
  core/be/be_mem/dcache/n2259 (net)             1       2.4795              0.0000     0.3551 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0350    0.0000 &   0.3552 r
  data arrival time                                                                    0.3552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                        -0.0257     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.3552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0705


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2       8.4017              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3228/Q (AO222X1)                                               0.1689    0.1336 @   0.2335 f
  mem_resp_li[652] (net)                        1      48.8299              0.0000     0.2335 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2335 f
  uce_1__uce/mem_resp_i[82] (net)                      48.8299              0.0000     0.2335 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1689   -0.0082 @   0.2254 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0579    0.0957     0.3211 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      12.0337              0.0000     0.3211 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3211 f
  data_mem_pkt_li[548] (net)                           12.0337              0.0000     0.3211 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3211 f
  core/data_mem_pkt_i[549] (net)                       12.0337              0.0000     0.3211 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3211 f
  core/be/data_mem_pkt_i[26] (net)                     12.0337              0.0000     0.3211 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3211 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              12.0337              0.0000     0.3211 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3211 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       12.0337              0.0000     0.3211 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0579   -0.0008 &   0.3203 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0373    0.0705     0.3907 f
  core/be/be_mem/dcache/n2293 (net)             1       3.0652              0.0000     0.3907 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0373    0.0000 &   0.3908 f
  data arrival time                                                                    0.3908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0125     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.3908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0706


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_mem/reset_i_hfs_netlink_86 (bp_be_mem_top_02_0)                0.0000     0.3541 f
  core/be/be_mem/reset_i_hfs_netlink_86 (net)         103.2536              0.0000     0.3541 f
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3541 f
  core/be/be_mem/csr/IN4 (net)                        103.2536              0.0000     0.3541 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_151 (bsg_dff_reset_width_p64_3)   0.0000   0.3541 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_151 (net) 103.2536    0.0000     0.3541 f
  core/be/be_mem/csr/mscratch_reg/U6/IN2 (AND2X1)                 0.1651    0.0007 @   0.3547 f
  core/be/be_mem/csr/mscratch_reg/U6/Q (AND2X1)                   0.0419    0.0878     0.4425 f
  core/be/be_mem/csr/mscratch_reg/n15 (net)     1       7.7597              0.0000     0.4425 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_61_/D (DFFX1)        0.0419   -0.0046 &   0.4379 f
  data arrival time                                                                    0.4379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_mem/csr/mscratch_reg/data_r_reg_61_/CLK (DFFX1)                0.0000     0.3531 r
  library hold time                                                         0.0141     0.3672
  data required time                                                                   0.3672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3672
  data arrival time                                                                   -0.4379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U68/IN2 (AND2X1)   0.1651    0.0033 @   0.3574 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U68/Q (AND2X1)     0.0381    0.0838     0.4411 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n208 (net)     1   5.8324    0.0000     0.4411 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_/D (DFFX1)   0.0381  -0.0008 &   0.4403 f
  data arrival time                                                                    0.4403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0151     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.4403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0711


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2       9.6364              0.0000     0.1000 f
  U3363/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3363/Q (AO222X1)                                               0.1212    0.1094 @   0.2094 f
  mem_resp_li[67] (net)                         1      32.0294              0.0000     0.2094 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2094 f
  uce_0__uce/mem_resp_i[67] (net)                      32.0294              0.0000     0.2094 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1214   -0.0202 @   0.1891 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2788    0.2057 @   0.3948 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      84.2993              0.0000     0.3948 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3948 f
  data_mem_pkt_li[10] (net)                            84.2993              0.0000     0.3948 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3948 f
  core/data_mem_pkt_i[11] (net)                        84.2993              0.0000     0.3948 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3948 f
  core/fe/data_mem_pkt_i[11] (net)                     84.2993              0.0000     0.3948 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3948 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 84.2993              0.0000     0.3948 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3948 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          84.2993              0.0000     0.3948 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2788   -0.0781 @   0.3167 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0379    0.0971     0.4139 f
  core/fe/mem/icache/n503 (net)                 1       3.0191              0.0000     0.4139 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0379    0.0000 &   0.4139 f
  data arrival time                                                                    0.4139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  clock reconvergence pessimism                                             0.0000     0.3299
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.3299 r
  library hold time                                                         0.0128     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.4139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U51/IN2 (AND2X1)   0.1651    0.0032 @   0.3573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U51/Q (AND2X1)     0.0378    0.0833     0.4406 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n240 (net)     1   5.5910    0.0000     0.4406 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__59_/D (DFFX1)   0.0378   0.0001 &   0.4407 f
  data arrival time                                                                    0.4407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__59_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0151     0.3693
  data required time                                                                   0.3693
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3693
  data arrival time                                                                   -0.4407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0714


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[106] (net)                          2      11.7019              0.0000     0.1000 r
  U3255/IN6 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3255/Q (AO222X1)                                               0.0662    0.0789     0.1791 r
  mem_resp_li[676] (net)                        1      14.0839              0.0000     0.1791 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.1791 r
  uce_1__uce/mem_resp_i[106] (net)                     14.0839              0.0000     0.1791 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0662   -0.0073 &   0.1718 r
  uce_1__uce/U154/Q (AND2X1)                                      0.1454    0.1125 @   0.2843 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      41.0836              0.0000     0.2843 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.2843 r
  data_mem_pkt_li[572] (net)                           41.0836              0.0000     0.2843 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.2843 r
  core/data_mem_pkt_i[573] (net)                       41.0836              0.0000     0.2843 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.2843 r
  core/be/data_mem_pkt_i[50] (net)                     41.0836              0.0000     0.2843 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.2843 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              41.0836              0.0000     0.2843 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.2843 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       41.0836              0.0000     0.2843 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1458   -0.0235 @   0.2608 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0355    0.0950     0.3558 r
  core/be/be_mem/dcache/n2269 (net)             1       2.7413              0.0000     0.3558 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0355    0.0000 &   0.3559 r
  data arrival time                                                                    0.3559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                             0.0000     0.3102
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3102 r
  library hold time                                                        -0.0259     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.3559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0715


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U46/IN2 (AND2X1)   0.1651    0.0039 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U46/Q (AND2X1)     0.0387    0.0843     0.4423 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n248 (net)     1   6.0810    0.0000     0.4423 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/D (DFFX1)   0.0387  -0.0025 &   0.4398 f
  data arrival time                                                                    0.4398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/CLK (DFFX1)   0.0000   0.3531 r
  library hold time                                                         0.0149     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.4398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U27/IN2 (AND2X1)   0.2212    0.0060 @   0.3111 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U27/Q (AND2X1)     0.0698    0.0962     0.4074 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n308 (net)     1  15.0991    0.0000     0.4074 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_/D (DFFX1)   0.0698  -0.0011 &   0.4063 r
  data arrival time                                                                    0.4063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_/CLK (DFFX1)   0.0000   0.3700 r
  library hold time                                                        -0.0355     0.3345
  data required time                                                                   0.3345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3345
  data arrival time                                                                   -0.4063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U76/IN2 (AND2X1)   0.1651    0.0041 @   0.3581 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U76/Q (AND2X1)     0.0377    0.0840     0.4421 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n192 (net)     1   5.9200    0.0000     0.4421 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/D (DFFX1)   0.0377  -0.0022 &   0.4399 f
  data arrival time                                                                    0.4399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  clock reconvergence pessimism                                             0.0000     0.3529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                         0.0151     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U64/IN2 (AND2X1)   0.1651    0.0028 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U64/Q (AND2X1)     0.0383    0.0840     0.4409 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n216 (net)     1   5.9379    0.0000     0.4409 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/D (DFFX1)   0.0383   0.0001 &   0.4410 f
  data arrival time                                                                    0.4410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0150     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.4410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U44/IN2 (AND2X1)   0.1651    0.0041 @   0.3581 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U44/Q (AND2X1)     0.0414    0.0865     0.4446 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n252 (net)     1   7.1104    0.0000     0.4446 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/D (DFFX1)   0.0414  -0.0049 &   0.4397 f
  data arrival time                                                                    0.4397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                             0.0000     0.3534
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                         0.0143     0.3677
  data required time                                                                   0.3677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3677
  data arrival time                                                                   -0.4397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0719


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U91/IN2 (AND2X1)   0.1651    0.0029 @   0.3569 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U91/Q (AND2X1)     0.0382    0.0840     0.4409 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n164 (net)     1   5.9343    0.0000     0.4409 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__40_/D (DFFX1)   0.0382   0.0001 &   0.4410 f
  data arrival time                                                                    0.4410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__40_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                         0.0151     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.4410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0722


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2       7.8804              0.0000     0.1000 r
  U3216/IN4 (AO222X1)                                             0.0003    0.0001 @   0.1001 r
  U3216/Q (AO222X1)                                               0.0700    0.1138     0.2139 r
  mem_resp_li[641] (net)                        1      15.4058              0.0000     0.2139 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2139 r
  uce_1__uce/mem_resp_i[71] (net)                      15.4058              0.0000     0.2139 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.0700   -0.0204 &   0.1935 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0641    0.0783     0.2718 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      14.3183              0.0000     0.2718 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2718 r
  data_mem_pkt_li[537] (net)                           14.3183              0.0000     0.2718 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2718 r
  core/data_mem_pkt_i[538] (net)                       14.3183              0.0000     0.2718 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2718 r
  core/be/data_mem_pkt_i[15] (net)                     14.3183              0.0000     0.2718 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2718 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              14.3183              0.0000     0.2718 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2718 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       14.3183              0.0000     0.2718 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0641    0.0004 &   0.2723 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0339    0.0773     0.3496 r
  core/be/be_mem/dcache/n2304 (net)             1       2.4485              0.0000     0.3496 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0339    0.0000 &   0.3496 r
  data arrival time                                                                    0.3496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0249     0.2770
  data required time                                                                   0.2770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2770
  data arrival time                                                                   -0.3496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U59/IN2 (AND2X1)   0.1651    0.0033 @   0.3573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U59/Q (AND2X1)     0.0396    0.0846     0.4420 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n224 (net)     1   6.2281    0.0000     0.4420 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/D (DFFX1)   0.0396  -0.0005 &   0.4414 f
  data arrival time                                                                    0.4414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                             0.0000     0.3537
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/CLK (DFFX1)   0.0000   0.3537 r
  library hold time                                                         0.0147     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.4414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0730


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U57/IN2 (AND2X1)   0.1651    0.0039 @   0.3580 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U57/Q (AND2X1)     0.0403    0.0856     0.4436 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n228 (net)     1   6.6970    0.0000     0.4436 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/D (DFFX1)   0.0403  -0.0021 &   0.4415 f
  data arrival time                                                                    0.4415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                         0.0145     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0731


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[103] (net)                          2       8.1930              0.0000     0.1000 r
  U3252/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3252/Q (AO222X1)                                               0.0740    0.0803     0.1803 r
  mem_resp_li[673] (net)                        1      16.8798              0.0000     0.1803 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.1803 r
  uce_1__uce/mem_resp_i[103] (net)                     16.8798              0.0000     0.1803 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0740   -0.0013 &   0.1791 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1019    0.0980     0.2771 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      27.8884              0.0000     0.2771 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.2771 r
  data_mem_pkt_li[569] (net)                           27.8884              0.0000     0.2771 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.2771 r
  core/data_mem_pkt_i[570] (net)                       27.8884              0.0000     0.2771 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.2771 r
  core/be/data_mem_pkt_i[47] (net)                     27.8884              0.0000     0.2771 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.2771 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              27.8884              0.0000     0.2771 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.2771 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       27.8884              0.0000     0.2771 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1019   -0.0046 &   0.2724 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0348    0.0856     0.3581 r
  core/be/be_mem/dcache/n2272 (net)             1       2.4544              0.0000     0.3581 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0348    0.0000 &   0.3581 r
  data arrival time                                                                    0.3581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0257     0.2848
  data required time                                                                   0.2848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2848
  data arrival time                                                                   -0.3581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0733


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[61] (net)                           2      12.4981              0.0000     0.1000 r
  U3205/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3205/Q (AO222X1)                                               0.1625    0.1177 @   0.2180 r
  mem_resp_li[631] (net)                        1      45.8623              0.0000     0.2180 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2180 r
  uce_1__uce/mem_resp_i[61] (net)                      45.8623              0.0000     0.2180 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1631   -0.0388 @   0.1791 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0829    0.0973     0.2764 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      19.8951              0.0000     0.2764 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2764 r
  data_mem_pkt_li[527] (net)                           19.8951              0.0000     0.2764 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2764 r
  core/data_mem_pkt_i[528] (net)                       19.8951              0.0000     0.2764 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2764 r
  core/be/data_mem_pkt_i[5] (net)                      19.8951              0.0000     0.2764 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2764 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               19.8951              0.0000     0.2764 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2764 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        19.8951              0.0000     0.2764 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0829   -0.0024 &   0.2740 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0359    0.0825     0.3565 r
  core/be/be_mem/dcache/n2314 (net)             1       2.9756              0.0000     0.3565 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0359    0.0000 &   0.3565 r
  data arrival time                                                                    0.3565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                        -0.0255     0.2831
  data required time                                                                   0.2831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2831
  data arrival time                                                                   -0.3565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0735


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[64] (net)                          2       7.7638              0.0000     0.1000 r
  U3208/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3208/Q (AO222X1)                                               0.0884    0.1243     0.2243 r
  mem_resp_li[634] (net)                        1      22.2225              0.0000     0.2243 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2243 r
  uce_1__uce/mem_resp_i[64] (net)                      22.2225              0.0000     0.2243 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0884   -0.0178 &   0.2065 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0520    0.0734     0.2800 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3       9.6940              0.0000     0.2800 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2800 r
  data_mem_pkt_li[530] (net)                            9.6940              0.0000     0.2800 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2800 r
  core/data_mem_pkt_i[531] (net)                        9.6940              0.0000     0.2800 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2800 r
  core/be/data_mem_pkt_i[8] (net)                       9.6940              0.0000     0.2800 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2800 r
  core/be/be_mem/data_mem_pkt_i[8] (net)                9.6940              0.0000     0.2800 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2800 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)         9.6940              0.0000     0.2800 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0520    0.0001 &   0.2801 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0347    0.0749     0.3550 r
  core/be/be_mem/dcache/n2311 (net)             1       2.7129              0.0000     0.3550 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0347    0.0000 &   0.3550 r
  data arrival time                                                                    0.3550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                             0.0000     0.3066
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3066 r
  library hold time                                                        -0.0251     0.2815
  data required time                                                                   0.2815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2815
  data arrival time                                                                   -0.3550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0735


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__65_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U5/IN2 (AND2X1)    0.2217    0.0036 @   0.3087 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U5/Q (AND2X1)      0.0627    0.0946     0.4033 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n262 (net)     1  14.0613    0.0000     0.4033 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__65_/D (DFFX1)   0.0627  -0.0097 &   0.3937 r
  data arrival time                                                                    0.3937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__65_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0342     0.3190
  data required time                                                                   0.3190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3190
  data arrival time                                                                   -0.3937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0746


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U55/IN2 (AND2X1)   0.1651    0.0042 @   0.3582 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U55/Q (AND2X1)     0.0413    0.0863     0.4446 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n232 (net)     1   7.0315    0.0000     0.4446 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__57_/D (DFFX1)   0.0413  -0.0017 &   0.4429 f
  data arrival time                                                                    0.4429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                             0.0000     0.3537
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__57_/CLK (DFFX1)   0.0000   0.3537 r
  library hold time                                                         0.0143     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0748


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[88] (net)                          2       9.9268              0.0000     0.1000 r
  U3236/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3236/Q (AO222X1)                                               0.0901    0.1254     0.2256 r
  mem_resp_li[658] (net)                        1      22.9148              0.0000     0.2256 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2256 r
  uce_1__uce/mem_resp_i[88] (net)                      22.9148              0.0000     0.2256 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0901   -0.0248 &   0.2008 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0544    0.0749     0.2758 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      10.5219              0.0000     0.2758 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2758 r
  data_mem_pkt_li[554] (net)                           10.5219              0.0000     0.2758 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2758 r
  core/data_mem_pkt_i[555] (net)                       10.5219              0.0000     0.2758 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2758 r
  core/be/data_mem_pkt_i[32] (net)                     10.5219              0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              10.5219              0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       10.5219              0.0000     0.2758 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0544    0.0002 &   0.2759 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0360    0.0764     0.3523 r
  core/be/be_mem/dcache/n2287 (net)             1       3.1464              0.0000     0.3523 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0360    0.0000 &   0.3523 r
  data arrival time                                                                    0.3523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3030     0.3030
  clock reconvergence pessimism                                             0.0000     0.3030
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3030 r
  library hold time                                                        -0.0256     0.2775
  data required time                                                                   0.2775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2775
  data arrival time                                                                   -0.3523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0749


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U92/IN2 (AND2X1)   0.1651    0.0045 @   0.3586 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U92/Q (AND2X1)     0.0375    0.0848     0.4434 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n162 (net)     1   6.3262    0.0000     0.4434 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__40_/D (DFFX1)   0.0375   0.0002 &   0.4436 f
  data arrival time                                                                    0.4436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                             0.0000     0.3535
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__40_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                         0.0152     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.4436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0749


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[102] (net)                         2      11.3783              0.0000     0.1000 r
  U3251/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3251/Q (AO222X1)                                               0.0753    0.1169     0.2169 r
  mem_resp_li[672] (net)                        1      17.4148              0.0000     0.2169 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2169 r
  uce_1__uce/mem_resp_i[102] (net)                     17.4148              0.0000     0.2169 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0753   -0.0076 &   0.2093 r
  uce_1__uce/U149/Q (AND2X1)                                      0.1047    0.0995     0.3088 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      28.8670              0.0000     0.3088 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3088 r
  data_mem_pkt_li[568] (net)                           28.8670              0.0000     0.3088 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3088 r
  core/data_mem_pkt_i[569] (net)                       28.8670              0.0000     0.3088 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3088 r
  core/be/data_mem_pkt_i[46] (net)                     28.8670              0.0000     0.3088 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3088 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              28.8670              0.0000     0.3088 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3088 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       28.8670              0.0000     0.3088 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1047   -0.0217 &   0.2871 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0372    0.0882     0.3752 r
  core/be/be_mem/dcache/n2273 (net)             1       3.3884              0.0000     0.3752 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0372    0.0000 &   0.3753 r
  data arrival time                                                                    0.3753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                        -0.0263     0.2996
  data required time                                                                   0.2996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2996
  data arrival time                                                                   -0.3753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0757


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      10.9799              0.0000     0.1000 r
  U3224/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3224/Q (AO222X1)                                               0.0725    0.1153     0.2153 r
  mem_resp_li[648] (net)                        1      16.3322              0.0000     0.2153 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2153 r
  uce_1__uce/mem_resp_i[78] (net)                      16.3322              0.0000     0.2153 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0725   -0.0170 &   0.1983 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0622    0.0775     0.2758 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      13.6028              0.0000     0.2758 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2758 r
  data_mem_pkt_li[544] (net)                           13.6028              0.0000     0.2758 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2758 r
  core/data_mem_pkt_i[545] (net)                       13.6028              0.0000     0.2758 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2758 r
  core/be/data_mem_pkt_i[22] (net)                     13.6028              0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              13.6028              0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       13.6028              0.0000     0.2758 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0622    0.0004 &   0.2762 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0344    0.0772     0.3534 r
  core/be/be_mem/dcache/n2297 (net)             1       2.6291              0.0000     0.3534 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0344    0.0000 &   0.3534 r
  data arrival time                                                                    0.3534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0250     0.2768
  data required time                                                                   0.2768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2768
  data arrival time                                                                   -0.3534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0766


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2       9.5044              0.0000     0.1000 r
  U3223/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3223/Q (AO222X1)                                               0.0671    0.1122     0.2123 r
  mem_resp_li[647] (net)                        1      14.4290              0.0000     0.2123 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2123 r
  uce_1__uce/mem_resp_i[77] (net)                      14.4290              0.0000     0.2123 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.0671   -0.0122 &   0.2001 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0621    0.0769     0.2770 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      13.6261              0.0000     0.2770 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2770 r
  data_mem_pkt_li[543] (net)                           13.6261              0.0000     0.2770 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2770 r
  core/data_mem_pkt_i[544] (net)                       13.6261              0.0000     0.2770 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2770 r
  core/be/data_mem_pkt_i[21] (net)                     13.6261              0.0000     0.2770 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2770 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              13.6261              0.0000     0.2770 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2770 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       13.6261              0.0000     0.2770 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0621    0.0004 &   0.2774 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0343    0.0771     0.3545 r
  core/be/be_mem/dcache/n2298 (net)             1       2.5863              0.0000     0.3545 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0343    0.0000 &   0.3545 r
  data arrival time                                                                    0.3545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0250     0.2769
  data required time                                                                   0.2769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2769
  data arrival time                                                                   -0.3545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0776


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place12/INP (INVX0)                                 0.2280    0.0825 @   0.1825 r
  core/be/icc_place12/ZN (INVX0)                                  0.0722    0.0385     0.2210 f
  core/be/n9 (net)                              1       2.3400              0.0000     0.2210 f
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0722    0.0000 &   0.2210 f
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1651    0.1331 @   0.3541 f
  core/be/n1 (net)                             44     103.2536              0.0000     0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3541 f
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.2536              0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.2536      0.0000     0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.2536   0.0000   0.3541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U78/IN2 (AND2X1)   0.1651    0.0042 @   0.3582 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U78/Q (AND2X1)     0.0434    0.0879     0.4462 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n188 (net)     1   7.8507    0.0000     0.4462 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_/D (DFFX1)   0.0434  -0.0024 &   0.4438 f
  data arrival time                                                                    0.4438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3522     0.3522
  clock reconvergence pessimism                                             0.0000     0.3522
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_/CLK (DFFX1)   0.0000   0.3522 r
  library hold time                                                         0.0138     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.4438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0777


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      13.6439              0.0000     0.1000 r
  U3229/IN4 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3229/Q (AO222X1)                                               0.0692    0.1134     0.2138 r
  mem_resp_li[653] (net)                        1      15.0989              0.0000     0.2138 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2138 r
  uce_1__uce/mem_resp_i[83] (net)                      15.0989              0.0000     0.2138 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0692   -0.0144 &   0.1994 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0648    0.0786     0.2780 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      14.5575              0.0000     0.2780 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2780 r
  data_mem_pkt_li[549] (net)                           14.5575              0.0000     0.2780 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2780 r
  core/data_mem_pkt_i[550] (net)                       14.5575              0.0000     0.2780 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2780 r
  core/be/data_mem_pkt_i[27] (net)                     14.5575              0.0000     0.2780 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2780 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              14.5575              0.0000     0.2780 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2780 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       14.5575              0.0000     0.2780 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0648   -0.0013 &   0.2767 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0346    0.0779     0.3546 r
  core/be/be_mem/dcache/n2292 (net)             1       2.6731              0.0000     0.3546 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0346    0.0000 &   0.3546 r
  data arrival time                                                                    0.3546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0251     0.2768
  data required time                                                                   0.2768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2768
  data arrival time                                                                   -0.3546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0779


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[101] (net)                         2      18.0224              0.0000     0.1000 r
  U3250/IN4 (AO222X1)                                             0.0020    0.0007 @   0.1007 r
  U3250/Q (AO222X1)                                               0.0654    0.1111     0.2118 r
  mem_resp_li[671] (net)                        1      13.7316              0.0000     0.2118 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2118 r
  uce_1__uce/mem_resp_i[101] (net)                     13.7316              0.0000     0.2118 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0654   -0.0057 &   0.2061 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1133    0.1024     0.3085 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      31.9989              0.0000     0.3085 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3085 r
  data_mem_pkt_li[567] (net)                           31.9989              0.0000     0.3085 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3085 r
  core/data_mem_pkt_i[568] (net)                       31.9989              0.0000     0.3085 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3085 r
  core/be/data_mem_pkt_i[45] (net)                     31.9989              0.0000     0.3085 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3085 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              31.9989              0.0000     0.3085 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3085 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       31.9989              0.0000     0.3085 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1133   -0.0189 &   0.2895 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0356    0.0887     0.3782 r
  core/be/be_mem/dcache/n2274 (net)             1       2.7159              0.0000     0.3782 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0356    0.0000 &   0.3783 r
  data arrival time                                                                    0.3783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                        -0.0258     0.3003
  data required time                                                                   0.3003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3003
  data arrival time                                                                   -0.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0780


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[98] (net)                          2      17.6312              0.0000     0.1000 r
  U3247/IN4 (AO222X1)                                             0.0018    0.0005 @   0.1005 r
  U3247/Q (AO222X1)                                               0.0650    0.1108     0.2113 r
  mem_resp_li[668] (net)                        1      13.5901              0.0000     0.2113 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2113 r
  uce_1__uce/mem_resp_i[98] (net)                      13.5901              0.0000     0.2113 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0650   -0.0023 &   0.2091 r
  uce_1__uce/U145/Q (AND2X1)                                      0.1129    0.1022     0.3112 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      31.8619              0.0000     0.3112 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3112 r
  data_mem_pkt_li[564] (net)                           31.8619              0.0000     0.3112 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3112 r
  core/data_mem_pkt_i[565] (net)                       31.8619              0.0000     0.3112 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3112 r
  core/be/data_mem_pkt_i[42] (net)                     31.8619              0.0000     0.3112 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3112 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              31.8619              0.0000     0.3112 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3112 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       31.8619              0.0000     0.3112 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1129   -0.0207 &   0.2906 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0348    0.0880     0.3786 r
  core/be/be_mem/dcache/n2277 (net)             1       2.4327              0.0000     0.3786 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0348    0.0000 &   0.3786 r
  data arrival time                                                                    0.3786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                        -0.0255     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.3786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0782


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U10/IN2 (AND2X1)   0.2220    0.0043 @   0.3094 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U10/Q (AND2X1)     0.0627    0.0947     0.4041 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n286 (net)     1  14.0754    0.0000     0.4041 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/D (DFFX1)   0.0627  -0.0054 &   0.3987 r
  data arrival time                                                                    0.3987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                             0.0000     0.3545
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.0000   0.3545 r
  library hold time                                                        -0.0341     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.3987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0783


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2       8.7866              0.0000     0.1000 r
  U3239/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3239/Q (AO222X1)                                               0.0738    0.1159     0.2160 r
  mem_resp_li[661] (net)                        1      16.7984              0.0000     0.2160 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2160 r
  uce_1__uce/mem_resp_i[91] (net)                      16.7984              0.0000     0.2160 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0738   -0.0145 &   0.2015 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0778    0.0858     0.2874 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      19.2294              0.0000     0.2874 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2874 r
  data_mem_pkt_li[557] (net)                           19.2294              0.0000     0.2874 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2874 r
  core/data_mem_pkt_i[558] (net)                       19.2294              0.0000     0.2874 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2874 r
  core/be/data_mem_pkt_i[35] (net)                     19.2294              0.0000     0.2874 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2874 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              19.2294              0.0000     0.2874 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2874 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       19.2294              0.0000     0.2874 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0778   -0.0109 &   0.2765 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0344    0.0802     0.3567 r
  core/be/be_mem/dcache/n2284 (net)             1       2.3887              0.0000     0.3567 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0344    0.0000 &   0.3567 r
  data arrival time                                                                    0.3567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                        -0.0250     0.2781
  data required time                                                                   0.2781
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2781
  data arrival time                                                                   -0.3567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0786


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      11.8487              0.0000     0.1000 r
  U3230/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3230/Q (AO222X1)                                               0.0675    0.1123     0.2124 r
  mem_resp_li[654] (net)                        1      14.4733              0.0000     0.2124 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2124 r
  uce_1__uce/mem_resp_i[84] (net)                      14.4733              0.0000     0.2124 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0675   -0.0125 &   0.1999 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0650    0.0785     0.2784 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      14.6700              0.0000     0.2784 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2784 r
  data_mem_pkt_li[550] (net)                           14.6700              0.0000     0.2784 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2784 r
  core/data_mem_pkt_i[551] (net)                       14.6700              0.0000     0.2784 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2784 r
  core/be/data_mem_pkt_i[28] (net)                     14.6700              0.0000     0.2784 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2784 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              14.6700              0.0000     0.2784 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2784 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       14.6700              0.0000     0.2784 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0650   -0.0011 &   0.2773 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0352    0.0784     0.3557 r
  core/be/be_mem/dcache/n2291 (net)             1       2.8910              0.0000     0.3557 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0352    0.0000 &   0.3557 r
  data arrival time                                                                    0.3557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                        -0.0253     0.2764
  data required time                                                                   0.2764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2764
  data arrival time                                                                   -0.3557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0793


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      14.9428              0.0000     0.1000 f
  U3205/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3205/Q (AO222X1)                                               0.1606    0.1637 @   0.2641 f
  mem_resp_li[631] (net)                        1      45.8575              0.0000     0.2641 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2641 f
  uce_1__uce/mem_resp_i[61] (net)                      45.8575              0.0000     0.2641 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1606   -0.0410 @   0.2230 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0778    0.1066     0.3296 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      18.9936              0.0000     0.3296 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3296 f
  data_mem_pkt_li[527] (net)                           18.9936              0.0000     0.3296 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3296 f
  core/data_mem_pkt_i[528] (net)                       18.9936              0.0000     0.3296 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3296 f
  core/be/data_mem_pkt_i[5] (net)                      18.9936              0.0000     0.3296 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3296 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               18.9936              0.0000     0.3296 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3296 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        18.9936              0.0000     0.3296 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0778   -0.0023 &   0.3273 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0374    0.0733     0.4006 f
  core/be/be_mem/dcache/n2314 (net)             1       2.8032              0.0000     0.4006 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0374    0.0000 &   0.4006 f
  data arrival time                                                                    0.4006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                         0.0125     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.4006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0795


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2       9.3855              0.0000     0.1000 r
  U3209/IN4 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3209/Q (AO222X1)                                               0.0834    0.1215     0.2214 r
  mem_resp_li[635] (net)                        1      20.3886              0.0000     0.2214 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2214 r
  uce_1__uce/mem_resp_i[65] (net)                      20.3886              0.0000     0.2214 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0834   -0.0105 &   0.2110 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0470    0.0701     0.2811 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3       7.9596              0.0000     0.2811 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2811 r
  data_mem_pkt_li[531] (net)                            7.9596              0.0000     0.2811 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2811 r
  core/data_mem_pkt_i[532] (net)                        7.9596              0.0000     0.2811 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2811 r
  core/be/data_mem_pkt_i[9] (net)                       7.9596              0.0000     0.2811 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2811 r
  core/be/be_mem/data_mem_pkt_i[9] (net)                7.9596              0.0000     0.2811 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2811 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)         7.9596              0.0000     0.2811 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0470    0.0000 &   0.2811 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0366    0.0750     0.3561 r
  core/be/be_mem/dcache/n2310 (net)             1       3.3506              0.0000     0.3561 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0366    0.0000 &   0.3562 r
  data arrival time                                                                    0.3562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                        -0.0258     0.2761
  data required time                                                                   0.2761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2761
  data arrival time                                                                   -0.3562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0801


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[81] (net)                           2      11.9431              0.0000     0.1000 r
  U3227/IN6 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3227/Q (AO222X1)                                               0.1738    0.1250 @   0.2251 r
  mem_resp_li[651] (net)                        1      49.5634              0.0000     0.2251 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2251 r
  uce_1__uce/mem_resp_i[81] (net)                      49.5634              0.0000     0.2251 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1746   -0.0344 @   0.1907 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0802    0.0968     0.2874 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      18.7392              0.0000     0.2874 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2874 r
  data_mem_pkt_li[547] (net)                           18.7392              0.0000     0.2874 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2874 r
  core/data_mem_pkt_i[548] (net)                       18.7392              0.0000     0.2874 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2874 r
  core/be/data_mem_pkt_i[25] (net)                     18.7392              0.0000     0.2874 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2874 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              18.7392              0.0000     0.2874 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2874 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       18.7392              0.0000     0.2874 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0802   -0.0047 &   0.2828 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0346    0.0808     0.3636 r
  core/be/be_mem/dcache/n2294 (net)             1       2.4309              0.0000     0.3636 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0346    0.0000 &   0.3636 r
  data arrival time                                                                    0.3636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                        -0.0251     0.2834
  data required time                                                                   0.2834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2834
  data arrival time                                                                   -0.3636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0802


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2       7.8302              0.0000     0.1000 r
  U3210/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3210/Q (AO222X1)                                               0.0695    0.1135     0.2135 r
  mem_resp_li[636] (net)                        1      15.1978              0.0000     0.2135 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2135 r
  uce_1__uce/mem_resp_i[66] (net)                      15.1978              0.0000     0.2135 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0695   -0.0090 &   0.2045 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0625    0.0774     0.2818 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      13.7451              0.0000     0.2818 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2818 r
  data_mem_pkt_li[532] (net)                           13.7451              0.0000     0.2818 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2818 r
  core/data_mem_pkt_i[533] (net)                       13.7451              0.0000     0.2818 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2818 r
  core/be/data_mem_pkt_i[10] (net)                     13.7451              0.0000     0.2818 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2818 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              13.7451              0.0000     0.2818 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2818 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       13.7451              0.0000     0.2818 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0625   -0.0032 &   0.2786 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0356    0.0781     0.3567 r
  core/be/be_mem/dcache/n2309 (net)             1       3.0217              0.0000     0.3567 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0356    0.0000 &   0.3567 r
  data arrival time                                                                    0.3567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3019 r
  library hold time                                                        -0.0254     0.2765
  data required time                                                                   0.2765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2765
  data arrival time                                                                   -0.3567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0802


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2       8.7483              0.0000     0.1000 f
  U3381/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3381/Q (AO222X1)                                               0.1151    0.1094     0.2095 f
  mem_resp_li[82] (net)                         1      31.5840              0.0000     0.2095 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2095 f
  uce_0__uce/mem_resp_i[82] (net)                      31.5840              0.0000     0.2095 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1151   -0.0121 &   0.1974 f
  uce_0__uce/U180/Q (AND2X1)                                      0.3030    0.2098 @   0.4072 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3      90.5146              0.0000     0.4072 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.4072 f
  data_mem_pkt_li[25] (net)                            90.5146              0.0000     0.4072 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.4072 f
  core/data_mem_pkt_i[26] (net)                        90.5146              0.0000     0.4072 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.4072 f
  core/fe/data_mem_pkt_i[26] (net)                     90.5146              0.0000     0.4072 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.4072 f
  core/fe/mem/data_mem_pkt_i[26] (net)                 90.5146              0.0000     0.4072 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.4072 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)          90.5146              0.0000     0.4072 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.3030   -0.0832 @   0.3240 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0378    0.0985     0.4225 f
  core/fe/mem/icache/n518 (net)                 1       2.9182              0.0000     0.4225 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0378    0.0000 &   0.4226 f
  data arrival time                                                                    0.4226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3291     0.3291
  clock reconvergence pessimism                                             0.0000     0.3291
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.3291 r
  library hold time                                                         0.0128     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.4226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0806


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (bp_be_calculator_top_02_0)   0.0000    0.3051 r
  core/be/be_calculator/reset_i_hfs_netlink_72 (net)  106.2751              0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (bp_be_pipe_mem_02_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_76 (net) 106.2751      0.0000     0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_81 (net) 106.2751   0.0000   0.3051 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U9/IN2 (AND2X1)    0.2217    0.0036 @   0.3087 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U9/Q (AND2X1)      0.0624    0.0944     0.4031 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n282 (net)     1  13.9157    0.0000     0.4031 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/D (DFFX1)   0.0624  -0.0032 &   0.3999 r
  data arrival time                                                                    0.3999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0341     0.3191
  data required time                                                                   0.3191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3191
  data arrival time                                                                   -0.3999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0807


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[68] (net)                          2       8.4085              0.0000     0.1000 r
  U3213/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3213/Q (AO222X1)                                               0.0930    0.1269     0.2268 r
  mem_resp_li[638] (net)                        1      23.9021              0.0000     0.2268 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2268 r
  uce_1__uce/mem_resp_i[68] (net)                      23.9021              0.0000     0.2268 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0930   -0.0177 &   0.2091 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0594    0.0781     0.2872 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      12.3012              0.0000     0.2872 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2872 r
  data_mem_pkt_li[534] (net)                           12.3012              0.0000     0.2872 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2872 r
  core/data_mem_pkt_i[535] (net)                       12.3012              0.0000     0.2872 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2872 r
  core/be/data_mem_pkt_i[12] (net)                     12.3012              0.0000     0.2872 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2872 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              12.3012              0.0000     0.2872 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2872 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       12.3012              0.0000     0.2872 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0594    0.0002 &   0.2874 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0341    0.0763     0.3638 r
  core/be/be_mem/dcache/n2307 (net)             1       2.5346              0.0000     0.3638 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0341    0.0000 &   0.3638 r
  data arrival time                                                                    0.3638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0250     0.2827
  data required time                                                                   0.2827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2827
  data arrival time                                                                   -0.3638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0811


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (bsg_dff_reset_width_p39_3)   0.0000   0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/U4/IN2 (AND2X1)                    0.2877    0.0003 @   0.3677 f
  core/be/be_mem/csr/mtvec_reg/U4/Q (AND2X1)                      0.0251    0.0889     0.4566 f
  core/be/be_mem/csr/mtvec_reg/n7 (net)         1       2.0936              0.0000     0.4566 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_38_/D (DFFX1)           0.0251    0.0000 &   0.4566 f
  data arrival time                                                                    0.4566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_mem/csr/mtvec_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.3542 r
  library hold time                                                         0.0196     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0828


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U13/IN2 (AND2X1)                   0.2877    0.0005 @   0.3679 f
  core/be/be_mem/csr/stval_reg/U13/Q (AND2X1)                     0.0264    0.0890     0.4569 f
  core/be/be_mem/csr/stval_reg/n25 (net)        1       2.1486              0.0000     0.4569 f
  core/be/be_mem/csr/stval_reg/data_r_reg_31_/D (DFFX1)           0.0264    0.0000 &   0.4569 f
  data arrival time                                                                    0.4569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/stval_reg/data_r_reg_31_/CLK (DFFX1)                   0.0000     0.3541 r
  library hold time                                                         0.0193     0.3734
  data required time                                                                   0.3734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3734
  data arrival time                                                                   -0.4569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0835


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U38/IN2 (AND2X1)                   0.2877    0.0005 @   0.3680 f
  core/be/be_mem/csr/stval_reg/U38/Q (AND2X1)                     0.0262    0.0891     0.4571 f
  core/be/be_mem/csr/stval_reg/n58 (net)        1       2.2101              0.0000     0.4571 f
  core/be/be_mem/csr/stval_reg/data_r_reg_8_/D (DFFX1)            0.0262    0.0000 &   0.4571 f
  data arrival time                                                                    0.4571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_mem/csr/stval_reg/data_r_reg_8_/CLK (DFFX1)                    0.0000     0.3542 r
  library hold time                                                         0.0193     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0836


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U38/IN2 (AND2X1)                   0.2877    0.0005 @   0.3680 f
  core/be/be_mem/csr/mtval_reg/U38/Q (AND2X1)                     0.0262    0.0892     0.4572 f
  core/be/be_mem/csr/mtval_reg/n58 (net)        1       2.2344              0.0000     0.4572 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_8_/D (DFFX1)            0.0262    0.0000 &   0.4572 f
  data arrival time                                                                    0.4572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_mem/csr/mtval_reg/data_r_reg_8_/CLK (DFFX1)                    0.0000     0.3542 r
  library hold time                                                         0.0193     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0836


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (bsg_dff_reset_width_p39_2)          0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/U38/IN2 (AND2X1)                   0.2877    0.0007 @   0.3682 f
  core/be/be_mem/csr/stvec_reg/U38/Q (AND2X1)                     0.0253    0.0890     0.4572 f
  core/be/be_mem/csr/stvec_reg/n14 (net)        1       2.1730              0.0000     0.4572 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_6_/D (DFFX1)            0.0253    0.0000 &   0.4572 f
  data arrival time                                                                    0.4572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/stvec_reg/data_r_reg_6_/CLK (DFFX1)                    0.0000     0.3538 r
  library hold time                                                         0.0195     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0839


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[100] (net)                          2      13.1973              0.0000     0.1000 r
  U3249/IN5 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3249/Q (AO222X1)                                               0.1524    0.1136 @   0.2138 r
  mem_resp_li[670] (net)                        1      42.6471              0.0000     0.2138 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2138 r
  uce_1__uce/mem_resp_i[100] (net)                     42.6471              0.0000     0.2138 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1529   -0.0256 @   0.1882 r
  uce_1__uce/U147/Q (AND2X1)                                      0.1105    0.1102     0.2984 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      29.9376              0.0000     0.2984 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2984 r
  data_mem_pkt_li[566] (net)                           29.9376              0.0000     0.2984 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2984 r
  core/data_mem_pkt_i[567] (net)                       29.9376              0.0000     0.2984 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2984 r
  core/be/data_mem_pkt_i[44] (net)                     29.9376              0.0000     0.2984 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2984 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              29.9376              0.0000     0.2984 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2984 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       29.9376              0.0000     0.2984 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1105   -0.0181 &   0.2804 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0360    0.0884     0.3688 r
  core/be/be_mem/dcache/n2275 (net)             1       2.8863              0.0000     0.3688 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0360    0.0000 &   0.3688 r
  data arrival time                                                                    0.3688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                             0.0000     0.3109
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3109 r
  library hold time                                                        -0.0261     0.2848
  data required time                                                                   0.2848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2848
  data arrival time                                                                   -0.3688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0840


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2       9.8693              0.0000     0.1000 r
  U3222/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3222/Q (AO222X1)                                               0.0684    0.1128     0.2129 r
  mem_resp_li[646] (net)                        1      14.8004              0.0000     0.2129 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2129 r
  uce_1__uce/mem_resp_i[76] (net)                      14.8004              0.0000     0.2129 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0684   -0.0038 &   0.2091 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0606    0.0762     0.2853 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      13.0661              0.0000     0.2853 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2853 r
  data_mem_pkt_li[542] (net)                           13.0661              0.0000     0.2853 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2853 r
  core/data_mem_pkt_i[543] (net)                       13.0661              0.0000     0.2853 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2853 r
  core/be/data_mem_pkt_i[20] (net)                     13.0661              0.0000     0.2853 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2853 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              13.0661              0.0000     0.2853 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2853 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       13.0661              0.0000     0.2853 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0606   -0.0016 &   0.2837 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0348    0.0771     0.3608 r
  core/be/be_mem/dcache/n2299 (net)             1       2.7686              0.0000     0.3608 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0348    0.0000 &   0.3608 r
  data arrival time                                                                    0.3608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0252     0.2767
  data required time                                                                   0.2767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2767
  data arrival time                                                                   -0.3608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0840


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U37/IN2 (AND2X1)                   0.2877    0.0005 @   0.3680 f
  core/be/be_mem/csr/stval_reg/U37/Q (AND2X1)                     0.0268    0.0894     0.4574 f
  core/be/be_mem/csr/stval_reg/n57 (net)        1       2.3324              0.0000     0.4574 f
  core/be/be_mem/csr/stval_reg/data_r_reg_9_/D (DFFX1)            0.0268    0.0000 &   0.4574 f
  data arrival time                                                                    0.4574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_mem/csr/stval_reg/data_r_reg_9_/CLK (DFFX1)                    0.0000     0.3542 r
  library hold time                                                         0.0192     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0840


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U10/IN2 (AND2X1)                   0.2877    0.0015 @   0.3689 f
  core/be/be_mem/csr/mtval_reg/U10/Q (AND2X1)                     0.0253    0.0890     0.4579 f
  core/be/be_mem/csr/mtval_reg/n19 (net)        1       2.1665              0.0000     0.4579 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_34_/D (DFFX1)           0.0253    0.0000 &   0.4579 f
  data arrival time                                                                    0.4579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_mem/csr/mtval_reg/data_r_reg_34_/CLK (DFFX1)                   0.0000     0.3542 r
  library hold time                                                         0.0195     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.4579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0842


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U35/IN2 (AND2X1)                   0.2877    0.0005 @   0.3679 f
  core/be/be_mem/csr/stval_reg/U35/Q (AND2X1)                     0.0270    0.0896     0.4575 f
  core/be/be_mem/csr/stval_reg/n55 (net)        1       2.4172              0.0000     0.4575 f
  core/be/be_mem/csr/stval_reg/data_r_reg_11_/D (DFFX1)           0.0270    0.0000 &   0.4575 f
  data arrival time                                                                    0.4575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/stval_reg/data_r_reg_11_/CLK (DFFX1)                   0.0000     0.3541 r
  library hold time                                                         0.0191     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0842


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      13.1014              0.0000     0.1000 r
  U3232/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3232/Q (AO222X1)                                               0.0642    0.1102     0.2106 r
  mem_resp_li[655] (net)                        1      13.3148              0.0000     0.2106 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2106 r
  uce_1__uce/mem_resp_i[85] (net)                      13.3148              0.0000     0.2106 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0642   -0.0049 &   0.2057 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0697    0.0806     0.2863 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      16.3933              0.0000     0.2863 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2863 r
  data_mem_pkt_li[551] (net)                           16.3933              0.0000     0.2863 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2863 r
  core/data_mem_pkt_i[552] (net)                       16.3933              0.0000     0.2863 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2863 r
  core/be/data_mem_pkt_i[29] (net)                     16.3933              0.0000     0.2863 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2863 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              16.3933              0.0000     0.2863 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2863 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       16.3933              0.0000     0.2863 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0697   -0.0037 &   0.2827 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0340    0.0784     0.3611 r
  core/be/be_mem/dcache/n2290 (net)             1       2.3951              0.0000     0.3611 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0340    0.0000 &   0.3611 r
  data arrival time                                                                    0.3611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3017     0.3017
  clock reconvergence pessimism                                             0.0000     0.3017
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3017 r
  library hold time                                                        -0.0249     0.2768
  data required time                                                                   0.2768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2768
  data arrival time                                                                   -0.3611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0843


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[120] (net)                         2      11.6557              0.0000     0.1000 r
  U3270/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3270/Q (AO222X1)                                               0.0836    0.1216     0.2218 r
  mem_resp_li[690] (net)                        1      20.4702              0.0000     0.2218 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2218 r
  uce_1__uce/mem_resp_i[120] (net)                     20.4702              0.0000     0.2218 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0836   -0.0114 &   0.2104 r
  uce_1__uce/U169/Q (AND2X1)                                      0.0962    0.0964     0.3067 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      25.7808              0.0000     0.3067 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3067 r
  data_mem_pkt_li[586] (net)                           25.7808              0.0000     0.3067 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3067 r
  core/data_mem_pkt_i[587] (net)                       25.7808              0.0000     0.3067 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3067 r
  core/be/data_mem_pkt_i[64] (net)                     25.7808              0.0000     0.3067 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3067 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              25.7808              0.0000     0.3067 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3067 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       25.7808              0.0000     0.3067 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0962   -0.0083 &   0.2984 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0367    0.0858     0.3842 r
  core/be/be_mem/dcache/n2255 (net)             1       3.1423              0.0000     0.3842 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0367    0.0000 &   0.3843 r
  data arrival time                                                                    0.3843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                        -0.0261     0.3000
  data required time                                                                   0.3000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3000
  data arrival time                                                                   -0.3843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0843


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (bsg_dff_reset_width_p39_3)   0.0000   0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/U14/IN2 (AND2X1)                   0.2877    0.0008 @   0.3682 f
  core/be/be_mem/csr/mtvec_reg/U14/Q (AND2X1)                     0.0255    0.0892     0.4574 f
  core/be/be_mem/csr/mtvec_reg/n25 (net)        1       2.2496              0.0000     0.4574 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_29_/D (DFFX1)           0.0255    0.0000 &   0.4574 f
  data arrival time                                                                    0.4574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                             0.0000     0.3536
  core/be/be_mem/csr/mtvec_reg/data_r_reg_29_/CLK (DFFX1)                   0.0000     0.3536 r
  library hold time                                                         0.0195     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.4574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0844


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      12.5727              0.0000     0.1000 f
  U3227/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3227/Q (AO222X1)                                               0.1721    0.1696 @   0.2696 f
  mem_resp_li[651] (net)                        1      49.5586              0.0000     0.2696 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2696 f
  uce_1__uce/mem_resp_i[81] (net)                      49.5586              0.0000     0.2696 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1721   -0.0364 @   0.2332 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0745    0.1060     0.3392 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      17.8378              0.0000     0.3392 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3392 f
  data_mem_pkt_li[547] (net)                           17.8378              0.0000     0.3392 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3392 f
  core/data_mem_pkt_i[548] (net)                       17.8378              0.0000     0.3392 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3392 f
  core/be/data_mem_pkt_i[25] (net)                     17.8378              0.0000     0.3392 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3392 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              17.8378              0.0000     0.3392 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3392 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       17.8378              0.0000     0.3392 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0745   -0.0049 &   0.3343 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0358    0.0715     0.4058 f
  core/be/be_mem/dcache/n2294 (net)             1       2.2585              0.0000     0.4058 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0358    0.0000 &   0.4058 f
  data arrival time                                                                    0.4058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                         0.0129     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.4058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0844


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (bsg_dff_reset_width_p39_2)          0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/U4/IN2 (AND2X1)                    0.2877    0.0005 @   0.3679 f
  core/be/be_mem/csr/stvec_reg/U4/Q (AND2X1)                      0.0266    0.0901     0.4579 f
  core/be/be_mem/csr/stvec_reg/n78 (net)        1       2.6320              0.0000     0.4579 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_38_/D (DFFX1)           0.0266    0.0000 &   0.4580 f
  data arrival time                                                                    0.4580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/stvec_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.3541 r
  library hold time                                                         0.0192     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0847


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (bsg_dff_reset_width_p39_2)          0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/U35/IN2 (AND2X1)                   0.2877    0.0007 @   0.3682 f
  core/be/be_mem/csr/stvec_reg/U35/Q (AND2X1)                     0.0262    0.0897     0.4578 f
  core/be/be_mem/csr/stvec_reg/n20 (net)        1       2.4485              0.0000     0.4578 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_9_/D (DFFX1)            0.0262    0.0000 &   0.4578 f
  data arrival time                                                                    0.4578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/stvec_reg/data_r_reg_9_/CLK (DFFX1)                    0.0000     0.3538 r
  library hold time                                                         0.0193     0.3732
  data required time                                                                   0.3732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3732
  data arrival time                                                                   -0.4578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0847


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (bsg_dff_reset_width_p39_2)          0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stvec_reg/U5/IN2 (AND2X1)                    0.2877    0.0006 @   0.3680 f
  core/be/be_mem/csr/stvec_reg/U5/Q (AND2X1)                      0.0265    0.0900     0.4580 f
  core/be/be_mem/csr/stvec_reg/n76 (net)        1       2.5898              0.0000     0.4580 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_37_/D (DFFX1)           0.0265    0.0000 &   0.4580 f
  data arrival time                                                                    0.4580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                             0.0000     0.3540
  core/be/be_mem/csr/stvec_reg/data_r_reg_37_/CLK (DFFX1)                   0.0000     0.3540 r
  library hold time                                                         0.0193     0.3732
  data required time                                                                   0.3732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3732
  data arrival time                                                                   -0.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0848


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (bsg_dff_reset_width_p39_3)   0.0000   0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/U35/IN2 (AND2X1)                   0.2877    0.0007 @   0.3681 f
  core/be/be_mem/csr/mtvec_reg/U35/Q (AND2X1)                     0.0265    0.0899     0.4580 f
  core/be/be_mem/csr/mtvec_reg/n54 (net)        1       2.5734              0.0000     0.4580 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_9_/D (DFFX1)            0.0265    0.0000 &   0.4580 f
  data arrival time                                                                    0.4580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/mtvec_reg/data_r_reg_9_/CLK (DFFX1)                    0.0000     0.3538 r
  library hold time                                                         0.0193     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0850


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U37/IN2 (AND2X1)                   0.2877    0.0013 @   0.3687 f
  core/be/be_mem/csr/mtval_reg/U37/Q (AND2X1)                     0.0267    0.0896     0.4583 f
  core/be/be_mem/csr/mtval_reg/n57 (net)        1       2.4031              0.0000     0.4583 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_9_/D (DFFX1)            0.0267    0.0000 &   0.4583 f
  data arrival time                                                                    0.4583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/mtval_reg/data_r_reg_9_/CLK (DFFX1)                    0.0000     0.3541 r
  library hold time                                                         0.0192     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0850


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U44/IN2 (AND2X1)                   0.2877    0.0017 @   0.3691 f
  core/be/be_mem/csr/stval_reg/U44/Q (AND2X1)                     0.0261    0.0891     0.4583 f
  core/be/be_mem/csr/stval_reg/n64 (net)        1       2.2160              0.0000     0.4583 f
  core/be/be_mem/csr/stval_reg/data_r_reg_2_/D (DFFX1)            0.0261    0.0000 &   0.4583 f
  data arrival time                                                                    0.4583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                             0.0000     0.3539
  core/be/be_mem/csr/stval_reg/data_r_reg_2_/CLK (DFFX1)                    0.0000     0.3539 r
  library hold time                                                         0.0194     0.3732
  data required time                                                                   0.3732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3732
  data arrival time                                                                   -0.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0851


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U5/IN2 (AND2X1)                    0.2877    0.0012 @   0.3687 f
  core/be/be_mem/csr/mtval_reg/U5/Q (AND2X1)                      0.0275    0.0895     0.4582 f
  core/be/be_mem/csr/mtval_reg/n9 (net)         1       2.3960              0.0000     0.4582 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_39_/D (DFFX1)           0.0275    0.0000 &   0.4582 f
  data arrival time                                                                    0.4582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/mtval_reg/data_r_reg_39_/CLK (DFFX1)                   0.0000     0.3541 r
  library hold time                                                         0.0190     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.4582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0851


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U44/IN2 (AND2X1)                   0.2877    0.0015 @   0.3689 f
  core/be/be_mem/csr/mtval_reg/U44/Q (AND2X1)                     0.0268    0.0896     0.4585 f
  core/be/be_mem/csr/mtval_reg/n64 (net)        1       2.4287              0.0000     0.4585 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_2_/D (DFFX1)            0.0268    0.0000 &   0.4585 f
  data arrival time                                                                    0.4585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/mtval_reg/data_r_reg_2_/CLK (DFFX1)                    0.0000     0.3543 r
  library hold time                                                         0.0192     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0851


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U13/IN2 (AND2X1)                   0.2877    0.0005 @   0.3680 f
  core/be/be_mem/csr/mtval_reg/U13/Q (AND2X1)                     0.0280    0.0902     0.4582 f
  core/be/be_mem/csr/mtval_reg/n25 (net)        1       2.6908              0.0000     0.4582 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_31_/D (DFFX1)           0.0280    0.0000 &   0.4582 f
  data arrival time                                                                    0.4582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/mtval_reg/data_r_reg_31_/CLK (DFFX1)                   0.0000     0.3541 r
  library hold time                                                         0.0189     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.4582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0852


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      12.4531              0.0000     0.1000 f
  U3249/IN4 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3249/Q (AO222X1)                                               0.1510    0.1586 @   0.2586 f
  mem_resp_li[670] (net)                        1      42.6423              0.0000     0.2586 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2586 f
  uce_1__uce/mem_resp_i[100] (net)                     42.6423              0.0000     0.2586 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1510   -0.0272 @   0.2314 f
  uce_1__uce/U147/Q (AND2X1)                                      0.1067    0.1219     0.3532 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      29.0361              0.0000     0.3532 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3532 f
  data_mem_pkt_li[566] (net)                           29.0361              0.0000     0.3532 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3532 f
  core/data_mem_pkt_i[567] (net)                       29.0361              0.0000     0.3532 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3532 f
  core/be/data_mem_pkt_i[44] (net)                     29.0361              0.0000     0.3532 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3532 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              29.0361              0.0000     0.3532 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3532 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       29.0361              0.0000     0.3532 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1067   -0.0191 &   0.3342 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0365    0.0775     0.4117 f
  core/be/be_mem/dcache/n2275 (net)             1       2.7139              0.0000     0.4117 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0365    0.0000 &   0.4117 f
  data arrival time                                                                    0.4117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                             0.0000     0.3109
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3109 r
  library hold time                                                         0.0156     0.3265
  data required time                                                                   0.3265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3265
  data arrival time                                                                   -0.4117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0853


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[86] (net)                          2      10.2337              0.0000     0.1000 r
  U3233/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3233/Q (AO222X1)                                               0.0816    0.1205     0.2206 r
  mem_resp_li[656] (net)                        1      19.7412              0.0000     0.2206 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2206 r
  uce_1__uce/mem_resp_i[86] (net)                      19.7412              0.0000     0.2206 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0816   -0.0113 &   0.2094 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0611    0.0779     0.2872 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      13.0826              0.0000     0.2872 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2872 r
  data_mem_pkt_li[552] (net)                           13.0826              0.0000     0.2872 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2872 r
  core/data_mem_pkt_i[553] (net)                       13.0826              0.0000     0.2872 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2872 r
  core/be/data_mem_pkt_i[30] (net)                     13.0826              0.0000     0.2872 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2872 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              13.0826              0.0000     0.2872 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2872 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       13.0826              0.0000     0.2872 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0611   -0.0018 &   0.2855 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0354    0.0776     0.3631 r
  core/be/be_mem/dcache/n2289 (net)             1       2.9668              0.0000     0.3631 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0354    0.0000 &   0.3631 r
  data arrival time                                                                    0.3631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3031     0.3031
  clock reconvergence pessimism                                             0.0000     0.3031
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3031 r
  library hold time                                                        -0.0254     0.2777
  data required time                                                                   0.2777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2777
  data arrival time                                                                   -0.3631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0854


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[92] (net)                          2      10.9622              0.0000     0.1000 r
  U3240/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3240/Q (AO222X1)                                               0.0657    0.1112     0.2113 r
  mem_resp_li[662] (net)                        1      13.8908              0.0000     0.2113 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2113 r
  uce_1__uce/mem_resp_i[92] (net)                      13.8908              0.0000     0.2113 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0657   -0.0108 &   0.2005 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0818    0.0870     0.2875 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      20.7817              0.0000     0.2875 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2875 r
  data_mem_pkt_li[558] (net)                           20.7817              0.0000     0.2875 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2875 r
  core/data_mem_pkt_i[559] (net)                       20.7817              0.0000     0.2875 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2875 r
  core/be/data_mem_pkt_i[36] (net)                     20.7817              0.0000     0.2875 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2875 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              20.7817              0.0000     0.2875 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2875 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       20.7817              0.0000     0.2875 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0818   -0.0062 &   0.2814 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0357    0.0818     0.3632 r
  core/be/be_mem/dcache/n2283 (net)             1       2.7529              0.0000     0.3632 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0357    0.0000 &   0.3632 r
  data arrival time                                                                    0.3632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                        -0.0255     0.2777
  data required time                                                                   0.2777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2777
  data arrival time                                                                   -0.3632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0854


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U10/IN2 (AND2X1)                   0.2877    0.0017 @   0.3691 f
  core/be/be_mem/csr/stval_reg/U10/Q (AND2X1)                     0.0259    0.0895     0.4587 f
  core/be/be_mem/csr/stval_reg/n19 (net)        1       2.3971              0.0000     0.4587 f
  core/be/be_mem/csr/stval_reg/data_r_reg_34_/D (DFFX1)           0.0259    0.0000 &   0.4587 f
  data arrival time                                                                    0.4587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/stval_reg/data_r_reg_34_/CLK (DFFX1)                   0.0000     0.3538 r
  library hold time                                                         0.0194     0.3732
  data required time                                                                   0.3732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3732
  data arrival time                                                                   -0.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0855


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U24/IN2 (AND2X1)                   0.2877    0.0015 @   0.3690 f
  core/be/be_mem/csr/mtval_reg/U24/Q (AND2X1)                     0.0273    0.0900     0.4589 f
  core/be/be_mem/csr/mtval_reg/n45 (net)        1       2.5846              0.0000     0.4589 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_21_/D (DFFX1)           0.0273    0.0000 &   0.4589 f
  data arrival time                                                                    0.4589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/mtval_reg/data_r_reg_21_/CLK (DFFX1)                   0.0000     0.3543 r
  library hold time                                                         0.0191     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.4589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0856


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (bsg_dff_reset_width_p39_3)   0.0000   0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/U22/IN2 (AND2X1)                   0.2877    0.0012 @   0.3687 f
  core/be/be_mem/csr/mtvec_reg/U22/Q (AND2X1)                     0.0266    0.0900     0.4587 f
  core/be/be_mem/csr/mtvec_reg/n41 (net)        1       2.6089              0.0000     0.4587 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_21_/D (DFFX1)           0.0266    0.0000 &   0.4587 f
  data arrival time                                                                    0.4587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/mtvec_reg/data_r_reg_21_/CLK (DFFX1)                   0.0000     0.3538 r
  library hold time                                                         0.0192     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0857


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U6/IN2 (AND2X1)                    0.2877    0.0015 @   0.3689 f
  core/be/be_mem/csr/stval_reg/U6/Q (AND2X1)                      0.0267    0.0896     0.4585 f
  core/be/be_mem/csr/stval_reg/n11 (net)        1       2.4297              0.0000     0.4585 f
  core/be/be_mem/csr/stval_reg/data_r_reg_38_/D (DFFX1)           0.0267    0.0000 &   0.4585 f
  data arrival time                                                                    0.4585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                             0.0000     0.3536
  core/be/be_mem/csr/stval_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.3536 r
  library hold time                                                         0.0192     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.4585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0858


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U6/IN2 (AND2X1)                    0.2877    0.0013 @   0.3687 f
  core/be/be_mem/csr/mtval_reg/U6/Q (AND2X1)                      0.0274    0.0903     0.4590 f
  core/be/be_mem/csr/mtval_reg/n11 (net)        1       2.7523              0.0000     0.4590 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_38_/D (DFFX1)           0.0274    0.0000 &   0.4591 f
  data arrival time                                                                    0.4591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/mtval_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.3541 r
  library hold time                                                         0.0190     0.3732
  data required time                                                                   0.3732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3732
  data arrival time                                                                   -0.4591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0859


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U12/IN2 (AND2X1)                   0.2877    0.0016 @   0.3690 f
  core/be/be_mem/csr/stval_reg/U12/Q (AND2X1)                     0.0264    0.0899     0.4588 f
  core/be/be_mem/csr/stval_reg/n23 (net)        1       2.5396              0.0000     0.4588 f
  core/be/be_mem/csr/stval_reg/data_r_reg_32_/D (DFFX1)           0.0264    0.0000 &   0.4589 f
  data arrival time                                                                    0.4589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                             0.0000     0.3537
  core/be/be_mem/csr/stval_reg/data_r_reg_32_/CLK (DFFX1)                   0.0000     0.3537 r
  library hold time                                                         0.0193     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.4589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0859


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U5/IN2 (AND2X1)                    0.2877    0.0014 @   0.3689 f
  core/be/be_mem/csr/stval_reg/U5/Q (AND2X1)                      0.0279    0.0899     0.4587 f
  core/be/be_mem/csr/stval_reg/n9 (net)         1       2.5383              0.0000     0.4587 f
  core/be/be_mem/csr/stval_reg/data_r_reg_39_/D (DFFX1)           0.0279    0.0000 &   0.4587 f
  data arrival time                                                                    0.4587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                             0.0000     0.3539
  core/be/be_mem/csr/stval_reg/data_r_reg_39_/CLK (DFFX1)                   0.0000     0.3539 r
  library hold time                                                         0.0189     0.3728
  data required time                                                                   0.3728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3728
  data arrival time                                                                   -0.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0859


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2       9.0723              0.0000     0.1000 r
  U3207/IN4 (AO222X1)                                             0.0004    0.0002 @   0.1002 r
  U3207/Q (AO222X1)                                               0.0873    0.1238     0.2239 r
  mem_resp_li[633] (net)                        1      21.8768              0.0000     0.2239 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2239 r
  uce_1__uce/mem_resp_i[63] (net)                      21.8768              0.0000     0.2239 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0873   -0.0111 &   0.2128 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0602    0.0779     0.2907 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      12.6646              0.0000     0.2907 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2907 r
  data_mem_pkt_li[529] (net)                           12.6646              0.0000     0.2907 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2907 r
  core/data_mem_pkt_i[530] (net)                       12.6646              0.0000     0.2907 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2907 r
  core/be/data_mem_pkt_i[7] (net)                      12.6646              0.0000     0.2907 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2907 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               12.6646              0.0000     0.2907 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2907 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        12.6646              0.0000     0.2907 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0602   -0.0016 &   0.2892 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0369    0.0784     0.3676 r
  core/be/be_mem/dcache/n2312 (net)             1       3.4673              0.0000     0.3676 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0369    0.0000 &   0.3676 r
  data arrival time                                                                    0.3676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3075     0.3075
  clock reconvergence pessimism                                             0.0000     0.3075
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3075 r
  library hold time                                                        -0.0258     0.2817
  data required time                                                                   0.2817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2817
  data arrival time                                                                   -0.3676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0859


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U4/IN2 (AND2X1)                    0.2877    0.0012 @   0.3686 f
  core/be/be_mem/csr/mtval_reg/U4/Q (AND2X1)                      0.0283    0.0902     0.4589 f
  core/be/be_mem/csr/mtval_reg/n7 (net)         1       2.7050              0.0000     0.4589 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_40_/D (DFFX1)           0.0283   -0.0001 &   0.4588 f
  data arrival time                                                                    0.4588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                             0.0000     0.3539
  core/be/be_mem/csr/mtval_reg/data_r_reg_40_/CLK (DFFX1)                   0.0000     0.3539 r
  library hold time                                                         0.0188     0.3727
  data required time                                                                   0.3727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3727
  data arrival time                                                                   -0.4588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0861


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      10.2002              0.0000     0.1000 r
  U3246/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3246/Q (AO222X1)                                               0.0801    0.1196     0.2197 r
  mem_resp_li[667] (net)                        1      19.1666              0.0000     0.2197 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2197 r
  uce_1__uce/mem_resp_i[97] (net)                      19.1666              0.0000     0.2197 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0801   -0.0133 &   0.2064 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0641    0.0794     0.2858 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      14.1875              0.0000     0.2858 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2858 r
  data_mem_pkt_li[563] (net)                           14.1875              0.0000     0.2858 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2858 r
  core/data_mem_pkt_i[564] (net)                       14.1875              0.0000     0.2858 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2858 r
  core/be/data_mem_pkt_i[41] (net)                     14.1875              0.0000     0.2858 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2858 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              14.1875              0.0000     0.2858 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2858 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       14.1875              0.0000     0.2858 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0641    0.0005 &   0.2862 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0348    0.0779     0.3642 r
  core/be/be_mem/dcache/n2278 (net)             1       2.7607              0.0000     0.3642 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0348    0.0000 &   0.3642 r
  data arrival time                                                                    0.3642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                        -0.0252     0.2781
  data required time                                                                   0.2781
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2781
  data arrival time                                                                   -0.3642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0861


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_page_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1769    0.0001 &   0.3207 f
  core/be/be_mem/U69/Q (AND2X1)                                   0.0407    0.0812     0.4019 f
  core/be/be_mem/n69 (net)                      3       7.1124              0.0000     0.4019 f
  core/be/be_mem/U90/IN1 (AND3X1)                                 0.0407    0.0000 &   0.4020 f
  core/be/be_mem/U90/Q (AND3X1)                                   0.0392    0.0725     0.4745 f
  core/be/be_mem/n40 (net)                      1       4.0223              0.0000     0.4745 f
  core/be/be_mem/store_page_fault_mem3_reg/D (DFFX1)              0.0392   -0.0010 &   0.4734 f
  data arrival time                                                                    0.4734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                             0.0000     0.3704
  core/be/be_mem/store_page_fault_mem3_reg/CLK (DFFX1)                      0.0000     0.3704 r
  library hold time                                                         0.0170     0.3873
  data required time                                                                   0.3873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3873
  data arrival time                                                                   -0.4734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0861


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2       8.9983              0.0000     0.1000 r
  U3221/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3221/Q (AO222X1)                                               0.1039    0.1328     0.2328 r
  mem_resp_li[645] (net)                        1      27.9609              0.0000     0.2328 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2328 r
  uce_1__uce/mem_resp_i[75] (net)                      27.9609              0.0000     0.2328 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1039   -0.0172 &   0.2156 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0539    0.0761     0.2917 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      10.1707              0.0000     0.2917 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2917 r
  data_mem_pkt_li[541] (net)                           10.1707              0.0000     0.2917 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2917 r
  core/data_mem_pkt_i[542] (net)                       10.1707              0.0000     0.2917 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2917 r
  core/be/data_mem_pkt_i[19] (net)                     10.1707              0.0000     0.2917 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2917 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              10.1707              0.0000     0.2917 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2917 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       10.1707              0.0000     0.2917 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0539    0.0001 &   0.2918 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0361    0.0764     0.3682 r
  core/be/be_mem/dcache/n2300 (net)             1       3.1974              0.0000     0.3682 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0361    0.0000 &   0.3682 r
  data arrival time                                                                    0.3682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0256     0.2820
  data required time                                                                   0.2820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2820
  data arrival time                                                                   -0.3682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0862


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      11.0325              0.0000     0.1000 r
  U3214/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3214/Q (AO222X1)                                               0.0627    0.1092     0.2094 r
  mem_resp_li[639] (net)                        1      12.7677              0.0000     0.2094 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2094 r
  uce_1__uce/mem_resp_i[69] (net)                      12.7677              0.0000     0.2094 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0627    0.0006 &   0.2101 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0662    0.0787     0.2887 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      15.1667              0.0000     0.2887 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2887 r
  data_mem_pkt_li[535] (net)                           15.1667              0.0000     0.2887 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2887 r
  core/data_mem_pkt_i[536] (net)                       15.1667              0.0000     0.2887 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2887 r
  core/be/data_mem_pkt_i[13] (net)                     15.1667              0.0000     0.2887 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2887 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              15.1667              0.0000     0.2887 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2887 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       15.1667              0.0000     0.2887 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0662   -0.0030 &   0.2857 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0340    0.0778     0.3636 r
  core/be/be_mem/dcache/n2306 (net)             1       2.4735              0.0000     0.3636 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0340    0.0000 &   0.3636 r
  data arrival time                                                                    0.3636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0249     0.2769
  data required time                                                                   0.2769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2769
  data arrival time                                                                   -0.3636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0866


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[99] (net)                           2       9.0249              0.0000     0.1000 r
  U3248/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3248/Q (AO222X1)                                               0.1583    0.1155 @   0.2155 r
  mem_resp_li[669] (net)                        1      44.3344              0.0000     0.2155 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2155 r
  uce_1__uce/mem_resp_i[99] (net)                      44.3344              0.0000     0.2155 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1589   -0.0179 @   0.1976 r
  uce_1__uce/U146/Q (AND2X1)                                      0.1093    0.1102     0.3078 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      29.4331              0.0000     0.3078 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3078 r
  data_mem_pkt_li[565] (net)                           29.4331              0.0000     0.3078 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3078 r
  core/data_mem_pkt_i[566] (net)                       29.4331              0.0000     0.3078 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3078 r
  core/be/data_mem_pkt_i[43] (net)                     29.4331              0.0000     0.3078 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3078 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              29.4331              0.0000     0.3078 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3078 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       29.4331              0.0000     0.3078 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1093   -0.0241 &   0.2837 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0360    0.0879     0.3716 r
  core/be/be_mem/dcache/n2276 (net)             1       2.7745              0.0000     0.3716 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0360    0.0000 &   0.3716 r
  data arrival time                                                                    0.3716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                             0.0000     0.3109
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3109 r
  library hold time                                                        -0.0261     0.2848
  data required time                                                                   0.2848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2848
  data arrival time                                                                   -0.3716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0868


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U7/IN2 (AND2X1)                    0.2877    0.0017 @   0.3691 f
  core/be/be_mem/csr/mtval_reg/U7/Q (AND2X1)                      0.0274    0.0906     0.4597 f
  core/be/be_mem/csr/mtval_reg/n13 (net)        1       2.8601              0.0000     0.4597 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_37_/D (DFFX1)           0.0274    0.0000 &   0.4597 f
  data arrival time                                                                    0.4597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/mtval_reg/data_r_reg_37_/CLK (DFFX1)                   0.0000     0.3538 r
  library hold time                                                         0.0191     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.4597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0868


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (bsg_dff_reset_width_p39_3)   0.0000   0.3674 f
  core/be/be_mem/csr/mtvec_reg/reset_i_hfs_netlink_185 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtvec_reg/U5/IN2 (AND2X1)                    0.2877    0.0006 @   0.3680 f
  core/be/be_mem/csr/mtvec_reg/U5/Q (AND2X1)                      0.0286    0.0915     0.4596 f
  core/be/be_mem/csr/mtvec_reg/n9 (net)         1       3.3003              0.0000     0.4596 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_37_/D (DFFX1)           0.0286    0.0000 &   0.4596 f
  data arrival time                                                                    0.4596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                             0.0000     0.3539
  core/be/be_mem/csr/mtvec_reg/data_r_reg_37_/CLK (DFFX1)                   0.0000     0.3539 r
  library hold time                                                         0.0188     0.3727
  data required time                                                                   0.3727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3727
  data arrival time                                                                   -0.4596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0869


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3674 f
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.6048       0.0000     0.3674 f
  core/be/be_mem/csr/mtval_reg/U12/IN2 (AND2X1)                   0.2877    0.0015 @   0.3689 f
  core/be/be_mem/csr/mtval_reg/U12/Q (AND2X1)                     0.0281    0.0911     0.4600 f
  core/be/be_mem/csr/mtval_reg/n23 (net)        1       3.1148              0.0000     0.4600 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_32_/D (DFFX1)           0.0281    0.0000 &   0.4601 f
  data arrival time                                                                    0.4601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_mem/csr/mtval_reg/data_r_reg_32_/CLK (DFFX1)                   0.0000     0.3542 r
  library hold time                                                         0.0189     0.3731
  data required time                                                                   0.3731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3731
  data arrival time                                                                   -0.4601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0870


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[93] (net)                          2      13.3491              0.0000     0.1000 r
  U3241/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3241/Q (AO222X1)                                               0.0660    0.1115     0.2116 r
  mem_resp_li[663] (net)                        1      14.0188              0.0000     0.2116 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2116 r
  uce_1__uce/mem_resp_i[93] (net)                      14.0188              0.0000     0.2116 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0660   -0.0020 &   0.2097 r
  uce_1__uce/U139/Q (AND2X1)                                      0.0782    0.0852     0.2949 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      19.4630              0.0000     0.2949 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2949 r
  data_mem_pkt_li[559] (net)                           19.4630              0.0000     0.2949 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2949 r
  core/data_mem_pkt_i[560] (net)                       19.4630              0.0000     0.2949 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2949 r
  core/be/data_mem_pkt_i[37] (net)                     19.4630              0.0000     0.2949 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2949 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              19.4630              0.0000     0.2949 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2949 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       19.4630              0.0000     0.2949 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.0782   -0.0120 &   0.2829 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0365    0.0817     0.3646 r
  core/be/be_mem/dcache/n2282 (net)             1       3.0946              0.0000     0.3646 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0365    0.0000 &   0.3646 r
  data arrival time                                                                    0.3646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                        -0.0257     0.2775
  data required time                                                                   0.2775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2775
  data arrival time                                                                   -0.3646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0871


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2       9.3185              0.0000     0.1000 r
  U3238/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3238/Q (AO222X1)                                               0.0953    0.1284     0.2283 r
  mem_resp_li[660] (net)                        1      24.8423              0.0000     0.2283 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2283 r
  uce_1__uce/mem_resp_i[90] (net)                      24.8423              0.0000     0.2283 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0953   -0.0140 &   0.2144 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0718    0.0851     0.2995 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      16.7774              0.0000     0.2995 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2995 r
  data_mem_pkt_li[556] (net)                           16.7774              0.0000     0.2995 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2995 r
  core/data_mem_pkt_i[557] (net)                       16.7774              0.0000     0.2995 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2995 r
  core/be/data_mem_pkt_i[34] (net)                     16.7774              0.0000     0.2995 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2995 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              16.7774              0.0000     0.2995 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2995 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       16.7774              0.0000     0.2995 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0718   -0.0093 &   0.2902 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0354    0.0798     0.3700 r
  core/be/be_mem/dcache/n2285 (net)             1       2.8533              0.0000     0.3700 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0354    0.0000 &   0.3700 r
  data arrival time                                                                    0.3700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                             0.0000     0.3083
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3083 r
  library hold time                                                        -0.0254     0.2829
  data required time                                                                   0.2829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2829
  data arrival time                                                                   -0.3700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0871


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      13.2183              0.0000     0.1000 r
  U3245/IN4 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3245/Q (AO222X1)                                               0.0748    0.1167     0.2171 r
  mem_resp_li[666] (net)                        1      17.2036              0.0000     0.2171 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2171 r
  uce_1__uce/mem_resp_i[96] (net)                      17.2036              0.0000     0.2171 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0748   -0.0061 &   0.2110 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0658    0.0798     0.2907 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      14.8502              0.0000     0.2907 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2907 r
  data_mem_pkt_li[562] (net)                           14.8502              0.0000     0.2907 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2907 r
  core/data_mem_pkt_i[563] (net)                       14.8502              0.0000     0.2907 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2907 r
  core/be/data_mem_pkt_i[40] (net)                     14.8502              0.0000     0.2907 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2907 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              14.8502              0.0000     0.2907 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2907 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       14.8502              0.0000     0.2907 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0658   -0.0055 &   0.2853 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0365    0.0794     0.3647 r
  core/be/be_mem/dcache/n2279 (net)             1       3.3293              0.0000     0.3647 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0365    0.0000 &   0.3647 r
  data arrival time                                                                    0.3647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3033     0.3033
  clock reconvergence pessimism                                             0.0000     0.3033
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3033 r
  library hold time                                                        -0.0257     0.2775
  data required time                                                                   0.2775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2775
  data arrival time                                                                   -0.3647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0872


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2270    0.0757 @   0.1757 r
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.2877    0.1917 @   0.3674 f
  core/be/be_mem/csr/n731 (net)                37      97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.6048              0.0000     0.3674 f
  core/be/be_mem/csr/stval_reg/U4/IN2 (AND2X1)                    0.2877    0.0013 @   0.3687 f
  core/be/be_mem/csr/stval_reg/U4/Q (AND2X1)                      0.0295    0.0911     0.4598 f
  core/be/be_mem/csr/stval_reg/n7 (net)         1       3.1034              0.0000     0.4598 f
  core/be/be_mem/csr/stval_reg/data_r_reg_40_/D (DFFX1)           0.0295    0.0000 &   0.4598 f
  data arrival time                                                                    0.4598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_mem/csr/stval_reg/data_r_reg_40_/CLK (DFFX1)                   0.0000     0.3538 r
  library hold time                                                         0.0186     0.3724
  data required time                                                                   0.3724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3724
  data arrival time                                                                   -0.4598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0874


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      14.0201              0.0000     0.1000 r
  U3202/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3202/Q (AO222X1)                                               0.1686    0.1271     0.2273 r
  mem_resp_li[628] (net)                        1      50.7607              0.0000     0.2273 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2273 r
  uce_1__uce/mem_resp_i[58] (net)                      50.7607              0.0000     0.2273 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1686   -0.0265 &   0.2007 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0761    0.0941     0.2949 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      17.3288              0.0000     0.2949 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2949 r
  data_mem_pkt_li[524] (net)                           17.3288              0.0000     0.2949 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2949 r
  core/data_mem_pkt_i[525] (net)                       17.3288              0.0000     0.2949 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2949 r
  core/be/data_mem_pkt_i[2] (net)                      17.3288              0.0000     0.2949 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2949 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               17.3288              0.0000     0.2949 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2949 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        17.3288              0.0000     0.2949 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0761   -0.0041 &   0.2907 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0347    0.0801     0.3709 r
  core/be/be_mem/dcache/n2317 (net)             1       2.5538              0.0000     0.3709 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0347    0.0000 &   0.3709 r
  data arrival time                                                                    0.3709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                        -0.0251     0.2835
  data required time                                                                   0.2835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2835
  data arrival time                                                                   -0.3709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0874


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[62] (net)                          2       9.9036              0.0000     0.1000 r
  U3206/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3206/Q (AO222X1)                                               0.0659    0.1113     0.2114 r
  mem_resp_li[632] (net)                        1      13.9559              0.0000     0.2114 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2114 r
  uce_1__uce/mem_resp_i[62] (net)                      13.9559              0.0000     0.2114 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0659   -0.0037 &   0.2077 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0709    0.0814     0.2891 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      16.8310              0.0000     0.2891 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2891 r
  data_mem_pkt_li[528] (net)                           16.8310              0.0000     0.2891 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2891 r
  core/data_mem_pkt_i[529] (net)                       16.8310              0.0000     0.2891 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2891 r
  core/be/data_mem_pkt_i[6] (net)                      16.8310              0.0000     0.2891 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2891 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               16.8310              0.0000     0.2891 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2891 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        16.8310              0.0000     0.2891 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0709   -0.0044 &   0.2847 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0352    0.0795     0.3642 r
  core/be/be_mem/dcache/n2313 (net)             1       2.7992              0.0000     0.3642 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0352    0.0000 &   0.3642 r
  data arrival time                                                                    0.3642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3018 r
  library hold time                                                        -0.0253     0.2765
  data required time                                                                   0.2765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2765
  data arrival time                                                                   -0.3642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0877


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[87] (net)                          2      13.6013              0.0000     0.1000 r
  U3235/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3235/Q (AO222X1)                                               0.0655    0.1111     0.2113 r
  mem_resp_li[657] (net)                        1      13.7715              0.0000     0.2113 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2113 r
  uce_1__uce/mem_resp_i[87] (net)                      13.7715              0.0000     0.2113 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0655   -0.0051 &   0.2061 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0724    0.0822     0.2883 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      17.3749              0.0000     0.2883 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2883 r
  data_mem_pkt_li[553] (net)                           17.3749              0.0000     0.2883 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2883 r
  core/data_mem_pkt_i[554] (net)                       17.3749              0.0000     0.2883 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2883 r
  core/be/data_mem_pkt_i[31] (net)                     17.3749              0.0000     0.2883 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2883 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              17.3749              0.0000     0.2883 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2883 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       17.3749              0.0000     0.2883 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0724   -0.0022 &   0.2861 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0352    0.0798     0.3659 r
  core/be/be_mem/dcache/n2288 (net)             1       2.7661              0.0000     0.3659 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0352    0.0000 &   0.3659 r
  data arrival time                                                                    0.3659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3029     0.3029
  clock reconvergence pessimism                                             0.0000     0.3029
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3029 r
  library hold time                                                        -0.0253     0.2776
  data required time                                                                   0.2776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2776
  data arrival time                                                                   -0.3659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0883


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      10.2490              0.0000     0.1000 f
  U3248/IN4 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3248/Q (AO222X1)                                               0.1566    0.1611 @   0.2610 f
  mem_resp_li[669] (net)                        1      44.3296              0.0000     0.2610 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2610 f
  uce_1__uce/mem_resp_i[99] (net)                      44.3296              0.0000     0.2610 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1566   -0.0192 @   0.2419 f
  uce_1__uce/U146/Q (AND2X1)                                      0.1052    0.1217     0.3636 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      28.5317              0.0000     0.3636 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3636 f
  data_mem_pkt_li[565] (net)                           28.5317              0.0000     0.3636 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3636 f
  core/data_mem_pkt_i[566] (net)                       28.5317              0.0000     0.3636 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3636 f
  core/be/data_mem_pkt_i[43] (net)                     28.5317              0.0000     0.3636 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3636 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              28.5317              0.0000     0.3636 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3636 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       28.5317              0.0000     0.3636 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1052   -0.0253 &   0.3383 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0362    0.0770     0.4154 f
  core/be/be_mem/dcache/n2276 (net)             1       2.6021              0.0000     0.4154 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0362    0.0000 &   0.4154 f
  data arrival time                                                                    0.4154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3109     0.3109
  clock reconvergence pessimism                                             0.0000     0.3109
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3109 r
  library hold time                                                         0.0157     0.3265
  data required time                                                                   0.3265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3265
  data arrival time                                                                   -0.4154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0888


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2       9.1377              0.0000     0.1000 r
  U3226/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3226/Q (AO222X1)                                               0.0683    0.1127     0.2127 r
  mem_resp_li[650] (net)                        1      14.7505              0.0000     0.2127 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2127 r
  uce_1__uce/mem_resp_i[80] (net)                      14.7505              0.0000     0.2127 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0683   -0.0010 &   0.2118 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0692    0.0808     0.2926 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      16.1725              0.0000     0.2926 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2926 r
  data_mem_pkt_li[546] (net)                           16.1725              0.0000     0.2926 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2926 r
  core/data_mem_pkt_i[547] (net)                       16.1725              0.0000     0.2926 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2926 r
  core/be/data_mem_pkt_i[24] (net)                     16.1725              0.0000     0.2926 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2926 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              16.1725              0.0000     0.2926 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2926 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       16.1725              0.0000     0.2926 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0692   -0.0061 &   0.2865 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0350    0.0790     0.3655 r
  core/be/be_mem/dcache/n2295 (net)             1       2.7616              0.0000     0.3655 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0350    0.0000 &   0.3655 r
  data arrival time                                                                    0.3655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  clock reconvergence pessimism                                             0.0000     0.3018
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3018 r
  library hold time                                                        -0.0252     0.2766
  data required time                                                                   0.2766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2766
  data arrival time                                                                   -0.3655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0889


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  icc_place1851/INP (NBUFFX2)                                     0.2062    0.0506 @   0.1506 f
  icc_place1851/Z (NBUFFX2)                                       0.2736    0.2037 @   0.3543 f
  n2485 (net)                                  28     177.0650              0.0000     0.3543 f
  core/reset_i_hfs_netlink_31 (bp_core_minimal_02_0)                        0.0000     0.3543 f
  core/reset_i_hfs_netlink_31 (net)                   177.0650              0.0000     0.3543 f
  core/be/reset_i_hfs_netlink_45 (bp_be_top_02_0)                           0.0000     0.3543 f
  core/be/reset_i_hfs_netlink_45 (net)                177.0650              0.0000     0.3543 f
  core/be/be_mem/reset_i_hfs_netlink_92 (bp_be_mem_top_02_0)                0.0000     0.3543 f
  core/be/be_mem/reset_i_hfs_netlink_92 (net)         177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_105 (bp_be_dcache_02_0_0)       0.0000     0.3543 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_105 (net) 177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/U2048/IN3 (OA22X1)                        0.2736    0.0048 @   0.3591 f
  core/be/be_mem/dcache/U2048/Q (OA22X1)                          0.0327    0.0837     0.4428 f
  core/be/be_mem/dcache/n2436 (net)             1       3.0051              0.0000     0.4428 f
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/D (DFFX1)         0.0327    0.0000 &   0.4428 f
  data arrival time                                                                    0.4428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3372     0.3372
  clock reconvergence pessimism                                             0.0000     0.3372
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/CLK (DFFX1)                 0.0000     0.3372 r
  library hold time                                                         0.0165     0.3537
  data required time                                                                   0.3537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3537
  data arrival time                                                                   -0.4428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0890


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[104] (net)                         2      13.3343              0.0000     0.1000 r
  U3253/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3253/Q (AO222X1)                                               0.0699    0.1138     0.2140 r
  mem_resp_li[674] (net)                        1      15.3509              0.0000     0.2140 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2140 r
  uce_1__uce/mem_resp_i[104] (net)                     15.3509              0.0000     0.2140 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0699   -0.0081 &   0.2059 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1163    0.1045 @   0.3104 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      33.3592              0.0000     0.3104 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3104 r
  data_mem_pkt_li[570] (net)                           33.3592              0.0000     0.3104 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3104 r
  core/data_mem_pkt_i[571] (net)                       33.3592              0.0000     0.3104 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3104 r
  core/be/data_mem_pkt_i[48] (net)                     33.3592              0.0000     0.3104 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3104 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              33.3592              0.0000     0.3104 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3104 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       33.3592              0.0000     0.3104 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1164   -0.0115 @   0.2989 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0364    0.0900     0.3890 r
  core/be/be_mem/dcache/n2271 (net)             1       3.0443              0.0000     0.3890 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0364    0.0000 &   0.3890 r
  data arrival time                                                                    0.3890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  clock reconvergence pessimism                                             0.0000     0.3259
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3259 r
  library hold time                                                        -0.0260     0.2999
  data required time                                                                   0.2999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2999
  data arrival time                                                                   -0.3890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0891


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[59] (net)                           2      12.3473              0.0000     0.1000 r
  U3203/IN5 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3203/Q (AO222X1)                                               0.1636    0.1179 @   0.2182 r
  mem_resp_li[629] (net)                        1      46.1195              0.0000     0.2182 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2182 r
  uce_1__uce/mem_resp_i[59] (net)                      46.1195              0.0000     0.2182 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1643   -0.0172 @   0.2010 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0708    0.0911     0.2921 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      15.4777              0.0000     0.2921 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2921 r
  data_mem_pkt_li[525] (net)                           15.4777              0.0000     0.2921 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2921 r
  core/data_mem_pkt_i[526] (net)                       15.4777              0.0000     0.2921 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2921 r
  core/be/data_mem_pkt_i[3] (net)                      15.4777              0.0000     0.2921 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2921 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               15.4777              0.0000     0.2921 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2921 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        15.4777              0.0000     0.2921 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0708    0.0005 &   0.2926 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0360    0.0800     0.3726 r
  core/be/be_mem/dcache/n2316 (net)             1       3.0626              0.0000     0.3726 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0360    0.0000 &   0.3726 r
  data arrival time                                                                    0.3726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                        -0.0256     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.3726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0896


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2      12.4781              0.0000     0.1000 r
  U3243/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3243/Q (AO222X1)                                               0.0645    0.1104     0.2106 r
  mem_resp_li[665] (net)                        1      13.4042              0.0000     0.2106 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2106 r
  uce_1__uce/mem_resp_i[95] (net)                      13.4042              0.0000     0.2106 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0645   -0.0101 &   0.2005 r
  uce_1__uce/U142/Q (AND2X1)                                      0.0797    0.0858     0.2863 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      20.0472              0.0000     0.2863 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2863 r
  data_mem_pkt_li[561] (net)                           20.0472              0.0000     0.2863 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2863 r
  core/data_mem_pkt_i[562] (net)                       20.0472              0.0000     0.2863 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2863 r
  core/be/data_mem_pkt_i[39] (net)                     20.0472              0.0000     0.2863 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2863 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              20.0472              0.0000     0.2863 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2863 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       20.0472              0.0000     0.2863 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0797   -0.0004 &   0.2859 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0363    0.0819     0.3677 r
  core/be/be_mem/dcache/n2280 (net)             1       3.0031              0.0000     0.3677 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0363    0.0000 &   0.3677 r
  data arrival time                                                                    0.3677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3032     0.3032
  clock reconvergence pessimism                                             0.0000     0.3032
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3032 r
  library hold time                                                        -0.0257     0.2776
  data required time                                                                   0.2776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2776
  data arrival time                                                                   -0.3677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0901


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U61/IN2 (AND2X1)   0.1744    0.0036 @   0.3487 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U61/Q (AND2X1)     0.0398    0.0751     0.4238 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n220 (net)     1   5.2897    0.0000     0.4238 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__54_/D (DFFX1)   0.0398  -0.0013 &   0.4226 r
  data arrival time                                                                    0.4226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                             0.0000     0.3594
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__54_/CLK (DFFX1)   0.0000   0.3594 r
  library hold time                                                        -0.0273     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.4226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0904


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      14.2131              0.0000     0.1000 f
  U3353/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3353/Q (AO222X1)                                               0.1143    0.1090     0.2092 f
  mem_resp_li[59] (net)                         1      31.2789              0.0000     0.2092 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2092 f
  uce_0__uce/mem_resp_i[59] (net)                      31.2789              0.0000     0.2092 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.1143   -0.0237 &   0.1855 f
  uce_0__uce/U154/Q (AND2X1)                                      0.2448    0.1795 @   0.3650 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      71.6529              0.0000     0.3650 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3650 f
  data_mem_pkt_li[2] (net)                             71.6529              0.0000     0.3650 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3650 f
  core/data_mem_pkt_i[3] (net)                         71.6529              0.0000     0.3650 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3650 f
  core/fe/data_mem_pkt_i[3] (net)                      71.6529              0.0000     0.3650 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3650 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  71.6529              0.0000     0.3650 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3650 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           71.6529              0.0000     0.3650 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2448   -0.0237 @   0.3413 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0357    0.0924     0.4337 f
  core/fe/mem/icache/n495 (net)                 1       2.2121              0.0000     0.4337 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0357    0.0000 &   0.4337 f
  data arrival time                                                                    0.4337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  clock reconvergence pessimism                                             0.0000     0.3299
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.3299 r
  library hold time                                                         0.0133     0.3433
  data required time                                                                   0.3433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3433
  data arrival time                                                                   -0.4337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0905


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U75/IN2 (AND2X1)   0.1742    0.0031 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U75/Q (AND2X1)     0.0317    0.0708     0.4190 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n194 (net)     1   3.1300    0.0000     0.4190 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__48_/D (DFFX1)   0.0317   0.0000 &   0.4190 r
  data arrival time                                                                    0.4190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__48_/CLK (DFFX1)   0.0000   0.3531 r
  library hold time                                                        -0.0247     0.3284
  data required time                                                                   0.3284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3284
  data arrival time                                                                   -0.4190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0906


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U73/IN2 (AND2X1)   0.1742    0.0030 @   0.3481 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U73/Q (AND2X1)     0.0320    0.0710     0.4191 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n198 (net)     1   3.2188    0.0000     0.4191 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__49_/D (DFFX1)   0.0320   0.0000 &   0.4192 r
  data arrival time                                                                    0.4192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                             0.0000     0.3533
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__49_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                        -0.0248     0.3285
  data required time                                                                   0.3285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3285
  data arrival time                                                                   -0.4192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0906


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[67] (net)                           2       9.8593              0.0000     0.1000 r
  U3211/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3211/Q (AO222X1)                                               0.1766    0.1251 @   0.2251 r
  mem_resp_li[637] (net)                        1      51.2578              0.0000     0.2251 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2251 r
  uce_1__uce/mem_resp_i[67] (net)                      51.2578              0.0000     0.2251 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1766   -0.0172 @   0.2079 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0682    0.0906     0.2985 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      14.3480              0.0000     0.2985 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2985 r
  data_mem_pkt_li[533] (net)                           14.3480              0.0000     0.2985 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2985 r
  core/data_mem_pkt_i[534] (net)                       14.3480              0.0000     0.2985 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2985 r
  core/be/data_mem_pkt_i[11] (net)                     14.3480              0.0000     0.2985 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2985 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              14.3480              0.0000     0.2985 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2985 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       14.3480              0.0000     0.2985 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0682   -0.0024 &   0.2960 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0341    0.0782     0.3742 r
  core/be/be_mem/dcache/n2308 (net)             1       2.4593              0.0000     0.3742 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0341    0.0000 &   0.3743 r
  data arrival time                                                                    0.3743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  clock reconvergence pessimism                                             0.0000     0.3082
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3082 r
  library hold time                                                        -0.0249     0.2833
  data required time                                                                   0.2833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2833
  data arrival time                                                                   -0.3743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0910


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[118] (net)                         2      15.6995              0.0000     0.1000 r
  U3268/IN4 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3268/Q (AO222X1)                                               0.0714    0.1147     0.2152 r
  mem_resp_li[688] (net)                        1      15.9322              0.0000     0.2152 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2152 r
  uce_1__uce/mem_resp_i[118] (net)                     15.9322              0.0000     0.2152 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0714   -0.0152 &   0.2000 r
  uce_1__uce/U167/Q (AND2X1)                                      0.1142    0.1036 @   0.3036 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      32.5583              0.0000     0.3036 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3036 r
  data_mem_pkt_li[584] (net)                           32.5583              0.0000     0.3036 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3036 r
  core/data_mem_pkt_i[585] (net)                       32.5583              0.0000     0.3036 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3036 r
  core/be/data_mem_pkt_i[62] (net)                     32.5583              0.0000     0.3036 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3036 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              32.5583              0.0000     0.3036 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3036 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       32.5583              0.0000     0.3036 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1142   -0.0179 @   0.2857 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0372    0.0900     0.3757 r
  core/be/be_mem/dcache/n2257 (net)             1       3.2432              0.0000     0.3757 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0372    0.0000 &   0.3757 r
  data arrival time                                                                    0.3757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                        -0.0264     0.2841
  data required time                                                                   0.2841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2841
  data arrival time                                                                   -0.3757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0916


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  icc_place1851/INP (NBUFFX2)                                     0.2129    0.0520 @   0.1520 r
  icc_place1851/Z (NBUFFX2)                                       0.2976    0.2054 @   0.3574 r
  n2485 (net)                                  28     184.2691              0.0000     0.3574 r
  uce_1__uce/reset_i_hfs_netlink_415 (bp_uce_02_3)                          0.0000     0.3574 r
  uce_1__uce/reset_i_hfs_netlink_415 (net)            184.2691              0.0000     0.3574 r
  uce_1__uce/U89/IN2 (NOR3X0)                                     0.2980    0.0051 @   0.3624 r
  uce_1__uce/U89/QN (NOR3X0)                                      0.0951    0.0899     0.4524 f
  uce_1__uce/n127 (net)                         1       2.3625              0.0000     0.4524 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)                             0.0951    0.0000 &   0.4524 f
  data arrival time                                                                    0.4524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                             0.0000     0.3553
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3553 r
  library hold time                                                         0.0055     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.4524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0916


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[113] (net)                         2       9.6159              0.0000     0.1000 r
  U3263/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3263/Q (AO222X1)                                               0.0764    0.1175     0.2175 r
  mem_resp_li[683] (net)                        1      17.7828              0.0000     0.2175 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2175 r
  uce_1__uce/mem_resp_i[113] (net)                     17.7828              0.0000     0.2175 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0764   -0.0153 &   0.2023 r
  uce_1__uce/U161/Q (AND2X1)                                      0.1037    0.0991     0.3014 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      28.4845              0.0000     0.3014 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3014 r
  data_mem_pkt_li[579] (net)                           28.4845              0.0000     0.3014 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3014 r
  core/data_mem_pkt_i[580] (net)                       28.4845              0.0000     0.3014 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3014 r
  core/be/data_mem_pkt_i[57] (net)                     28.4845              0.0000     0.3014 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3014 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              28.4845              0.0000     0.3014 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3014 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       28.4845              0.0000     0.3014 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1037   -0.0125 &   0.2889 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0364    0.0872     0.3762 r
  core/be/be_mem/dcache/n2262 (net)             1       3.0506              0.0000     0.3762 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0364    0.0000 &   0.3762 r
  data arrival time                                                                    0.3762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3107     0.3107
  clock reconvergence pessimism                                             0.0000     0.3107
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3107 r
  library hold time                                                        -0.0262     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.3762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0916


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/IN2 (AND2X1)   0.1742    0.0030 @   0.3481 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/Q (AND2X1)     0.0330    0.0717     0.4198 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n210 (net)     1   3.5672    0.0000     0.4198 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/D (DFFX1)   0.0330   0.0000 &   0.4199 r
  data arrival time                                                                    0.4199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                             0.0000     0.3533
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                        -0.0251     0.3281
  data required time                                                                   0.3281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3281
  data arrival time                                                                   -0.4199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0917


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[60] (net)                           2      14.1012              0.0000     0.1000 r
  U3204/IN6 (AO222X1)                                             0.0010    0.0000 @   0.1000 r
  U3204/Q (AO222X1)                                               0.1827    0.1283 @   0.2284 r
  mem_resp_li[630] (net)                        1      52.3538              0.0000     0.2284 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2284 r
  uce_1__uce/mem_resp_i[60] (net)                      52.3538              0.0000     0.2284 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1836   -0.0253 @   0.2030 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0709    0.0928     0.2958 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      15.3072              0.0000     0.2958 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2958 r
  data_mem_pkt_li[526] (net)                           15.3072              0.0000     0.2958 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2958 r
  core/data_mem_pkt_i[527] (net)                       15.3072              0.0000     0.2958 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2958 r
  core/be/data_mem_pkt_i[4] (net)                      15.3072              0.0000     0.2958 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2958 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               15.3072              0.0000     0.2958 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2958 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        15.3072              0.0000     0.2958 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0709   -0.0008 &   0.2950 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0356    0.0797     0.3748 r
  core/be/be_mem/dcache/n2315 (net)             1       2.9268              0.0000     0.3748 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0356    0.0000 &   0.3748 r
  data arrival time                                                                    0.3748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3085 r
  library hold time                                                        -0.0254     0.2831
  data required time                                                                   0.2831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2831
  data arrival time                                                                   -0.3748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0917


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U69/IN2 (AND2X1)   0.1745    0.0041 @   0.3493 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U69/Q (AND2X1)     0.0316    0.0708     0.4200 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n206 (net)     1   3.1020    0.0000     0.4200 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_/D (DFFX1)   0.0316   0.0000 &   0.4201 r
  data arrival time                                                                    0.4201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  clock reconvergence pessimism                                             0.0000     0.3530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                        -0.0247     0.3283
  data required time                                                                   0.3283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3283
  data arrival time                                                                   -0.4201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0918


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[114] (net)                         2      14.2803              0.0000     0.1000 r
  U3264/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3264/Q (AO222X1)                                               0.0894    0.1251     0.2254 r
  mem_resp_li[684] (net)                        1      22.6600              0.0000     0.2254 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2254 r
  uce_1__uce/mem_resp_i[114] (net)                     22.6600              0.0000     0.2254 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0894   -0.0230 &   0.2023 r
  uce_1__uce/U162/Q (AND2X1)                                      0.1026    0.1000     0.3024 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      27.9453              0.0000     0.3024 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3024 r
  data_mem_pkt_li[580] (net)                           27.9453              0.0000     0.3024 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3024 r
  core/data_mem_pkt_i[581] (net)                       27.9453              0.0000     0.3024 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3024 r
  core/be/data_mem_pkt_i[58] (net)                     27.9453              0.0000     0.3024 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3024 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              27.9453              0.0000     0.3024 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3024 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       27.9453              0.0000     0.3024 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.1026   -0.0126 &   0.2897 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0361    0.0866     0.3764 r
  core/be/be_mem/dcache/n2261 (net)             1       2.8564              0.0000     0.3764 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0361    0.0000 &   0.3764 r
  data arrival time                                                                    0.3764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                        -0.0261     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.3764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0920


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U89/IN2 (AND2X1)   0.1747    0.0043 @   0.3494 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U89/Q (AND2X1)     0.0327    0.0709     0.4203 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n168 (net)     1   3.1322    0.0000     0.4203 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_/D (DFFX1)   0.0327  -0.0006 &   0.4197 r
  data arrival time                                                                    0.4197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                        -0.0250     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.4197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0920


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/IN2 (AND2X1)   0.1742    0.0048 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/Q (AND2X1)     0.0302    0.0698     0.4198 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n246 (net)     1   2.6320    0.0000     0.4198 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/D (DFFX1)   0.0302   0.0000 &   0.4198 r
  data arrival time                                                                    0.4198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                        -0.0244     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.4198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0922


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2      10.5023              0.0000     0.1000 r
  U3219/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3219/Q (AO222X1)                                               0.0700    0.1138     0.2139 r
  mem_resp_li[643] (net)                        1      15.4009              0.0000     0.2139 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2139 r
  uce_1__uce/mem_resp_i[73] (net)                      15.4009              0.0000     0.2139 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0700   -0.0020 &   0.2119 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0653    0.0790     0.2909 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      14.7412              0.0000     0.2909 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2909 r
  data_mem_pkt_li[539] (net)                           14.7412              0.0000     0.2909 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2909 r
  core/data_mem_pkt_i[540] (net)                       14.7412              0.0000     0.2909 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2909 r
  core/be/data_mem_pkt_i[17] (net)                     14.7412              0.0000     0.2909 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2909 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              14.7412              0.0000     0.2909 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2909 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       14.7412              0.0000     0.2909 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0653   -0.0013 &   0.2896 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0366    0.0794     0.3690 r
  core/be/be_mem/dcache/n2302 (net)             1       3.3763              0.0000     0.3690 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0366   -0.0007 &   0.3683 r
  data arrival time                                                                    0.3683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                             0.0000     0.3019
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3019 r
  library hold time                                                        -0.0258     0.2761
  data required time                                                                   0.2761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2761
  data arrival time                                                                   -0.3683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0922


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      10.2490              0.0000     0.1000 f
  U3402/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3402/Q (AO222X1)                                               0.1187    0.1083 @   0.2082 f
  mem_resp_li[99] (net)                         1      31.2551              0.0000     0.2082 f
  uce_0__uce/mem_resp_i[99] (bp_uce_02_2)                                   0.0000     0.2082 f
  uce_0__uce/mem_resp_i[99] (net)                      31.2551              0.0000     0.2082 f
  uce_0__uce/U198/IN2 (AND2X1)                                    0.1189   -0.0110 @   0.1972 f
  uce_0__uce/U198/Q (AND2X1)                                      0.3183    0.2194 @   0.4166 f
  uce_0__uce/data_mem_pkt_o[43] (net)           3      95.7785              0.0000     0.4166 f
  uce_0__uce/data_mem_pkt_o[43] (bp_uce_02_2)                               0.0000     0.4166 f
  data_mem_pkt_li[42] (net)                            95.7785              0.0000     0.4166 f
  core/data_mem_pkt_i[43] (bp_core_minimal_02_0)                            0.0000     0.4166 f
  core/data_mem_pkt_i[43] (net)                        95.7785              0.0000     0.4166 f
  core/fe/data_mem_pkt_i[43] (bp_fe_top_02_0)                               0.0000     0.4166 f
  core/fe/data_mem_pkt_i[43] (net)                     95.7785              0.0000     0.4166 f
  core/fe/mem/data_mem_pkt_i[43] (bp_fe_mem_02_0)                           0.0000     0.4166 f
  core/fe/mem/data_mem_pkt_i[43] (net)                 95.7785              0.0000     0.4166 f
  core/fe/mem/icache/data_mem_pkt_i[43] (bp_fe_icache_02_0)                 0.0000     0.4166 f
  core/fe/mem/icache/data_mem_pkt_i[43] (net)          95.7785              0.0000     0.4166 f
  core/fe/mem/icache/U1519/IN1 (MUX21X1)                          0.3183   -0.1029 @   0.3137 f
  core/fe/mem/icache/U1519/Q (MUX21X1)                            0.0354    0.0983     0.4119 f
  core/fe/mem/icache/n535 (net)                 1       2.3690              0.0000     0.4119 f
  core/fe/mem/icache/uncached_load_data_r_reg_41_/D (DFFX1)       0.0354    0.0000 &   0.4120 f
  data arrival time                                                                    0.4120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/fe/mem/icache/uncached_load_data_r_reg_41_/CLK (DFFX1)               0.0000     0.3103 r
  library hold time                                                         0.0093     0.3197
  data required time                                                                   0.3197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3197
  data arrival time                                                                   -0.4120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0923


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U50/IN2 (AND2X1)   0.1742    0.0049 @   0.3500 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U50/Q (AND2X1)     0.0307    0.0701     0.4201 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n242 (net)     1   2.7704    0.0000     0.4201 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_/D (DFFX1)   0.0307   0.0000 &   0.4201 r
  data arrival time                                                                    0.4201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                        -0.0245     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.4201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0926


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U62/IN2 (AND2X1)   0.1745    0.0035 @   0.3486 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U62/Q (AND2X1)     0.0340    0.0724     0.4210 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n218 (net)     1   3.9167    0.0000     0.4210 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__54_/D (DFFX1)   0.0340  -0.0005 &   0.4205 r
  data arrival time                                                                    0.4205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  clock reconvergence pessimism                                             0.0000     0.3533
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__54_/CLK (DFFX1)   0.0000   0.3533 r
  library hold time                                                        -0.0254     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.4205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0926


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      12.5727              0.0000     0.1000 f
  U3378/IN3 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3378/Q (AO222X1)                                               0.1128    0.1355     0.2355 f
  mem_resp_li[81] (net)                         1      30.4622              0.0000     0.2355 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2355 f
  uce_0__uce/mem_resp_i[81] (net)                      30.4622              0.0000     0.2355 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1128   -0.0116 &   0.2239 f
  uce_0__uce/U179/Q (AND2X1)                                      0.2560    0.1857 @   0.4096 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      75.4368              0.0000     0.4096 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.4096 f
  data_mem_pkt_li[24] (net)                            75.4368              0.0000     0.4096 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.4096 f
  core/data_mem_pkt_i[25] (net)                        75.4368              0.0000     0.4096 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.4096 f
  core/fe/data_mem_pkt_i[25] (net)                     75.4368              0.0000     0.4096 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.4096 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 75.4368              0.0000     0.4096 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.4096 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          75.4368              0.0000     0.4096 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.2560   -0.0686 @   0.3410 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0368    0.0944     0.4354 f
  core/fe/mem/icache/n517 (net)                 1       2.5408              0.0000     0.4354 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0368    0.0000 &   0.4354 f
  data arrival time                                                                    0.4354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  clock reconvergence pessimism                                             0.0000     0.3297
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.3297 r
  library hold time                                                         0.0131     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.4354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0927


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U87/IN2 (AND2X1)   0.1746    0.0042 @   0.3493 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U87/Q (AND2X1)     0.0373    0.0740     0.4234 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n172 (net)     1   4.7383    0.0000     0.4234 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__42_/D (DFFX1)   0.0373  -0.0044 &   0.4189 r
  data arrival time                                                                    0.4189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__42_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                        -0.0264     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0927


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/IN2 (AND2X1)   0.1747    0.0043 @   0.3494 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/Q (AND2X1)     0.0358    0.0736     0.4230 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n234 (net)     1   4.5338    0.0000     0.4230 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/D (DFFX1)   0.0358  -0.0035 &   0.4195 r
  data arrival time                                                                    0.4195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                             0.0000     0.3526
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/CLK (DFFX1)   0.0000   0.3526 r
  library hold time                                                        -0.0260     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.4195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0929


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U71/IN2 (AND2X1)   0.1742    0.0030 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U71/Q (AND2X1)     0.0342    0.0725     0.4207 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n202 (net)     1   3.9915    0.0000     0.4207 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_/D (DFFX1)   0.0342   0.0000 &   0.4207 r
  data arrival time                                                                    0.4207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0255     0.3277
  data required time                                                                   0.3277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3277
  data arrival time                                                                   -0.4207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0930


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/IN2 (AND2X1)   0.1742    0.0047 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/Q (AND2X1)     0.0319    0.0709     0.4208 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n226 (net)     1   3.1702    0.0000     0.4208 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/D (DFFX1)   0.0319  -0.0006 &   0.4202 r
  data arrival time                                                                    0.4202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                        -0.0248     0.3272
  data required time                                                                   0.3272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3272
  data arrival time                                                                   -0.4202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0930


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      14.9428              0.0000     0.1000 f
  U3355/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3355/Q (AO222X1)                                               0.1140    0.1089     0.2092 f
  mem_resp_li[61] (net)                         1      31.1719              0.0000     0.2092 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2092 f
  uce_0__uce/mem_resp_i[61] (net)                      31.1719              0.0000     0.2092 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1140   -0.0158 &   0.1934 f
  uce_0__uce/U156/Q (AND2X1)                                      0.2597    0.1920 @   0.3855 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      76.9578              0.0000     0.3855 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3855 f
  data_mem_pkt_li[4] (net)                             76.9578              0.0000     0.3855 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3855 f
  core/data_mem_pkt_i[5] (net)                         76.9578              0.0000     0.3855 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3855 f
  core/fe/data_mem_pkt_i[5] (net)                      76.9578              0.0000     0.3855 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3855 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  76.9578              0.0000     0.3855 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3855 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           76.9578              0.0000     0.3855 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.2597   -0.0449 @   0.3405 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0375    0.0954     0.4359 f
  core/fe/mem/icache/n497 (net)                 1       2.8468              0.0000     0.4359 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0375    0.0000 &   0.4360 f
  data arrival time                                                                    0.4360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  clock reconvergence pessimism                                             0.0000     0.3299
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.3299 r
  library hold time                                                         0.0129     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.4360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0931


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/IN2 (AND2X1)   0.1742    0.0048 @   0.3500 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/Q (AND2X1)     0.0314    0.0706     0.4206 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n190 (net)     1   3.0425    0.0000     0.4206 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/D (DFFX1)   0.0314   0.0000 &   0.4206 r
  data arrival time                                                                    0.4206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                        -0.0247     0.3274
  data required time                                                                   0.3274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3274
  data arrival time                                                                   -0.4206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0933


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U80/IN2 (AND2X1)   0.1742    0.0049 @   0.3500 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U80/Q (AND2X1)     0.0315    0.0707     0.4207 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n186 (net)     1   3.0868    0.0000     0.4207 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_/D (DFFX1)   0.0315   0.0000 &   0.4207 r
  data arrival time                                                                    0.4207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                        -0.0247     0.3274
  data required time                                                                   0.3274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3274
  data arrival time                                                                   -0.4207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0934


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.0647              0.0000     0.1000 f
  U3202/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3202/Q (AO222X1)                                               0.1675    0.1728     0.2729 f
  mem_resp_li[628] (net)                        1      50.7558              0.0000     0.2729 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2729 f
  uce_1__uce/mem_resp_i[58] (net)                      50.7558              0.0000     0.2729 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1675   -0.0278 &   0.2451 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0701    0.1031     0.3483 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      16.4273              0.0000     0.3483 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3483 f
  data_mem_pkt_li[524] (net)                           16.4273              0.0000     0.3483 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3483 f
  core/data_mem_pkt_i[525] (net)                       16.4273              0.0000     0.3483 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3483 f
  core/be/data_mem_pkt_i[2] (net)                      16.4273              0.0000     0.3483 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3483 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               16.4273              0.0000     0.3483 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3483 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        16.4273              0.0000     0.3483 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0701   -0.0045 &   0.3438 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0359    0.0711     0.4149 f
  core/be/be_mem/dcache/n2317 (net)             1       2.3814              0.0000     0.4149 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0359    0.0000 &   0.4149 f
  data arrival time                                                                    0.4149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                         0.0129     0.3215
  data required time                                                                   0.3215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3215
  data arrival time                                                                   -0.4149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0934


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U52/IN2 (AND2X1)   0.1742    0.0031 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U52/Q (AND2X1)     0.0347    0.0728     0.4210 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n238 (net)     1   4.1392    0.0000     0.4210 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__59_/D (DFFX1)   0.0347   0.0001 &   0.4211 r
  data arrival time                                                                    0.4211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__59_/CLK (DFFX1)   0.0000   0.3531 r
  library hold time                                                        -0.0256     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.4211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0935


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/IN2 (AND2X1)   0.1745    0.0041 @   0.3493 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/Q (AND2X1)     0.0334    0.0720     0.4213 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n214 (net)     1   3.7342    0.0000     0.4213 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/D (DFFX1)   0.0334   0.0000 &   0.4214 r
  data arrival time                                                                    0.4214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  clock reconvergence pessimism                                             0.0000     0.3530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/CLK (DFFX1)   0.0000   0.3530 r
  library hold time                                                        -0.0252     0.3278
  data required time                                                                   0.3278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3278
  data arrival time                                                                   -0.4214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0936


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U56/IN2 (AND2X1)   0.1742    0.0047 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U56/Q (AND2X1)     0.0326    0.0713     0.4212 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n230 (net)     1   3.3980    0.0000     0.4212 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__57_/D (DFFX1)   0.0326   0.0000 &   0.4212 r
  data arrival time                                                                    0.4212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  clock reconvergence pessimism                                             0.0000     0.3525
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__57_/CLK (DFFX1)   0.0000   0.3525 r
  library hold time                                                        -0.0250     0.3275
  data required time                                                                   0.3275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3275
  data arrival time                                                                   -0.4212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0937


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U94/IN2 (AND2X1)   0.1739    0.0008 @   0.3459 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U94/Q (AND2X1)     0.0462    0.0802     0.4261 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n158 (net)     1   7.9881    0.0000     0.4261 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_/D (DFFX1)   0.0462  -0.0078 &   0.4183 r
  data arrival time                                                                    0.4183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0291     0.3241
  data required time                                                                   0.3241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3241
  data arrival time                                                                   -0.4183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0942


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      11.0525              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3220/Q (AO222X1)                                               0.1679    0.1367 @   0.2368 f
  mem_resp_li[644] (net)                        1      47.7741              0.0000     0.2368 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2368 f
  uce_1__uce/mem_resp_i[74] (net)                      47.7741              0.0000     0.2368 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1679    0.0065 @   0.2433 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0651    0.1003     0.3436 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      14.6880              0.0000     0.3436 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3436 f
  data_mem_pkt_li[540] (net)                           14.6880              0.0000     0.3436 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3436 f
  core/data_mem_pkt_i[541] (net)                       14.6880              0.0000     0.3436 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3436 f
  core/be/data_mem_pkt_i[18] (net)                     14.6880              0.0000     0.3436 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3436 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              14.6880              0.0000     0.3436 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3436 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       14.6880              0.0000     0.3436 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0651   -0.0014 &   0.3422 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0371    0.0716     0.4138 f
  core/be/be_mem/dcache/n2301 (net)             1       2.9153              0.0000     0.4138 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0371    0.0000 &   0.4138 f
  data arrival time                                                                    0.4138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                             0.0000     0.3066
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3066 r
  library hold time                                                         0.0126     0.3192
  data required time                                                                   0.3192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3192
  data arrival time                                                                   -0.4138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0946


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U82/IN2 (AND2X1)   0.1742    0.0047 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U82/Q (AND2X1)     0.0411    0.0772     0.4271 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n182 (net)     1   6.3669    0.0000     0.4271 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_/D (DFFX1)   0.0411  -0.0066 &   0.4204 r
  data arrival time                                                                    0.4204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                             0.0000     0.3534
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                        -0.0276     0.3258
  data required time                                                                   0.3258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3258
  data arrival time                                                                   -0.4204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0947


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2      14.7727              0.0000     0.1000 r
  U3254/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3254/Q (AO222X1)                                               0.0714    0.1147     0.2150 r
  mem_resp_li[675] (net)                        1      15.9092              0.0000     0.2150 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2150 r
  uce_1__uce/mem_resp_i[105] (net)                     15.9092              0.0000     0.2150 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0714   -0.0006 &   0.2144 r
  uce_1__uce/U152/Q (AND2X1)                                      0.1189    0.1059 @   0.3203 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      34.2913              0.0000     0.3203 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3203 r
  data_mem_pkt_li[571] (net)                           34.2913              0.0000     0.3203 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3203 r
  core/data_mem_pkt_i[572] (net)                       34.2913              0.0000     0.3203 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3203 r
  core/be/data_mem_pkt_i[49] (net)                     34.2913              0.0000     0.3203 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3203 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              34.2913              0.0000     0.3203 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3203 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       34.2913              0.0000     0.3203 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1190   -0.0152 @   0.3051 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0354    0.0900     0.3951 r
  core/be/be_mem/dcache/n2270 (net)             1       2.7383              0.0000     0.3951 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0354    0.0000 &   0.3951 r
  data arrival time                                                                    0.3951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                             0.0000     0.3261
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3261 r
  library hold time                                                        -0.0257     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.3951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0947


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U70/IN2 (AND2X1)   0.1744    0.0036 @   0.3487 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U70/Q (AND2X1)     0.0394    0.0750     0.4238 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n204 (net)     1   5.2556    0.0000     0.4238 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_/D (DFFX1)   0.0394  -0.0018 &   0.4219 r
  data arrival time                                                                    0.4219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0271     0.3272
  data required time                                                                   0.3272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3272
  data arrival time                                                                   -0.4219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0947


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[117] (net)                         2      10.4327              0.0000     0.1000 r
  U3267/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3267/Q (AO222X1)                                               0.0791    0.1191     0.2192 r
  mem_resp_li[687] (net)                        1      18.8276              0.0000     0.2192 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2192 r
  uce_1__uce/mem_resp_i[117] (net)                     18.8276              0.0000     0.2192 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0791   -0.0094 &   0.2097 r
  uce_1__uce/U165/Q (AND2X1)                                      0.1040    0.0996     0.3093 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      28.5816              0.0000     0.3093 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3093 r
  data_mem_pkt_li[583] (net)                           28.5816              0.0000     0.3093 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3093 r
  core/data_mem_pkt_i[584] (net)                       28.5816              0.0000     0.3093 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3093 r
  core/be/data_mem_pkt_i[61] (net)                     28.5816              0.0000     0.3093 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3093 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              28.5816              0.0000     0.3093 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3093 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       28.5816              0.0000     0.3093 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1040   -0.0177 &   0.2916 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0368    0.0874     0.3790 r
  core/be/be_mem/dcache/n2258 (net)             1       3.0808              0.0000     0.3790 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0368    0.0000 &   0.3790 r
  data arrival time                                                                    0.3790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                        -0.0263     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.3790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0947


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  icc_place1851/INP (NBUFFX2)                                     0.2062    0.0506 @   0.1506 f
  icc_place1851/Z (NBUFFX2)                                       0.2736    0.2037 @   0.3543 f
  n2485 (net)                                  28     177.0650              0.0000     0.3543 f
  uce_1__uce/reset_i_hfs_netlink_415 (bp_uce_02_3)                          0.0000     0.3543 f
  uce_1__uce/reset_i_hfs_netlink_415 (net)            177.0650              0.0000     0.3543 f
  uce_1__uce/U89/IN2 (NOR3X0)                                     0.2736    0.0038 @   0.3582 f
  uce_1__uce/U89/QN (NOR3X0)                                      0.0762    0.0554     0.4135 r
  uce_1__uce/n127 (net)                         1       2.5349              0.0000     0.4135 r
  uce_1__uce/state_r_reg_0_/D (DFFX1)                             0.0762    0.0000 &   0.4136 r
  data arrival time                                                                    0.4136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                             0.0000     0.3553
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)                                     0.0000     0.3553 r
  library hold time                                                        -0.0367     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.4136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0950


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/IN2 (AND2X1)   0.1742    0.0048 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/Q (AND2X1)     0.0333    0.0719     0.4218 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n222 (net)     1   3.6841    0.0000     0.4218 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/D (DFFX1)   0.0333   0.0000 &   0.4218 r
  data arrival time                                                                    0.4218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                             0.0000     0.3519
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/CLK (DFFX1)   0.0000   0.3519 r
  library hold time                                                        -0.0252     0.3267
  data required time                                                                   0.3267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3267
  data arrival time                                                                   -0.4218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0952


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/IN2 (AND2X1)   0.1742    0.0048 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/Q (AND2X1)     0.0336    0.0721     0.4220 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n250 (net)     1   3.7865    0.0000     0.4220 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/D (DFFX1)   0.0336   0.0000 &   0.4221 r
  data arrival time                                                                    0.4221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                             0.0000     0.3520
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/CLK (DFFX1)   0.0000   0.3520 r
  library hold time                                                        -0.0253     0.3267
  data required time                                                                   0.3267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3267
  data arrival time                                                                   -0.4221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0953


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[111] (net)                         2       9.8819              0.0000     0.1000 r
  U3261/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3261/Q (AO222X1)                                               0.0810    0.1201     0.2202 r
  mem_resp_li[681] (net)                        1      19.5094              0.0000     0.2202 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2202 r
  uce_1__uce/mem_resp_i[111] (net)                     19.5094              0.0000     0.2202 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0810   -0.0173 &   0.2030 r
  uce_1__uce/U159/Q (AND2X1)                                      0.1057    0.1006     0.3035 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      29.1268              0.0000     0.3035 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3035 r
  data_mem_pkt_li[577] (net)                           29.1268              0.0000     0.3035 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3035 r
  core/data_mem_pkt_i[578] (net)                       29.1268              0.0000     0.3035 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3035 r
  core/be/data_mem_pkt_i[55] (net)                     29.1268              0.0000     0.3035 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3035 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              29.1268              0.0000     0.3035 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3035 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       29.1268              0.0000     0.3035 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1057   -0.0116 &   0.2919 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0374    0.0880     0.3799 r
  core/be/be_mem/dcache/n2264 (net)             1       3.1960              0.0000     0.3799 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0374    0.0000 &   0.3799 r
  data arrival time                                                                    0.3799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3110     0.3110
  clock reconvergence pessimism                                             0.0000     0.3110
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3110 r
  library hold time                                                        -0.0265     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.3799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0954


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U72/IN2 (AND2X1)   0.1744    0.0036 @   0.3487 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U72/Q (AND2X1)     0.0382    0.0742     0.4229 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n200 (net)     1   4.8471    0.0000     0.4229 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__49_/D (DFFX1)   0.0382   0.0001 &   0.4230 r
  data arrival time                                                                    0.4230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__49_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                        -0.0267     0.3276
  data required time                                                                   0.3276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3276
  data arrival time                                                                   -0.4230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0954


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U85/IN2 (AND2X1)   0.1745    0.0041 @   0.3492 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U85/Q (AND2X1)     0.0361    0.0732     0.4225 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n176 (net)     1   4.3250    0.0000     0.4225 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/D (DFFX1)   0.0361   0.0001 &   0.4225 r
  data arrival time                                                                    0.4225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  clock reconvergence pessimism                                             0.0000     0.3529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                        -0.0261     0.3268
  data required time                                                                   0.3268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3268
  data arrival time                                                                   -0.4225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0957


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2      12.7344              0.0000     0.1000 r
  U3265/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3265/Q (AO222X1)                                               0.0727    0.1154     0.2157 r
  mem_resp_li[685] (net)                        1      16.4013              0.0000     0.2157 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2157 r
  uce_1__uce/mem_resp_i[115] (net)                     16.4013              0.0000     0.2157 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0727   -0.0043 &   0.2113 r
  uce_1__uce/U163/Q (AND2X1)                                      0.0989    0.0965     0.3078 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      26.8521              0.0000     0.3078 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3078 r
  data_mem_pkt_li[581] (net)                           26.8521              0.0000     0.3078 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3078 r
  core/data_mem_pkt_i[582] (net)                       26.8521              0.0000     0.3078 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3078 r
  core/be/data_mem_pkt_i[59] (net)                     26.8521              0.0000     0.3078 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3078 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              26.8521              0.0000     0.3078 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3078 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       26.8521              0.0000     0.3078 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.0989   -0.0124 &   0.2954 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0354    0.0853     0.3807 r
  core/be/be_mem/dcache/n2260 (net)             1       2.6033              0.0000     0.3807 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0354    0.0000 &   0.3807 r
  data arrival time                                                                    0.3807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3108     0.3108
  clock reconvergence pessimism                                             0.0000     0.3108
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3108 r
  library hold time                                                        -0.0259     0.2850
  data required time                                                                   0.2850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2850
  data arrival time                                                                   -0.3807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0957


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U74/IN2 (AND2X1)   0.1742    0.0030 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U74/Q (AND2X1)     0.0427    0.0767     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n196 (net)     1   6.1192    0.0000     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__48_/D (DFFX1)   0.0427  -0.0030 &   0.4219 r
  data arrival time                                                                    0.4219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__48_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0281     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.4219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0957


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U53/IN2 (AND2X1)   0.1742    0.0030 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U53/Q (AND2X1)     0.0432    0.0770     0.4252 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n236 (net)     1   6.2519    0.0000     0.4252 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/D (DFFX1)   0.0432  -0.0032 &   0.4219 r
  data arrival time                                                                    0.4219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/CLK (DFFX1)   0.0000   0.3541 r
  library hold time                                                        -0.0282     0.3259
  data required time                                                                   0.3259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3259
  data arrival time                                                                   -0.4219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0960


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      14.2131              0.0000     0.1000 f
  U3203/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3203/Q (AO222X1)                                               0.1617    0.1641 @   0.2642 f
  mem_resp_li[629] (net)                        1      46.1146              0.0000     0.2642 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2642 f
  uce_1__uce/mem_resp_i[59] (net)                      46.1146              0.0000     0.2642 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1617   -0.0184 @   0.2459 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0649    0.0994     0.3452 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      14.5763              0.0000     0.3452 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3452 f
  data_mem_pkt_li[525] (net)                           14.5763              0.0000     0.3452 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3452 f
  core/data_mem_pkt_i[526] (net)                       14.5763              0.0000     0.3452 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3452 f
  core/be/data_mem_pkt_i[3] (net)                      14.5763              0.0000     0.3452 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3452 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               14.5763              0.0000     0.3452 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3452 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        14.5763              0.0000     0.3452 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0649    0.0005 &   0.3457 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0370    0.0715     0.4172 f
  core/be/be_mem/dcache/n2316 (net)             1       2.8902              0.0000     0.4172 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0370    0.0000 &   0.4172 f
  data arrival time                                                                    0.4172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3086 r
  library hold time                                                         0.0126     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.4172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0961


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[109] (net)                         2      15.3212              0.0000     0.1000 r
  U3259/IN4 (AO222X1)                                             0.0015    0.0005 @   0.1005 r
  U3259/Q (AO222X1)                                               0.0696    0.1137     0.2142 r
  mem_resp_li[679] (net)                        1      15.2386              0.0000     0.2142 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2142 r
  uce_1__uce/mem_resp_i[109] (net)                     15.2386              0.0000     0.2142 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0696   -0.0085 &   0.2056 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1227    0.1074 @   0.3131 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      35.6063              0.0000     0.3131 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3131 r
  data_mem_pkt_li[575] (net)                           35.6063              0.0000     0.3131 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3131 r
  core/data_mem_pkt_i[576] (net)                       35.6063              0.0000     0.3131 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3131 r
  core/be/data_mem_pkt_i[53] (net)                     35.6063              0.0000     0.3131 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3131 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              35.6063              0.0000     0.3131 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3131 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       35.6063              0.0000     0.3131 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1227   -0.0233 @   0.2898 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0356    0.0908     0.3806 r
  core/be/be_mem/dcache/n2266 (net)             1       2.7423              0.0000     0.3806 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0356    0.0000 &   0.3806 r
  data arrival time                                                                    0.3806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                        -0.0259     0.2845
  data required time                                                                   0.2845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2845
  data arrival time                                                                   -0.3806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0961


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U66/IN2 (AND2X1)   0.1745    0.0035 @   0.3486 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U66/Q (AND2X1)     0.0392    0.0747     0.4233 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n212 (net)     1   5.0813    0.0000     0.4233 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/D (DFFX1)   0.0392   0.0001 &   0.4234 r
  data arrival time                                                                    0.4234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/CLK (DFFX1)   0.0000   0.3543 r
  library hold time                                                        -0.0270     0.3273
  data required time                                                                   0.3273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3273
  data arrival time                                                                   -0.4234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0962


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  icc_place1851/INP (NBUFFX2)                                     0.2062    0.0506 @   0.1506 f
  icc_place1851/Z (NBUFFX2)                                       0.2736    0.2037 @   0.3543 f
  n2485 (net)                                  28     177.0650              0.0000     0.3543 f
  core/reset_i_hfs_netlink_28 (bp_core_minimal_02_0)                        0.0000     0.3543 f
  core/reset_i_hfs_netlink_28 (net)                   177.0650              0.0000     0.3543 f
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.3543 f
  core/be/reset_i_hfs_netlink_48 (net)                177.0650              0.0000     0.3543 f
  core/be/be_mem/reset_i_hfs_netlink_94 (bp_be_mem_top_02_0)                0.0000     0.3543 f
  core/be/be_mem/reset_i_hfs_netlink_94 (net)         177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (bp_be_dcache_02_0_0)       0.0000     0.3543 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (net) 177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/lock_counter/IN0 (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.3543 f
  core/be/be_mem/dcache/lock_counter/IN0 (net)        177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.2736    0.0032 @   0.3575 f
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0471    0.0465     0.4040 r
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    2.2514              0.0000     0.4040 r
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0471    0.0000 &   0.4040 r
  data arrival time                                                                    0.4040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  clock reconvergence pessimism                                             0.0000     0.3370
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3370 r
  library hold time                                                        -0.0294     0.3076
  data required time                                                                   0.3076
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3076
  data arrival time                                                                   -0.4040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0964


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U49/IN2 (AND2X1)   0.1748    0.0044 @   0.3495 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U49/Q (AND2X1)     0.0441    0.0780     0.4276 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n244 (net)     1   6.7527    0.0000     0.4276 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_/D (DFFX1)   0.0441  -0.0058 &   0.4218 r
  data arrival time                                                                    0.4218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  clock reconvergence pessimism                                             0.0000     0.3532
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_/CLK (DFFX1)   0.0000   0.3532 r
  library hold time                                                        -0.0285     0.3248
  data required time                                                                   0.3248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3248
  data arrival time                                                                   -0.4218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0970


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[107] (net)                         2       9.6575              0.0000     0.1000 r
  U3256/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3256/Q (AO222X1)                                               0.0817    0.1206     0.2206 r
  mem_resp_li[677] (net)                        1      19.7781              0.0000     0.2206 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2206 r
  uce_1__uce/mem_resp_i[107] (net)                     19.7781              0.0000     0.2206 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.0817   -0.0103 &   0.2103 r
  uce_1__uce/U155/Q (AND2X1)                                      0.1117    0.1035     0.3137 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      31.2345              0.0000     0.3137 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3137 r
  data_mem_pkt_li[573] (net)                           31.2345              0.0000     0.3137 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3137 r
  core/data_mem_pkt_i[574] (net)                       31.2345              0.0000     0.3137 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3137 r
  core/be/data_mem_pkt_i[51] (net)                     31.2345              0.0000     0.3137 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3137 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              31.2345              0.0000     0.3137 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3137 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       31.2345              0.0000     0.3137 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1117   -0.0218 &   0.2919 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0368    0.0891     0.3810 r
  core/be/be_mem/dcache/n2268 (net)             1       3.1128              0.0000     0.3810 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0368    0.0000 &   0.3811 r
  data arrival time                                                                    0.3811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                        -0.0263     0.2840
  data required time                                                                   0.2840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2840
  data arrival time                                                                   -0.3811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0970


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[79] (net)                          2       9.0574              0.0000     0.1000 r
  U3225/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3225/Q (AO222X1)                                               0.0906    0.1257     0.2256 r
  mem_resp_li[649] (net)                        1      23.1037              0.0000     0.2256 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2256 r
  uce_1__uce/mem_resp_i[79] (net)                      23.1037              0.0000     0.2256 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0906   -0.0007 &   0.2249 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0588    0.0775     0.3025 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      12.1244              0.0000     0.3025 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3025 r
  data_mem_pkt_li[545] (net)                           12.1244              0.0000     0.3025 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3025 r
  core/data_mem_pkt_i[546] (net)                       12.1244              0.0000     0.3025 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3025 r
  core/be/data_mem_pkt_i[23] (net)                     12.1244              0.0000     0.3025 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3025 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              12.1244              0.0000     0.3025 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3025 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       12.1244              0.0000     0.3025 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0588    0.0002 &   0.3027 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0350    0.0767     0.3794 r
  core/be/be_mem/dcache/n2296 (net)             1       2.8071              0.0000     0.3794 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0350    0.0000 &   0.3794 r
  data arrival time                                                                    0.3794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0252     0.2824
  data required time                                                                   0.2824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2824
  data arrival time                                                                   -0.3794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0971


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_mem/reset_i_hfs_netlink_86 (bp_be_mem_top_02_0)                0.0000     0.3451 r
  core/be/be_mem/reset_i_hfs_netlink_86 (net)         103.4666              0.0000     0.3451 r
  core/be/be_mem/csr/IN4 (bp_be_csr_02_0)                                   0.0000     0.3451 r
  core/be/be_mem/csr/IN4 (net)                        103.4666              0.0000     0.3451 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_151 (bsg_dff_reset_width_p64_3)   0.0000   0.3451 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_151 (net) 103.4666    0.0000     0.3451 r
  core/be/be_mem/csr/mscratch_reg/U6/IN2 (AND2X1)                 0.1739    0.0008 @   0.3459 r
  core/be/be_mem/csr/mscratch_reg/U6/Q (AND2X1)                   0.0459    0.0801     0.4260 r
  core/be/be_mem/csr/mscratch_reg/n15 (net)     1       7.9321              0.0000     0.4260 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_61_/D (DFFX1)        0.0459   -0.0048 &   0.4212 r
  data arrival time                                                                    0.4212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_mem/csr/mscratch_reg/data_r_reg_61_/CLK (DFFX1)                0.0000     0.3531 r
  library hold time                                                        -0.0290     0.3240
  data required time                                                                   0.3240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3240
  data arrival time                                                                   -0.4212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0972


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U83/IN2 (AND2X1)   0.1745    0.0041 @   0.3493 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U83/Q (AND2X1)     0.0401    0.0756     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n180 (net)     1   5.5435    0.0000     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/D (DFFX1)   0.0401  -0.0010 &   0.4239 r
  data arrival time                                                                    0.4239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                             0.0000     0.3539
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/CLK (DFFX1)   0.0000   0.3539 r
  library hold time                                                        -0.0273     0.3267
  data required time                                                                   0.3267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3267
  data arrival time                                                                   -0.4239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0972


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[121] (net)                         2      10.0418              0.0000     0.1000 r
  U3271/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3271/Q (AO222X1)                                               0.0850    0.1224     0.2226 r
  mem_resp_li[691] (net)                        1      21.0049              0.0000     0.2226 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2226 r
  uce_1__uce/mem_resp_i[121] (net)                     21.0049              0.0000     0.2226 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0850   -0.0165 &   0.2061 r
  uce_1__uce/U170/Q (AND2X1)                                      0.1077    0.1020     0.3081 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      29.7977              0.0000     0.3081 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3081 r
  data_mem_pkt_li[587] (net)                           29.7977              0.0000     0.3081 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3081 r
  core/data_mem_pkt_i[588] (net)                       29.7977              0.0000     0.3081 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3081 r
  core/be/data_mem_pkt_i[65] (net)                     29.7977              0.0000     0.3081 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3081 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              29.7977              0.0000     0.3081 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3081 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       29.7977              0.0000     0.3081 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1077   -0.0148 &   0.2932 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0368    0.0883     0.3815 r
  core/be/be_mem/dcache/n2254 (net)             1       3.1112              0.0000     0.3815 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0368    0.0000 &   0.3815 r
  data arrival time                                                                    0.3815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0263     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.3815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0974


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      14.2946              0.0000     0.1000 f
  U3204/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3204/Q (AO222X1)                                               0.1806    0.1740 @   0.2740 f
  mem_resp_li[630] (net)                        1      52.3490              0.0000     0.2740 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2740 f
  uce_1__uce/mem_resp_i[60] (net)                      52.3490              0.0000     0.2740 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1806   -0.0269 @   0.2471 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0644    0.1013     0.3484 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      14.4058              0.0000     0.3484 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3484 f
  data_mem_pkt_li[526] (net)                           14.4058              0.0000     0.3484 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3484 f
  core/data_mem_pkt_i[527] (net)                       14.4058              0.0000     0.3484 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3484 f
  core/be/data_mem_pkt_i[4] (net)                      14.4058              0.0000     0.3484 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3484 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               14.4058              0.0000     0.3484 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3484 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        14.4058              0.0000     0.3484 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0644   -0.0007 &   0.3477 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0711     0.4188 f
  core/be/be_mem/dcache/n2315 (net)             1       2.7544              0.0000     0.4188 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.4189 f
  data arrival time                                                                    0.4189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3085 r
  library hold time                                                         0.0127     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0977


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U81/IN2 (AND2X1)   0.1745    0.0035 @   0.3486 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U81/Q (AND2X1)     0.0406    0.0757     0.4243 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n184 (net)     1   5.5944    0.0000     0.4243 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_/D (DFFX1)   0.0406   0.0001 &   0.4244 r
  data arrival time                                                                    0.4244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  clock reconvergence pessimism                                             0.0000     0.3540
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_/CLK (DFFX1)   0.0000   0.3540 r
  library hold time                                                        -0.0274     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.4244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0978


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/level_cntr_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place14/INP (INVX2)                                 0.2204    0.0779 @   0.1779 f
  core/be/icc_place14/ZN (INVX2)                                  0.2209    0.1272 @   0.3051 r
  core/be/n12 (net)                            34     106.2751              0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (bp_be_mem_top_02_0)                0.0000     0.3051 r
  core/be/be_mem/reset_i_hfs_netlink_89 (net)         106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (bp_be_ptw_02_64_3_0)          0.0000     0.3051 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_116 (net)    106.2751              0.0000     0.3051 r
  core/be/be_mem/ptw/U105/IN2 (NAND2X0)                           0.2219    0.0042 @   0.3093 r
  core/be/be_mem/ptw/U105/QN (NAND2X0)                            0.0956    0.0793     0.3886 f
  core/be/be_mem/ptw/n59 (net)                  1       8.1103              0.0000     0.3886 f
  core/be/be_mem/ptw/U106/INP (INVX0)                             0.0956   -0.0020 &   0.3866 f
  core/be/be_mem/ptw/U106/ZN (INVX0)                              0.0874    0.0533     0.4398 r
  core/be/be_mem/ptw/n49 (net)                  1       9.1365              0.0000     0.4398 r
  core/be/be_mem/ptw/level_cntr_reg_1_/D (DFFX1)                  0.0874   -0.0108 &   0.4291 r
  data arrival time                                                                    0.4291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_mem/ptw/level_cntr_reg_1_/CLK (DFFX1)                          0.0000     0.3700 r
  library hold time                                                        -0.0388     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0979


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[82] (net)                           2       8.6817              0.0000     0.1000 r
  U3228/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3228/Q (AO222X1)                                               0.1697    0.1218 @   0.2218 r
  mem_resp_li[652] (net)                        1      48.8348              0.0000     0.2218 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2218 r
  uce_1__uce/mem_resp_i[82] (net)                      48.8348              0.0000     0.2218 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1697   -0.0075 @   0.2143 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0641    0.0876     0.3019 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      12.9352              0.0000     0.3019 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3019 r
  data_mem_pkt_li[548] (net)                           12.9352              0.0000     0.3019 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3019 r
  core/data_mem_pkt_i[549] (net)                       12.9352              0.0000     0.3019 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3019 r
  core/be/data_mem_pkt_i[26] (net)                     12.9352              0.0000     0.3019 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3019 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              12.9352              0.0000     0.3019 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3019 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       12.9352              0.0000     0.3019 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0641   -0.0009 &   0.3010 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0362    0.0789     0.3799 r
  core/be/be_mem/dcache/n2293 (net)             1       3.2376              0.0000     0.3799 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0362    0.0000 &   0.3799 r
  data arrival time                                                                    0.3799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                        -0.0256     0.2820
  data required time                                                                   0.2820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2820
  data arrival time                                                                   -0.3799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0979


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U68/IN2 (AND2X1)   0.1745    0.0035 @   0.3486 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U68/Q (AND2X1)     0.0420    0.0765     0.4252 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n208 (net)     1   6.0048    0.0000     0.4252 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_/D (DFFX1)   0.0420  -0.0009 &   0.4243 r
  data arrival time                                                                    0.4243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0279     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.4243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0980


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[110] (net)                         2       9.5230              0.0000     0.1000 r
  U3260/IN4 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3260/Q (AO222X1)                                               0.0773    0.1180     0.2179 r
  mem_resp_li[680] (net)                        1      18.1117              0.0000     0.2179 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2179 r
  uce_1__uce/mem_resp_i[110] (net)                     18.1117              0.0000     0.2179 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0773   -0.0166 &   0.2013 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1087    0.1016     0.3029 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      30.2551              0.0000     0.3029 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3029 r
  data_mem_pkt_li[576] (net)                           30.2551              0.0000     0.3029 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3029 r
  core/data_mem_pkt_i[577] (net)                       30.2551              0.0000     0.3029 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3029 r
  core/be/data_mem_pkt_i[54] (net)                     30.2551              0.0000     0.3029 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3029 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              30.2551              0.0000     0.3029 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3029 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       30.2551              0.0000     0.3029 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1087   -0.0067 &   0.2962 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0346    0.0869     0.3831 r
  core/be/be_mem/dcache/n2265 (net)             1       2.3329              0.0000     0.3831 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0346    0.0000 &   0.3831 r
  data arrival time                                                                    0.3831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3106     0.3106
  clock reconvergence pessimism                                             0.0000     0.3106
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3106 r
  library hold time                                                        -0.0256     0.2849
  data required time                                                                   0.2849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2849
  data arrival time                                                                   -0.3831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0982


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U51/IN2 (AND2X1)   0.1745    0.0035 @   0.3486 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U51/Q (AND2X1)     0.0418    0.0761     0.4246 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n240 (net)     1   5.7634    0.0000     0.4246 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__59_/D (DFFX1)   0.0418   0.0001 &   0.4248 r
  data arrival time                                                                    0.4248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__59_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0278     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.4248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0984


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2       9.6364              0.0000     0.1000 f
  U3211/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3211/Q (AO222X1)                                               0.1755    0.1720 @   0.2720 f
  mem_resp_li[637] (net)                        1      51.2530              0.0000     0.2720 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2720 f
  uce_1__uce/mem_resp_i[67] (net)                      51.2530              0.0000     0.2720 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1755   -0.0183 @   0.2537 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0618    0.0990     0.3527 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      13.4465              0.0000     0.3527 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3527 f
  data_mem_pkt_li[533] (net)                           13.4465              0.0000     0.3527 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3527 f
  core/data_mem_pkt_i[534] (net)                       13.4465              0.0000     0.3527 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3527 f
  core/be/data_mem_pkt_i[11] (net)                     13.4465              0.0000     0.3527 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3527 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              13.4465              0.0000     0.3527 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3527 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       13.4465              0.0000     0.3527 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0618   -0.0024 &   0.3503 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0352    0.0695     0.4198 f
  core/be/be_mem/dcache/n2308 (net)             1       2.2869              0.0000     0.4198 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0352    0.0000 &   0.4198 f
  data arrival time                                                                    0.4198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  clock reconvergence pessimism                                             0.0000     0.3082
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3082 r
  library hold time                                                         0.0131     0.3213
  data required time                                                                   0.3213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3213
  data arrival time                                                                   -0.4198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0986


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U64/IN2 (AND2X1)   0.1742    0.0030 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U64/Q (AND2X1)     0.0423    0.0767     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n216 (net)     1   6.1103    0.0000     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/D (DFFX1)   0.0423   0.0001 &   0.4250 r
  data arrival time                                                                    0.4250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                             0.0000     0.3542
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0279     0.3262
  data required time                                                                   0.3262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3262
  data arrival time                                                                   -0.4250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0987


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U76/IN2 (AND2X1)   0.1747    0.0043 @   0.3494 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U76/Q (AND2X1)     0.0417    0.0767     0.4261 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n192 (net)     1   6.0925    0.0000     0.4261 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/D (DFFX1)   0.0417  -0.0022 &   0.4239 r
  data arrival time                                                                    0.4239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3529     0.3529
  clock reconvergence pessimism                                             0.0000     0.3529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/CLK (DFFX1)   0.0000   0.3529 r
  library hold time                                                        -0.0277     0.3252
  data required time                                                                   0.3252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3252
  data arrival time                                                                   -0.4239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0988


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U46/IN2 (AND2X1)   0.1746    0.0042 @   0.3493 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U46/Q (AND2X1)     0.0427    0.0770     0.4263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n248 (net)     1   6.2535    0.0000     0.4263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/D (DFFX1)   0.0427  -0.0024 &   0.4239 r
  data arrival time                                                                    0.4239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  clock reconvergence pessimism                                             0.0000     0.3531
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/CLK (DFFX1)   0.0000   0.3531 r
  library hold time                                                        -0.0280     0.3251
  data required time                                                                   0.3251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3251
  data arrival time                                                                   -0.4239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0988


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U44/IN2 (AND2X1)   0.1747    0.0043 @   0.3494 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U44/Q (AND2X1)     0.0454    0.0791     0.4285 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n252 (net)     1   7.2828    0.0000     0.4285 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/D (DFFX1)   0.0454  -0.0050 &   0.4235 r
  data arrival time                                                                    0.4235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3534     0.3534
  clock reconvergence pessimism                                             0.0000     0.3534
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/CLK (DFFX1)   0.0000   0.3534 r
  library hold time                                                        -0.0289     0.3245
  data required time                                                                   0.3245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3245
  data arrival time                                                                   -0.4235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0990


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U91/IN2 (AND2X1)   0.1742    0.0031 @   0.3482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U91/Q (AND2X1)     0.0421    0.0767     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n164 (net)     1   6.1067    0.0000     0.4249 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__40_/D (DFFX1)   0.0421   0.0001 &   0.4250 r
  data arrival time                                                                    0.4250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__40_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                        -0.0279     0.3259
  data required time                                                                   0.3259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3259
  data arrival time                                                                   -0.4250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0991


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[119] (net)                         2      16.9212              0.0000     0.1000 r
  U3269/IN4 (AO222X1)                                             0.0016    0.0004 @   0.1004 r
  U3269/Q (AO222X1)                                               0.0779    0.1185     0.2189 r
  mem_resp_li[689] (net)                        1      18.3409              0.0000     0.2189 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2189 r
  uce_1__uce/mem_resp_i[119] (net)                     18.3409              0.0000     0.2189 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0779   -0.0081 &   0.2108 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1039    0.0994     0.3101 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      28.5525              0.0000     0.3101 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3101 r
  data_mem_pkt_li[585] (net)                           28.5525              0.0000     0.3101 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3101 r
  core/data_mem_pkt_i[586] (net)                       28.5525              0.0000     0.3101 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3101 r
  core/be/data_mem_pkt_i[63] (net)                     28.5525              0.0000     0.3101 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3101 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              28.5525              0.0000     0.3101 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3101 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       28.5525              0.0000     0.3101 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1039   -0.0139 &   0.2963 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0365    0.0874     0.3836 r
  core/be/be_mem/dcache/n2256 (net)             1       3.0839              0.0000     0.3836 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0365    0.0000 &   0.3837 r
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0262     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0994


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U59/IN2 (AND2X1)   0.1745    0.0035 @   0.3486 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U59/Q (AND2X1)     0.0436    0.0773     0.4259 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n224 (net)     1   6.4005    0.0000     0.4259 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/D (DFFX1)   0.0436  -0.0006 &   0.4253 r
  data arrival time                                                                    0.4253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                             0.0000     0.3537
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/CLK (DFFX1)   0.0000   0.3537 r
  library hold time                                                        -0.0283     0.3254
  data required time                                                                   0.3254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3254
  data arrival time                                                                   -0.4253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0999


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U57/IN2 (AND2X1)   0.1745    0.0042 @   0.3493 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U57/Q (AND2X1)     0.0443    0.0782     0.4275 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n228 (net)     1   6.8694    0.0000     0.4275 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/D (DFFX1)   0.0443  -0.0022 &   0.4253 r
  data arrival time                                                                    0.4253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3538     0.3538
  clock reconvergence pessimism                                             0.0000     0.3538
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/CLK (DFFX1)   0.0000   0.3538 r
  library hold time                                                        -0.0285     0.3253
  data required time                                                                   0.3253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3253
  data arrival time                                                                   -0.4253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1000


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[108] (net)                         2       9.7668              0.0000     0.1000 r
  U3258/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3258/Q (AO222X1)                                               0.0745    0.1164     0.2163 r
  mem_resp_li[678] (net)                        1      17.0697              0.0000     0.2163 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2163 r
  uce_1__uce/mem_resp_i[108] (net)                     17.0697              0.0000     0.2163 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0745   -0.0043 &   0.2121 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1082    0.1010     0.3131 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      30.0960              0.0000     0.3131 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3131 r
  data_mem_pkt_li[574] (net)                           30.0960              0.0000     0.3131 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3131 r
  core/data_mem_pkt_i[575] (net)                       30.0960              0.0000     0.3131 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3131 r
  core/be/data_mem_pkt_i[52] (net)                     30.0960              0.0000     0.3131 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3131 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              30.0960              0.0000     0.3131 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3131 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       30.0960              0.0000     0.3131 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1082   -0.0166 &   0.2965 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0362    0.0880     0.3845 r
  core/be/be_mem/dcache/n2267 (net)             1       2.9251              0.0000     0.3845 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0362    0.0000 &   0.3845 r
  data arrival time                                                                    0.3845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3105     0.3105
  clock reconvergence pessimism                                             0.0000     0.3105
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3105 r
  library hold time                                                        -0.0261     0.2844
  data required time                                                                   0.2844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2844
  data arrival time                                                                   -0.3845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1001


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[112] (net)                         2      17.2961              0.0000     0.1000 r
  U3262/IN4 (AO222X1)                                             0.0018    0.0006 @   0.1006 r
  U3262/Q (AO222X1)                                               0.0748    0.1168     0.2173 r
  mem_resp_li[682] (net)                        1      17.2276              0.0000     0.2173 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2173 r
  uce_1__uce/mem_resp_i[112] (net)                     17.2276              0.0000     0.2173 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0748   -0.0103 &   0.2070 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1061    0.1002 @   0.3072 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      29.6386              0.0000     0.3072 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3072 r
  data_mem_pkt_li[578] (net)                           29.6386              0.0000     0.3072 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3072 r
  core/data_mem_pkt_i[579] (net)                       29.6386              0.0000     0.3072 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3072 r
  core/be/data_mem_pkt_i[56] (net)                     29.6386              0.0000     0.3072 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3072 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              29.6386              0.0000     0.3072 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3072 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       29.6386              0.0000     0.3072 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1061   -0.0118 @   0.2955 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0375    0.0885     0.3840 r
  core/be/be_mem/dcache/n2263 (net)             1       3.4111              0.0000     0.3840 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0375    0.0000 &   0.3840 r
  data arrival time                                                                    0.3840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3103     0.3103
  clock reconvergence pessimism                                             0.0000     0.3103
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3103 r
  library hold time                                                        -0.0265     0.2838
  data required time                                                                   0.2838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2838
  data arrival time                                                                   -0.3840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1002


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.7840       0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/U35/IN2 (AND2X1)                   0.3357    0.0007 @   0.3644 r
  core/be/be_mem/csr/mtval_reg/U35/Q (AND2X1)                     0.0301    0.0822     0.4466 r
  core/be/be_mem/csr/mtval_reg/n55 (net)        1       2.3446              0.0000     0.4466 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_11_/D (DFFX1)           0.0301    0.0000 &   0.4466 r
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/mtval_reg/data_r_reg_11_/CLK (DFFX1)                   0.0000     0.3710 r
  library hold time                                                        -0.0248     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1004


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2       8.2446              0.0000     0.1000 r
  U3242/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3242/Q (AO222X1)                                               0.0946    0.1280     0.2279 r
  mem_resp_li[664] (net)                        1      24.6013              0.0000     0.2279 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2279 r
  uce_1__uce/mem_resp_i[94] (net)                      24.6013              0.0000     0.2279 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0946   -0.0104 &   0.2176 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0765    0.0874     0.3050 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      18.4884              0.0000     0.3050 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3050 r
  data_mem_pkt_li[560] (net)                           18.4884              0.0000     0.3050 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3050 r
  core/data_mem_pkt_i[561] (net)                       18.4884              0.0000     0.3050 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3050 r
  core/be/data_mem_pkt_i[38] (net)                     18.4884              0.0000     0.3050 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3050 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              18.4884              0.0000     0.3050 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3050 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       18.4884              0.0000     0.3050 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0765   -0.0037 &   0.3013 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0372    0.0819     0.3832 r
  core/be/be_mem/dcache/n2281 (net)             1       3.3678              0.0000     0.3832 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0372    0.0000 &   0.3832 r
  data arrival time                                                                    0.3832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3086     0.3086
  clock reconvergence pessimism                                             0.0000     0.3086
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3086 r
  library hold time                                                        -0.0259     0.2826
  data required time                                                                   0.2826
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2826
  data arrival time                                                                   -0.3832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1005


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  icc_place1851/INP (NBUFFX2)                                     0.2062    0.0506 @   0.1506 f
  icc_place1851/Z (NBUFFX2)                                       0.2736    0.2037 @   0.3543 f
  n2485 (net)                                  28     177.0650              0.0000     0.3543 f
  core/reset_i_hfs_netlink_28 (bp_core_minimal_02_0)                        0.0000     0.3543 f
  core/reset_i_hfs_netlink_28 (net)                   177.0650              0.0000     0.3543 f
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.3543 f
  core/be/reset_i_hfs_netlink_48 (net)                177.0650              0.0000     0.3543 f
  core/be/be_mem/reset_i_hfs_netlink_94 (bp_be_mem_top_02_0)                0.0000     0.3543 f
  core/be/be_mem/reset_i_hfs_netlink_94 (net)         177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (bp_be_dcache_02_0_0)       0.0000     0.3543 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_106 (net) 177.0650              0.0000     0.3543 f
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.3543 f
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net) 177.0650            0.0000     0.3543 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.3543 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net) 177.0650    0.0000     0.3543 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.2736   0.0036 @   0.3580 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0550   0.0478     0.4057 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.4357   0.0000     0.4057 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0550   0.0000 &   0.4058 r
  data arrival time                                                                    0.4058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3368     0.3368
  clock reconvergence pessimism                                             0.0000     0.3368
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3368 r
  library hold time                                                        -0.0318     0.3050
  data required time                                                                   0.3050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3050
  data arrival time                                                                   -0.4058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1007


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.7840       0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/U43/IN2 (AND2X1)                   0.3360    0.0008 @   0.3646 r
  core/be/be_mem/csr/mtval_reg/U43/Q (AND2X1)                     0.0301    0.0823     0.4469 r
  core/be/be_mem/csr/mtval_reg/n63 (net)        1       2.3831              0.0000     0.4469 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_3_/D (DFFX1)            0.0301    0.0000 &   0.4469 r
  data arrival time                                                                    0.4469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/mtval_reg/data_r_reg_3_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                        -0.0249     0.3461
  data required time                                                                   0.3461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3461
  data arrival time                                                                   -0.4469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1008


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_page_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.2275    0.0811 @   0.1811 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1769    0.1395     0.3206 f
  core/be/be_mem/n65 (net)                      5      20.8405              0.0000     0.3206 f
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1769    0.0001 &   0.3207 f
  core/be/be_mem/U69/Q (AND2X1)                                   0.0407    0.0812     0.4019 f
  core/be/be_mem/n69 (net)                      3       7.1124              0.0000     0.4019 f
  core/be/be_mem/U74/INP (INVX0)                                  0.0407    0.0000 &   0.4020 f
  core/be/be_mem/U74/ZN (INVX0)                                   0.0402    0.0253     0.4273 r
  core/be/be_mem/n17 (net)                      1       3.3222              0.0000     0.4273 r
  core/be/be_mem/U76/IN2 (NOR4X0)                                 0.0402    0.0000 &   0.4273 r
  core/be/be_mem/U76/QN (NOR4X0)                                  0.0617    0.0570     0.4843 f
  core/be/be_mem/n42 (net)                      1       5.1491              0.0000     0.4843 f
  core/be/be_mem/load_page_fault_mem3_reg/D (DFFX1)               0.0617   -0.0011 &   0.4832 f
  data arrival time                                                                    0.4832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/load_page_fault_mem3_reg/CLK (DFFX1)                       0.0000     0.3705 r
  library hold time                                                         0.0118     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.4832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1009


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2       9.8961              0.0000     0.1000 r
  U3363/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3363/Q (AO222X1)                                               0.1202    0.1010 @   0.2010 r
  mem_resp_li[67] (net)                         1      32.0342              0.0000     0.2010 r
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2010 r
  uce_0__uce/mem_resp_i[67] (net)                      32.0342              0.0000     0.2010 r
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1204   -0.0191 @   0.1819 r
  uce_0__uce/U163/Q (AND2X1)                                      0.2765    0.1792 @   0.3611 r
  uce_0__uce/data_mem_pkt_o[11] (net)           3      85.2008              0.0000     0.3611 r
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3611 r
  data_mem_pkt_li[10] (net)                            85.2008              0.0000     0.3611 r
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3611 r
  core/data_mem_pkt_i[11] (net)                        85.2008              0.0000     0.3611 r
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3611 r
  core/fe/data_mem_pkt_i[11] (net)                     85.2008              0.0000     0.3611 r
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3611 r
  core/fe/mem/data_mem_pkt_i[11] (net)                 85.2008              0.0000     0.3611 r
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3611 r
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          85.2008              0.0000     0.3611 r
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2767   -0.0730 @   0.2880 r
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0366    0.1174     0.4054 r
  core/fe/mem/icache/n503 (net)                 1       3.1916              0.0000     0.4054 r
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0366    0.0000 &   0.4054 r
  data arrival time                                                                    0.4054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  clock reconvergence pessimism                                             0.0000     0.3299
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.3299 r
  library hold time                                                        -0.0258     0.3042
  data required time                                                                   0.3042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3042
  data arrival time                                                                   -0.4054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1013


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/U25/IN2 (AND2X1)                   0.3361    0.0009 @   0.3646 r
  core/be/be_mem/csr/stval_reg/U25/Q (AND2X1)                     0.0305    0.0827     0.4473 r
  core/be/be_mem/csr/stval_reg/n46 (net)        1       2.5669              0.0000     0.4473 r
  core/be/be_mem/csr/stval_reg/data_r_reg_20_/D (DFFX1)           0.0305    0.0000 &   0.4473 r
  data arrival time                                                                    0.4473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/stval_reg/data_r_reg_20_/CLK (DFFX1)                   0.0000     0.3710 r
  library hold time                                                        -0.0249     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.4473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1013


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/U45/IN2 (AND2X1)                   0.3358    0.0007 @   0.3645 r
  core/be/be_mem/csr/stval_reg/U45/Q (AND2X1)                     0.0310    0.0829     0.4474 r
  core/be/be_mem/csr/stval_reg/n65 (net)        1       2.6962              0.0000     0.4474 r
  core/be/be_mem/csr/stval_reg/data_r_reg_1_/D (DFFX1)            0.0310    0.0000 &   0.4474 r
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/stval_reg/data_r_reg_1_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                        -0.0250     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1015


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.7840       0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/U45/IN2 (AND2X1)                   0.3356    0.0016 @   0.3653 r
  core/be/be_mem/csr/mtval_reg/U45/Q (AND2X1)                     0.0305    0.0824     0.4477 r
  core/be/be_mem/csr/mtval_reg/n65 (net)        1       2.4664              0.0000     0.4477 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_1_/D (DFFX1)            0.0305    0.0000 &   0.4477 r
  data arrival time                                                                    0.4477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/mtval_reg/data_r_reg_1_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                        -0.0249     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.4477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1017


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U92/IN2 (AND2X1)   0.1742    0.0048 @   0.3499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U92/Q (AND2X1)     0.0416    0.0775     0.4273 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n162 (net)     1   6.4986    0.0000     0.4273 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__40_/D (DFFX1)   0.0416   0.0002 &   0.4275 r
  data arrival time                                                                    0.4275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                             0.0000     0.3535
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__40_/CLK (DFFX1)   0.0000   0.3535 r
  library hold time                                                        -0.0277     0.3257
  data required time                                                                   0.3257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3257
  data arrival time                                                                   -0.4275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1018


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/reset_i (bsg_dff_reset_width_p41_9)          0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/reset_i (net)           97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/stval_reg/U43/IN2 (AND2X1)                   0.3359    0.0008 @   0.3645 r
  core/be/be_mem/csr/stval_reg/U43/Q (AND2X1)                     0.0313    0.0832     0.4477 r
  core/be/be_mem/csr/stval_reg/n63 (net)        1       2.8167              0.0000     0.4477 r
  core/be/be_mem/csr/stval_reg/data_r_reg_3_/D (DFFX1)            0.0313    0.0000 &   0.4478 r
  data arrival time                                                                    0.4478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                             0.0000     0.3710
  core/be/be_mem/csr/stval_reg/data_r_reg_3_/CLK (DFFX1)                    0.0000     0.3710 r
  library hold time                                                        -0.0251     0.3459
  data required time                                                                   0.3459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3459
  data arrival time                                                                   -0.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1019


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U55/IN2 (AND2X1)   0.1748    0.0044 @   0.3495 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U55/Q (AND2X1)     0.0453    0.0789     0.4285 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n232 (net)     1   7.2039    0.0000     0.4285 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__57_/D (DFFX1)   0.0453  -0.0017 &   0.4268 r
  data arrival time                                                                    0.4268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                             0.0000     0.3537
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__57_/CLK (DFFX1)   0.0000   0.3537 r
  library hold time                                                        -0.0288     0.3249
  data required time                                                                   0.3249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3249
  data arrival time                                                                   -0.4268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1019


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN9 (net)                        288.1210              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place114/INP (INVX1)                     0.2196    0.0735 @   0.1735 f
  core/be/be_mem/csr/icc_place114/ZN (INVX1)                      0.3361    0.1903 @   0.3637 r
  core/be/be_mem/csr/n731 (net)                37      97.7840              0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (bsg_dff_reset_width_p41_7)   0.0000   0.3637 r
  core/be/be_mem/csr/mtval_reg/reset_i_hfs_netlink_183 (net)  97.7840       0.0000     0.3637 r
  core/be/be_mem/csr/mtval_reg/U25/IN2 (AND2X1)                   0.3361    0.0009 @   0.3646 r
  core/be/be_mem/csr/mtval_reg/U25/Q (AND2X1)                     0.0315    0.0834     0.4480 r
  core/be/be_mem/csr/mtval_reg/n46 (net)        1       2.8967              0.0000     0.4480 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_20_/D (DFFX1)           0.0315    0.0000 &   0.4480 r
  data arrival time                                                                    0.4480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3709     0.3709
  clock reconvergence pessimism                                             0.0000     0.3709
  core/be/be_mem/csr/mtval_reg/data_r_reg_20_/CLK (DFFX1)                   0.0000     0.3709 r
  library hold time                                                        -0.0252     0.3458
  data required time                                                                   0.3458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3458
  data arrival time                                                                   -0.4480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1022


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  icc_place1850/INP (NBUFFX2)                                     0.0077    0.0029 @   0.1029 r
  icc_place1850/Z (NBUFFX2)                                       0.5428    0.1922 @   0.2951 r
  n2484 (net)                                  38     311.8524              0.0000     0.2951 r
  core/reset_i_hfs_netlink_34 (bp_core_minimal_02_0)                        0.0000     0.2951 r
  core/reset_i_hfs_netlink_34 (net)                   311.8524              0.0000     0.2951 r
  core/fe/reset_i_hfs_netlink_196 (bp_fe_top_02_0)                          0.0000     0.2951 r
  core/fe/reset_i_hfs_netlink_196 (net)               311.8524              0.0000     0.2951 r
  core/fe/pc_gen/IN10 (bp_fe_pc_gen_02_0)                                   0.0000     0.2951 r
  core/fe/pc_gen/IN10 (net)                           311.8524              0.0000     0.2951 r
  core/fe/pc_gen/U557/IN1 (NOR2X0)                                0.5428    0.0963 @   0.3914 r
  core/fe/pc_gen/U557/QN (NOR2X0)                                 0.0453    0.0735     0.4649 f
  core/fe/pc_gen/n214 (net)                     1       2.6156              0.0000     0.4649 f
  core/fe/pc_gen/state_r_reg_1_/D (DFFX1)                         0.0453    0.0000 &   0.4650 f
  data arrival time                                                                    0.4650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                             0.0000     0.3490
  core/fe/pc_gen/state_r_reg_1_/CLK (DFFX1)                                 0.0000     0.3490 r
  library hold time                                                         0.0136     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.4650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1023


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.0647              0.0000     0.1000 f
  U3352/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3352/Q (AO222X1)                                               0.1026    0.1023     0.2024 f
  mem_resp_li[58] (net)                         1      27.0008              0.0000     0.2024 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2024 f
  uce_0__uce/mem_resp_i[58] (net)                      27.0008              0.0000     0.2024 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1026    0.0007 &   0.2031 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2825    0.1977 @   0.4008 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      84.0910              0.0000     0.4008 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.4008 f
  data_mem_pkt_li[1] (net)                             84.0910              0.0000     0.4008 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.4008 f
  core/data_mem_pkt_i[2] (net)                         84.0910              0.0000     0.4008 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.4008 f
  core/fe/data_mem_pkt_i[2] (net)                      84.0910              0.0000     0.4008 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.4008 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  84.0910              0.0000     0.4008 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.4008 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           84.0910              0.0000     0.4008 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2825   -0.0517 @   0.3491 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0371    0.0969     0.4460 f
  core/fe/mem/icache/n494 (net)                 1       2.8104              0.0000     0.4460 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0371    0.0000 &   0.4460 f
  data arrival time                                                                    0.4460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                             0.0000     0.3301
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3301 r
  library hold time                                                         0.0130     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.4460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1030


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[72] (net)                          2       9.9504              0.0000     0.1000 r
  U3217/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3217/Q (AO222X1)                                               0.1020    0.1318     0.2318 r
  mem_resp_li[642] (net)                        1      27.1604              0.0000     0.2318 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2318 r
  uce_1__uce/mem_resp_i[72] (net)                      27.1604              0.0000     0.2318 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1020   -0.0090 &   0.2228 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0692    0.0845     0.3073 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.7440              0.0000     0.3073 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3073 r
  data_mem_pkt_li[538] (net)                           15.7440              0.0000     0.3073 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3073 r
  core/data_mem_pkt_i[539] (net)                       15.7440              0.0000     0.3073 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3073 r
  core/be/data_mem_pkt_i[16] (net)                     15.7440              0.0000     0.3073 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3073 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.7440              0.0000     0.3073 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3073 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.7440              0.0000     0.3073 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0692   -0.0011 &   0.3063 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0365    0.0800     0.3863 r
  core/be/be_mem/dcache/n2303 (net)             1       3.2555              0.0000     0.3863 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0365    0.0000 &   0.3863 r
  data arrival time                                                                    0.3863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3089     0.3089
  clock reconvergence pessimism                                             0.0000     0.3089
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3089 r
  library hold time                                                        -0.0257     0.2832
  data required time                                                                   0.2832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2832
  data arrival time                                                                   -0.3863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1031


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[89] (net)                          2      12.8717              0.0000     0.1000 r
  U3237/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3237/Q (AO222X1)                                               0.1114    0.1364     0.2365 r
  mem_resp_li[659] (net)                        1      30.4795              0.0000     0.2365 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2365 r
  uce_1__uce/mem_resp_i[89] (net)                      30.4795              0.0000     0.2365 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1114   -0.0125 &   0.2240 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0751    0.0886     0.3125 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      17.7789              0.0000     0.3125 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3125 r
  data_mem_pkt_li[555] (net)                           17.7789              0.0000     0.3125 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3125 r
  core/data_mem_pkt_i[556] (net)                       17.7789              0.0000     0.3125 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3125 r
  core/be/data_mem_pkt_i[33] (net)                     17.7789              0.0000     0.3125 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3125 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              17.7789              0.0000     0.3125 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3125 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       17.7789              0.0000     0.3125 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0751   -0.0068 &   0.3058 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0359    0.0807     0.3865 r
  core/be/be_mem/dcache/n2286 (net)             1       2.9571              0.0000     0.3865 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0359    0.0000 &   0.3865 r
  data arrival time                                                                    0.3865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  clock reconvergence pessimism                                             0.0000     0.3085
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3085 r
  library hold time                                                        -0.0255     0.2830
  data required time                                                                   0.2830
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2830
  data arrival time                                                                   -0.3865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1035


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[106] (net)                         2      12.2156              0.0000     0.1000 r
  U3255/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3255/Q (AO222X1)                                               0.0662    0.1116     0.2117 r
  mem_resp_li[676] (net)                        1      14.0839              0.0000     0.2117 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2117 r
  uce_1__uce/mem_resp_i[106] (net)                     14.0839              0.0000     0.2117 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0662   -0.0073 &   0.2044 r
  uce_1__uce/U154/Q (AND2X1)                                      0.1454    0.1125 @   0.3169 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      41.0836              0.0000     0.3169 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3169 r
  data_mem_pkt_li[572] (net)                           41.0836              0.0000     0.3169 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3169 r
  core/data_mem_pkt_i[573] (net)                       41.0836              0.0000     0.3169 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3169 r
  core/be/data_mem_pkt_i[50] (net)                     41.0836              0.0000     0.3169 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3169 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              41.0836              0.0000     0.3169 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3169 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       41.0836              0.0000     0.3169 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1458   -0.0235 @   0.2934 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0355    0.0950     0.3884 r
  core/be/be_mem/dcache/n2269 (net)             1       2.7413              0.0000     0.3884 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0355    0.0000 &   0.3885 r
  data arrival time                                                                    0.3885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3102     0.3102
  clock reconvergence pessimism                                             0.0000     0.3102
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3102 r
  library hold time                                                        -0.0259     0.2843
  data required time                                                                   0.2843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2843
  data arrival time                                                                   -0.3885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1041


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                30     288.1210              0.0000     0.1000 f
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN35 (net)                                     288.1210              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_44 (net)                288.1210              0.0000     0.1000 f
  core/be/icc_place12/INP (INVX0)                                 0.2207    0.0800 @   0.1800 f
  core/be/icc_place12/ZN (INVX0)                                  0.0744    0.0367     0.2167 r
  core/be/n9 (net)                              1       2.4599              0.0000     0.2167 r
  core/be/icc_route_opt10/INP (NBUFFX2)                           0.0744    0.0000 &   0.2167 r
  core/be/icc_route_opt10/Z (NBUFFX2)                             0.1738    0.1284 @   0.3451 r
  core/be/n1 (net)                             44     103.4666              0.0000     0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (bp_be_calculator_top_02_0)   0.0000    0.3451 r
  core/be/be_calculator/reset_i_hfs_netlink_71 (net)  103.4666              0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (bp_be_pipe_mem_02_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_75 (net) 103.4666      0.0000     0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_80 (net) 103.4666   0.0000   0.3451 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U78/IN2 (AND2X1)   0.1748    0.0044 @   0.3495 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U78/Q (AND2X1)     0.0473    0.0803     0.4299 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n188 (net)     1   8.0231    0.0000     0.4299 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_/D (DFFX1)   0.0473  -0.0024 &   0.4275 r
  data arrival time                                                                    0.4275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3522     0.3522
  clock reconvergence pessimism                                             0.0000     0.3522
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_/CLK (DFFX1)   0.0000   0.3522 r
  library hold time                                                        -0.0295     0.3227
  data required time                                                                   0.3227
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3227
  data arrival time                                                                   -0.4275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1048


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2       8.7483              0.0000     0.1000 f
  U3228/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3228/Q (AO222X1)                                               0.1689    0.1681 @   0.2681 f
  mem_resp_li[652] (net)                        1      48.8299              0.0000     0.2681 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2681 f
  uce_1__uce/mem_resp_i[82] (net)                      48.8299              0.0000     0.2681 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1689   -0.0082 @   0.2600 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0579    0.0957     0.3557 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      12.0337              0.0000     0.3557 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3557 f
  data_mem_pkt_li[548] (net)                           12.0337              0.0000     0.3557 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3557 f
  core/data_mem_pkt_i[549] (net)                       12.0337              0.0000     0.3557 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3557 f
  core/be/data_mem_pkt_i[26] (net)                     12.0337              0.0000     0.3557 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3557 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              12.0337              0.0000     0.3557 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3557 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       12.0337              0.0000     0.3557 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0579   -0.0008 &   0.3549 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0373    0.0705     0.4253 f
  core/be/be_mem/dcache/n2293 (net)             1       3.0652              0.0000     0.4253 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0373    0.0000 &   0.4254 f
  data arrival time                                                                    0.4254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3076     0.3076
  clock reconvergence pessimism                                             0.0000     0.3076
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3076 r
  library hold time                                                         0.0125     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.4254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1052


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.2266    0.0734 @   0.1734 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3230    0.2113 @   0.3847 f
  core/be/be_mem/csr/n42 (net)                 42     112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (bsg_dff_reset_width_p15_0)            0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (net)            112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/U4/IN2 (AND2X1)                  0.3230    0.0027 @   0.3875 f
  core/be/be_mem/csr/mstatus_reg/U4/Q (AND2X1)                    0.0254    0.0921     0.4795 f
  core/be/be_mem/csr/mstatus_reg/n30 (net)      1       2.1864              0.0000     0.4795 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_14_/D (DFFX1)         0.0254    0.0000 &   0.4795 f
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/mstatus_reg/data_r_reg_14_/CLK (DFFX1)                 0.0000     0.3543 r
  library hold time                                                         0.0195     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1057


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.2266    0.0734 @   0.1734 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3230    0.2113 @   0.3847 f
  core/be/be_mem/csr/n42 (net)                 42     112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (bsg_dff_reset_width_p15_0)            0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (net)            112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/U5/IN2 (AND2X1)                  0.3230    0.0028 @   0.3876 f
  core/be/be_mem/csr/mstatus_reg/U5/Q (AND2X1)                    0.0253    0.0921     0.4796 f
  core/be/be_mem/csr/mstatus_reg/n28 (net)      1       2.1923              0.0000     0.4796 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_13_/D (DFFX1)         0.0253    0.0000 &   0.4796 f
  data arrival time                                                                    0.4796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/mstatus_reg/data_r_reg_13_/CLK (DFFX1)                 0.0000     0.3543 r
  library hold time                                                         0.0195     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1058


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/icc_place17/INP (INVX1)                                 0.2281    0.0853 @   0.1853 r
  core/be/icc_place17/ZN (INVX1)                                  0.3390    0.2129 @   0.3982 f
  core/be/n19 (net)                            41     114.6708              0.0000     0.3982 f
  core/be/be_calculator/reset_i (bp_be_calculator_top_02_0)                 0.0000     0.3982 f
  core/be/be_calculator/reset_i (net)                 114.6708              0.0000     0.3982 f
  core/be/be_calculator/pipe_mem/reset_i (bp_be_pipe_mem_02_0)              0.0000     0.3982 f
  core/be/be_calculator/pipe_mem/reset_i (net)        114.6708              0.0000     0.3982 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3982 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i (net) 114.6708       0.0000     0.3982 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/IN2 (AND2X1)   0.3390    0.0046 @   0.4029 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/Q (AND2X1)     0.0263    0.0941     0.4970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n326 (net)     1   2.5183    0.0000     0.4970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/D (DFFX1)   0.0263   0.0000 &   0.4970 f
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                             0.0000     0.3712
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/CLK (DFFX1)   0.0000   0.3712 r
  library hold time                                                         0.0199     0.3911
  data required time                                                                   0.3911
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3911
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1059


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  icc_place1850/INP (NBUFFX2)                                     0.0077    0.0029 @   0.1029 r
  icc_place1850/Z (NBUFFX2)                                       0.5428    0.1922 @   0.2951 r
  n2484 (net)                                  38     311.8524              0.0000     0.2951 r
  core/reset_i_hfs_netlink_34 (bp_core_minimal_02_0)                        0.0000     0.2951 r
  core/reset_i_hfs_netlink_34 (net)                   311.8524              0.0000     0.2951 r
  core/fe/reset_i_hfs_netlink_196 (bp_fe_top_02_0)                          0.0000     0.2951 r
  core/fe/reset_i_hfs_netlink_196 (net)               311.8524              0.0000     0.2951 r
  core/fe/pc_gen/IN10 (bp_fe_pc_gen_02_0)                                   0.0000     0.2951 r
  core/fe/pc_gen/IN10 (net)                           311.8524              0.0000     0.2951 r
  core/fe/pc_gen/U561/IN1 (NOR2X0)                                0.5428    0.0963 @   0.3914 r
  core/fe/pc_gen/U561/QN (NOR2X0)                                 0.0470    0.0773     0.4687 f
  core/fe/pc_gen/n212 (net)                     1       3.0536              0.0000     0.4687 f
  core/fe/pc_gen/state_r_reg_0_/D (DFFX1)                         0.0470    0.0000 &   0.4687 f
  data arrival time                                                                    0.4687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  clock reconvergence pessimism                                             0.0000     0.3494
  core/fe/pc_gen/state_r_reg_0_/CLK (DFFX1)                                 0.0000     0.3494 r
  library hold time                                                         0.0132     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.4687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1061


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[116] (net)                         2      11.7402              0.0000     0.1000 r
  U3266/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3266/Q (AO222X1)                                               0.0805    0.1199     0.2201 r
  mem_resp_li[686] (net)                        1      19.3015              0.0000     0.2201 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2201 r
  uce_1__uce/mem_resp_i[116] (net)                     19.3015              0.0000     0.2201 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0805   -0.0005 &   0.2196 r
  uce_1__uce/U164/Q (AND2X1)                                      0.1110    0.1030     0.3226 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      31.0071              0.0000     0.3226 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3226 r
  data_mem_pkt_li[582] (net)                           31.0071              0.0000     0.3226 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3226 r
  core/data_mem_pkt_i[583] (net)                       31.0071              0.0000     0.3226 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3226 r
  core/be/data_mem_pkt_i[60] (net)                     31.0071              0.0000     0.3226 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3226 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              31.0071              0.0000     0.3226 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3226 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       31.0071              0.0000     0.3226 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1110   -0.0193 &   0.3034 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0350    0.0877     0.3911 r
  core/be/be_mem/dcache/n2259 (net)             1       2.4795              0.0000     0.3911 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0350    0.0000 &   0.3911 r
  data arrival time                                                                    0.3911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3104     0.3104
  clock reconvergence pessimism                                             0.0000     0.3104
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3104 r
  library hold time                                                        -0.0257     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.3911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1064


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.2266    0.0734 @   0.1734 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3230    0.2113 @   0.3847 f
  core/be/be_mem/csr/n42 (net)                 42     112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (bsg_dff_reset_width_p15_0)            0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (net)            112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/U9/IN2 (AND2X1)                  0.3230    0.0029 @   0.3876 f
  core/be/be_mem/csr/mstatus_reg/U9/Q (AND2X1)                    0.0268    0.0932     0.4808 f
  core/be/be_mem/csr/mstatus_reg/n20 (net)      1       2.6875              0.0000     0.4808 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_9_/D (DFFX1)          0.0268   -0.0007 &   0.4800 f
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  clock reconvergence pessimism                                             0.0000     0.3544
  core/be/be_mem/csr/mstatus_reg/data_r_reg_9_/CLK (DFFX1)                  0.0000     0.3544 r
  library hold time                                                         0.0192     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1065


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.2266    0.0734 @   0.1734 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3230    0.2113 @   0.3847 f
  core/be/be_mem/csr/n42 (net)                 42     112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/sscratch_reg/IN1 (bsg_dff_reset_width_p64_2)           0.0000     0.3847 f
  core/be/be_mem/csr/sscratch_reg/IN1 (net)           112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/sscratch_reg/U50/IN2 (AND2X1)                0.3230    0.0025 @   0.3872 f
  core/be/be_mem/csr/sscratch_reg/U50/Q (AND2X1)                  0.0269    0.0932     0.4804 f
  core/be/be_mem/csr/sscratch_reg/n42 (net)     1       2.7143              0.0000     0.4804 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_20_/D (DFFX1)        0.0269   -0.0003 &   0.4801 f
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/sscratch_reg/data_r_reg_20_/CLK (DFFX1)                0.0000     0.3543 r
  library hold time                                                         0.0192     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1066


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      14.2946              0.0000     0.1000 f
  U3354/IN3 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3354/Q (AO222X1)                                               0.1003    0.1278     0.2278 f
  mem_resp_li[60] (net)                         1      25.7108              0.0000     0.2278 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2278 f
  uce_0__uce/mem_resp_i[60] (net)                      25.7108              0.0000     0.2278 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.1003   -0.0024 &   0.2254 f
  uce_0__uce/U155/Q (AND2X1)                                      0.2628    0.1858 @   0.4111 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      77.3189              0.0000     0.4111 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.4111 f
  data_mem_pkt_li[3] (net)                             77.3189              0.0000     0.4111 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.4111 f
  core/data_mem_pkt_i[4] (net)                         77.3189              0.0000     0.4111 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.4111 f
  core/fe/data_mem_pkt_i[4] (net)                      77.3189              0.0000     0.4111 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.4111 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  77.3189              0.0000     0.4111 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.4111 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           77.3189              0.0000     0.4111 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.2628   -0.0570 @   0.3542 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0373    0.0953     0.4495 f
  core/fe/mem/icache/n496 (net)                 1       2.7292              0.0000     0.4495 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0373    0.0000 &   0.4495 f
  data arrival time                                                                    0.4495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3299     0.3299
  clock reconvergence pessimism                                             0.0000     0.3299
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.3299 r
  library hold time                                                         0.0129     0.3429
  data required time                                                                   0.3429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3429
  data arrival time                                                                   -0.4495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1067


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.2266    0.0734 @   0.1734 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3230    0.2113 @   0.3847 f
  core/be/be_mem/csr/n42 (net)                 42     112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (bsg_dff_reset_width_p15_0)            0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/IN1 (net)            112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/mstatus_reg/U8/IN2 (AND2X1)                  0.3230    0.0029 @   0.3876 f
  core/be/be_mem/csr/mstatus_reg/U8/Q (AND2X1)                    0.0266    0.0928     0.4805 f
  core/be/be_mem/csr/mstatus_reg/n22 (net)      1       2.5402              0.0000     0.4805 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_10_/D (DFFX1)         0.0266    0.0000 &   0.4805 f
  data arrival time                                                                    0.4805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                             0.0000     0.3543
  core/be/be_mem/csr/mstatus_reg/data_r_reg_10_/CLK (DFFX1)                 0.0000     0.3543 r
  library hold time                                                         0.0192     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1070


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                30     294.2042              0.0000     0.1000 r
  core/IN35 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN35 (net)                                     294.2042              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_44 (net)                294.2042              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_90 (net)         294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN9 (net)                        294.2042              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.2266    0.0734 @   0.1734 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3230    0.2113 @   0.3847 f
  core/be/be_mem/csr/n42 (net)                 42     112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/pmpaddr0_reg/IN3 (bsg_dff_reset_width_p38_4)           0.0000     0.3847 f
  core/be/be_mem/csr/pmpaddr0_reg/IN3 (net)           112.4294              0.0000     0.3847 f
  core/be/be_mem/csr/pmpaddr0_reg/U25/IN2 (AND2X1)                0.3230    0.0029 @   0.3876 f
  core/be/be_mem/csr/pmpaddr0_reg/U25/Q (AND2X1)                  0.0265    0.0929     0.4805 f
  core/be/be_mem/csr/pmpaddr0_reg/n36 (net)     1       2.5559              0.0000     0.4805 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_17_/D (DFFX1)        0.0265    0.0000 &   0.4805 f
  data arrival time                                                                    0.4805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                             0.0000     0.3541
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_17_/CLK (DFFX1)                0.0000     0.3541 r
  library hold time                                                         0.0193     0.3734
  data required time                                                                   0.3734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3734
  data arrival time                                                                   -0.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1071


1
