xrun(64): 24.03-s013: (c) Copyright 1995-2025 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s013: Started on Oct 07, 2025 at 10:37:52 EDT
xrun
	-sv
	./modules/module02/src/timer.sv
	./modules/module02/testbenches/timer_tb.sv
Recompiling... reason: file './modules/module02/src/timer.sv' is newer than expected.
	expected: Tue Oct  7 10:33:14 2025
	actual:   Tue Oct  7 10:37:48 2025
file: ./modules/module02/src/timer.sv
	module worklib.timer:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		timer_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.timer:sv <0x36606147>
			streams:   3, words:   792
		worklib.timer_tb:sv <0x7cac2524>
			streams:   9, words: 11242
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               6       6
		Scalar wires:            6       -
		Always blocks:           2       2
		Initial blocks:          3       3
		Cont. assignments:       1       1
		Pseudo assignments:      4       -
		Process Clocks:          1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.timer_tb:sv
Loading snapshot worklib.timer_tb:sv .................... Done
xcelium> source /CMC/tools/cadence/XCELIUMMAIN24.03.013_lnx86/tools/xcelium/files/xmsimrc
xcelium> run
=== TIMER TEST START ===
[0] clk=0 rst_n=0 enable=0 count_done=0
[5000] clk=1 rst_n=0 enable=0 count_done=0
[10000] clk=0 rst_n=0 enable=0 count_done=0
[12000] Timer started
[12000] clk=0 rst_n=1 enable=1 count_done=0
[15000] clk=1 rst_n=1 enable=1 count_done=0
[20000] clk=0 rst_n=1 enable=1 count_done=0
[25000] clk=1 rst_n=1 enable=1 count_done=0
[30000] clk=0 rst_n=1 enable=1 count_done=0
[35000] clk=1 rst_n=1 enable=1 count_done=0
[40000] clk=0 rst_n=1 enable=1 count_done=0
[45000] clk=1 rst_n=1 enable=1 count_done=0
[50000] clk=0 rst_n=1 enable=1 count_done=0
[0t] Timer DONE signal asserted                  55
[55000] clk=1 rst_n=1 enable=0 count_done=1
[60000] clk=0 rst_n=1 enable=0 count_done=1
[65000] clk=1 rst_n=1 enable=0 count_done=0
[70000] clk=0 rst_n=1 enable=0 count_done=0
[75000] Timer restarted
[75000] clk=1 rst_n=1 enable=1 count_done=0
[80000] clk=0 rst_n=1 enable=1 count_done=0
[85000] clk=1 rst_n=1 enable=1 count_done=0
[90000] clk=0 rst_n=1 enable=1 count_done=0
[95000] clk=1 rst_n=1 enable=1 count_done=0
[100000] clk=0 rst_n=1 enable=1 count_done=0
[105000] clk=1 rst_n=1 enable=1 count_done=0
[110000] clk=0 rst_n=1 enable=1 count_done=0
[115000] Timer DONE again
[115000] clk=1 rst_n=1 enable=1 count_done=1
[120000] clk=0 rst_n=1 enable=1 count_done=1
===TIMER TEST END ===
Simulation complete via $finish(1) at time 125 NS + 0
./modules/module02/testbenches/timer_tb.sv:44         $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s013: Exiting on Oct 07, 2025 at 10:37:54 EDT  (total: 00:00:02)
