#include "core/controller.h"
#include "core/utils/busVisitor.h"
#include "core/utils/disassembly.h"
#include <core/bus.h>
#include <cstddef>
#include <cstdint>
#include <iostream>

#include <core/cartridge.h>
#include <core/constants.h>


using NesEmulator::Bus;
using NesEmulator::Cartridge;
using NesEmulator::Controller;

Bus::Bus()
{
    // Allocate RAM and set it to 0
    m_cpuRam.resize(Cst::RAM_SIZE); // 2KB
    for (auto& v : m_cpuRam)
        v = 0x00;

    // Connect CPU to this bus
    m_cpu.ConnectBus(this);
}

void Bus::WriteCPU(uint16_t address, uint8_t data)
{
    if (m_cartridge->WriteCPU(address, data))
    {
        // Do nothing
    }
    else if (address >= Cst::RAM_START_ADDR && address <= Cst::RAM_END_ADDR)
    {
        // Mirroring. Map to 0x0000 to 0x0800
        m_cpuRam[address % Cst::RAM_SIZE] = data;
    }
    else if (address >= Cst::PPU_REG_START_ADDR && address <= Cst::PPU_REG_END_ADDR)
    {
        // Mirroring.
        m_ppu.WriteCPU(address % Cst::PPU_REG_SIZE, data);
    }
    else if (address == Cst::DMA_REGISTER_ADDR)
    {
        m_dmaPage = data;
        m_dmaAddr = 0x00;
        m_dmaTransfer = true;
        m_dmaWaitForCPU = true;
    }
    else if (address == Cst::CONTROLLER_1_ADDR || address == Cst::CONTROLLER_2_ADDR)
    {
        uint16_t index = address & 0x0001;
        if (m_controllers[index].get() != nullptr)
            m_controllersState[index] = m_controllers[index]->GetButtonsState();
    }
}

uint8_t Bus::ReadCPU(uint16_t address)
{
    uint8_t data = 0;
    if (m_cartridge->ReadCPU(address, data))
    {
        // Done
    }
    else if (address >= Cst::RAM_START_ADDR && address <= Cst::RAM_END_ADDR)
    {
        // Mirroring. Map to 0x0000 to 0x07FF
        data = m_cpuRam[address % Cst::RAM_SIZE];
    }
    else if (address >= Cst::PPU_REG_START_ADDR && address <= Cst::PPU_REG_END_ADDR)
    {
        // Mirroring.
        data = m_ppu.ReadCPU(address % Cst::PPU_REG_SIZE);
    }
    else if (address == Cst::CONTROLLER_1_ADDR || address == Cst::CONTROLLER_2_ADDR)
    {
        uint16_t index = address & 0x0001;
        data = (m_controllersState[index] & 0x80) > 0;
        m_controllersState[index] <<= 1;
    }

    return data;
}

void Bus::Verbose()
{
    if (!m_cpu.IsOpComplete())
        return;

    auto addPadding = [](size_t p)
    {
        for (size_t i = 0; i < p; ++i)
        {
            std::cout << " ";
        }
    };

    Utils::BusReadVisitor visitor(*this, m_cpu.GetPC(), m_cpu.GetPC() + 3);
    uint16_t dummy;
    auto line = NesEmulator::Utils::Disassemble(visitor, m_cpu.GetPC(), dummy);
    std::cout << line[0];
    // Padding
    size_t padding = 30;
    padding -= line[0].size();
    addPadding(padding);
    std::cout << " A:" << std::hex << +m_cpu.GetA();
    std::cout << " X:" << std::hex << +m_cpu.GetX();
    std::cout << " Y:" << std::hex << +m_cpu.GetY();
    std::cout << " P:" << std::hex << +m_cpu.GetStatus().flags;
    std::cout << " SP:" << std::hex << +m_cpu.GetSP();
    int16_t scanlines = m_ppu.GetScanlines();
    int16_t cycles = m_ppu.GetCycles();
    padding = scanlines >= 100 ? 0 : ((scanlines >= 10 || scanlines == -1) ? 1 : 2);
    std::cout << " PPU:";
    addPadding(padding);
    std::cout << std::dec << scanlines << ",";
    padding = cycles >= 100 ? 0 : ((cycles >= 10 || cycles == -1) ? 1 : 2);
    addPadding(padding);
    std::cout << cycles;
    std::cout << " CYC:" << m_cpu.GetNbOfTotalCycles() << std::endl;
}

void Bus::Clock()
{
    constexpr bool verbose = false;

    // PPU runs 3 times faster than the CPU
    m_ppu.Clock();
    if (m_clockCounter % 3 == 0)
    {
        if constexpr (verbose)
        {
            Verbose();
        }

        // DMA specific
        // When DMA transfer is enabled, CPU gets suspended
        if (m_dmaTransfer)
        {
            if (m_dmaWaitForCPU)
            {
                // But at the beginning, we need to wait until clock count is odd
                // It can takes 1 or 2 cycles
                if (m_clockCounter % 2 == 1)
                    m_dmaWaitForCPU = false;
            }
            else {
                // On even cycles, we read the data
                // On odd cycles, we write the data
                if (m_clockCounter % 2 == 0)
                {
                    uint16_t addr = ((uint16_t)m_dmaPage << 8) | m_dmaAddr;
                    m_dmaData = ReadCPU(addr);
                }
                else 
                {
                    // First write the address for OAM
                    WriteCPU(Cst::PPU_REG_START_ADDR + 0x0003, m_dmaAddr);
                    // Then write the data
                    WriteCPU(Cst::PPU_REG_START_ADDR + 0x0004, m_dmaData);

                    // When we reach the last address, we stop
                    if (++m_dmaAddr == 0)
                        m_dmaTransfer = false;
                }
            }
        }
        {
            m_cpu.Clock();
            m_cartridge->GetMapper()->CPUClock();
        }
    }

    if (m_ppu.IsNMISet())
    {
        m_ppu.ResetNMI();
        m_cpu.NMI();
    }

    if (m_cartridge->GetMapper()->ShouldIRQ())
    {
        m_cartridge->GetMapper()->ClearIRQ();
        m_cpu.IRQ();
    }

    m_clockCounter++;
}

void Bus::Reset()
{
    m_clockCounter = 0;
    m_cpu.Reset();
    m_ppu.Reset();
    m_controllersState[0] = 0x00;
    m_controllersState[1] = 0x00;
    if (m_cartridge)
        m_cartridge->Reset();
}

void Bus::InsertCartridge(const std::shared_ptr<Cartridge>& cartridge)
{
    m_cartridge = cartridge;
    m_ppu.ConnectCartridge(cartridge);
}

void Bus::ConnectController(const std::shared_ptr<Controller>& controller, uint8_t controllerIndex)
{
    m_controllers[controllerIndex & 0x01] = controller;
}

void Bus::DisconnectController(uint8_t controllerIndex)
{
    m_controllers[controllerIndex & 0x01].reset();
    m_controllersState[controllerIndex & 0x01] = 0;
}