Classic Timing Analyzer report for flappyBirds
Tue May 28 13:53:39 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.377 ns                                       ; lfsr[0] ; row_data[15] ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lfsr[1] ; lfsr[2]      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 3      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lfsr[1] ; lfsr[2] ; clk        ; clk      ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lfsr[2] ; lfsr[0] ; clk        ; clk      ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lfsr[2] ; lfsr[3] ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lfsr[0] ; lfsr[1] ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lfsr[3] ; lfsr[0] ; clk        ; clk      ; None                        ; None                      ; 0.417 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+---------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To           ; From Clock ;
+-------+--------------+------------+---------+--------------+------------+
; N/A   ; None         ; 9.377 ns   ; lfsr[0] ; row_data[15] ; clk        ;
; N/A   ; None         ; 9.056 ns   ; lfsr[2] ; row_data[15] ; clk        ;
; N/A   ; None         ; 9.047 ns   ; lfsr[3] ; row_data[15] ; clk        ;
; N/A   ; None         ; 8.607 ns   ; lfsr[1] ; row_data[15] ; clk        ;
; N/A   ; None         ; 8.407 ns   ; lfsr[0] ; row_data[14] ; clk        ;
; N/A   ; None         ; 8.188 ns   ; lfsr[0] ; row_data[3]  ; clk        ;
; N/A   ; None         ; 8.077 ns   ; lfsr[3] ; row_data[14] ; clk        ;
; N/A   ; None         ; 8.064 ns   ; lfsr[2] ; row_data[5]  ; clk        ;
; N/A   ; None         ; 8.041 ns   ; lfsr[2] ; row_data[14] ; clk        ;
; N/A   ; None         ; 8.014 ns   ; lfsr[2] ; row_data[7]  ; clk        ;
; N/A   ; None         ; 7.986 ns   ; lfsr[3] ; row_data[3]  ; clk        ;
; N/A   ; None         ; 7.924 ns   ; lfsr[2] ; row_data[3]  ; clk        ;
; N/A   ; None         ; 7.840 ns   ; lfsr[2] ; row_data[9]  ; clk        ;
; N/A   ; None         ; 7.838 ns   ; lfsr[3] ; row_data[7]  ; clk        ;
; N/A   ; None         ; 7.768 ns   ; lfsr[3] ; row_data[5]  ; clk        ;
; N/A   ; None         ; 7.701 ns   ; lfsr[3] ; row_data[9]  ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lfsr[0] ; row_data[1]  ; clk        ;
; N/A   ; None         ; 7.638 ns   ; lfsr[1] ; row_data[14] ; clk        ;
; N/A   ; None         ; 7.601 ns   ; lfsr[0] ; row_data[4]  ; clk        ;
; N/A   ; None         ; 7.564 ns   ; lfsr[1] ; row_data[3]  ; clk        ;
; N/A   ; None         ; 7.473 ns   ; lfsr[1] ; row_data[5]  ; clk        ;
; N/A   ; None         ; 7.327 ns   ; lfsr[3] ; row_data[1]  ; clk        ;
; N/A   ; None         ; 7.280 ns   ; lfsr[2] ; row_data[4]  ; clk        ;
; N/A   ; None         ; 7.247 ns   ; lfsr[1] ; row_data[9]  ; clk        ;
; N/A   ; None         ; 7.079 ns   ; lfsr[3] ; row_data[4]  ; clk        ;
; N/A   ; None         ; 6.901 ns   ; lfsr[1] ; row_data[1]  ; clk        ;
; N/A   ; None         ; 6.870 ns   ; lfsr[2] ; row_data[1]  ; clk        ;
; N/A   ; None         ; 6.819 ns   ; lfsr[1] ; row_data[4]  ; clk        ;
; N/A   ; None         ; 6.578 ns   ; lfsr[0] ; row_data[0]  ; clk        ;
; N/A   ; None         ; 6.513 ns   ; lfsr[2] ; row_data[11] ; clk        ;
; N/A   ; None         ; 6.375 ns   ; lfsr[0] ; row_data[10] ; clk        ;
; N/A   ; None         ; 6.374 ns   ; lfsr[0] ; row_data[6]  ; clk        ;
; N/A   ; None         ; 6.337 ns   ; lfsr[3] ; row_data[11] ; clk        ;
; N/A   ; None         ; 6.316 ns   ; lfsr[0] ; row_data[2]  ; clk        ;
; N/A   ; None         ; 6.256 ns   ; lfsr[2] ; row_data[0]  ; clk        ;
; N/A   ; None         ; 6.151 ns   ; lfsr[0] ; row_data[12] ; clk        ;
; N/A   ; None         ; 6.149 ns   ; lfsr[0] ; row_data[13] ; clk        ;
; N/A   ; None         ; 6.145 ns   ; lfsr[0] ; row_data[8]  ; clk        ;
; N/A   ; None         ; 6.049 ns   ; lfsr[2] ; row_data[6]  ; clk        ;
; N/A   ; None         ; 6.041 ns   ; lfsr[3] ; row_data[10] ; clk        ;
; N/A   ; None         ; 6.039 ns   ; lfsr[3] ; row_data[6]  ; clk        ;
; N/A   ; None         ; 5.979 ns   ; lfsr[2] ; row_data[10] ; clk        ;
; N/A   ; None         ; 5.935 ns   ; lfsr[1] ; row_data[2]  ; clk        ;
; N/A   ; None         ; 5.915 ns   ; lfsr[2] ; row_data[2]  ; clk        ;
; N/A   ; None         ; 5.825 ns   ; lfsr[2] ; row_data[13] ; clk        ;
; N/A   ; None         ; 5.823 ns   ; lfsr[3] ; row_data[2]  ; clk        ;
; N/A   ; None         ; 5.821 ns   ; lfsr[1] ; row_data[0]  ; clk        ;
; N/A   ; None         ; 5.819 ns   ; lfsr[3] ; row_data[13] ; clk        ;
; N/A   ; None         ; 5.811 ns   ; lfsr[3] ; row_data[8]  ; clk        ;
; N/A   ; None         ; 5.789 ns   ; lfsr[3] ; row_data[0]  ; clk        ;
; N/A   ; None         ; 5.784 ns   ; lfsr[2] ; row_data[8]  ; clk        ;
; N/A   ; None         ; 5.745 ns   ; lfsr[2] ; row_data[12] ; clk        ;
; N/A   ; None         ; 5.663 ns   ; lfsr[3] ; row_data[12] ; clk        ;
; N/A   ; None         ; 5.620 ns   ; lfsr[1] ; row_data[10] ; clk        ;
; N/A   ; None         ; 5.611 ns   ; lfsr[1] ; row_data[6]  ; clk        ;
; N/A   ; None         ; 5.391 ns   ; lfsr[1] ; row_data[8]  ; clk        ;
; N/A   ; None         ; 5.376 ns   ; lfsr[1] ; row_data[12] ; clk        ;
; N/A   ; None         ; 5.372 ns   ; lfsr[1] ; row_data[13] ; clk        ;
+-------+--------------+------------+---------+--------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 28 13:53:38 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off flappyBirds -c flappyBirds --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "lfsr[1]" and destination register "lfsr[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y1_N21; Fanout = 15; REG Node = 'lfsr[1]'
            Info: 2: + IC(0.309 ns) + CELL(0.309 ns) = 0.618 ns; Loc. = LCFF_X35_Y1_N13; Fanout = 18; REG Node = 'lfsr[2]'
            Info: Total cell delay = 0.309 ns ( 50.00 % )
            Info: Total interconnect delay = 0.309 ns ( 50.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X35_Y1_N13; Fanout = 18; REG Node = 'lfsr[2]'
                Info: Total cell delay = 1.472 ns ( 58.86 % )
                Info: Total interconnect delay = 1.029 ns ( 41.14 % )
            Info: - Longest clock path from clock "clk" to source register is 2.501 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X35_Y1_N21; Fanout = 15; REG Node = 'lfsr[1]'
                Info: Total cell delay = 1.472 ns ( 58.86 % )
                Info: Total interconnect delay = 1.029 ns ( 41.14 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "row_data[15]" through register "lfsr[0]" is 9.377 ns
    Info: + Longest clock path from clock "clk" to source register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X35_Y1_N1; Fanout = 13; REG Node = 'lfsr[0]'
        Info: Total cell delay = 1.472 ns ( 58.86 % )
        Info: Total interconnect delay = 1.029 ns ( 41.14 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y1_N1; Fanout = 13; REG Node = 'lfsr[0]'
        Info: 2: + IC(0.780 ns) + CELL(0.346 ns) = 1.126 ns; Loc. = LCCOMB_X35_Y1_N30; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(3.694 ns) + CELL(1.962 ns) = 6.782 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'row_data[15]'
        Info: Total cell delay = 2.308 ns ( 34.03 % )
        Info: Total interconnect delay = 4.474 ns ( 65.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 98 megabytes
    Info: Processing ended: Tue May 28 13:53:39 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


