-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_parallel_phase_voltages\hdlsrc\parallel_phase_voltages_per_switching_state_6\test2_parallel_phase_voltages_src_Subsystem.vhd
-- Created: 2022-10-10 13:26:58
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test2_parallel_phase_voltages_src_Subsystem
-- Source Path: parallel_phase_voltages_per_switching_state_6/Phase_voltages_per_switching_state/Subsystem
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY test2_parallel_phase_voltages_src_Subsystem IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        theta_el_with_offset15            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        u_dc_link_voltage15               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Index_15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        d_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state8    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state8    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state8    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state8    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state9    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state9    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state9    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state9    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state10   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state10   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state10   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state10   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state11   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state11   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state11   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state11   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state12   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state12   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state12   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state12   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state13   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state13   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state13   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state13   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state14   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state14   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state14   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state14   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state15   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state15   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state15   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state15   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END test2_parallel_phase_voltages_src_Subsystem;


ARCHITECTURE rtl OF test2_parallel_phase_voltages_src_Subsystem IS

  -- Component Declarations
  COMPONENT test2_parallel_phase_voltages_src_nfp_sincos_single
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out1                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out2                        :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT test2_parallel_phase_voltages_src_MATLAB_Function
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test2_parallel_phase_voltages_src_nfp_sincos_single
    USE ENTITY work.test2_parallel_phase_voltages_src_nfp_sincos_single(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function15
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function15(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function14
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function14(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function13
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function13(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function12
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function12(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function11
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function11(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function10
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function10(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function9
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function9(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function8
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function8(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function7
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function7(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function6
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function6(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function5
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function5(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function4
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function4(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function3
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function3(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function2
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function2(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function1
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function1(rtl);

  FOR ALL : test2_parallel_phase_voltages_src_MATLAB_Function
    USE ENTITY work.test2_parallel_phase_voltages_src_MATLAB_Function(rtl);

  -- Signals
  SIGNAL Sincos_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sincos_out2                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_8  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_8  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_8  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_8  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_9  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_9  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_9  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_9  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_10 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_10 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_10 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_10 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_11 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_11 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_11 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_11 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_12 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_12 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_12 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_12 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_13 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_13 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_13 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_13 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_14 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_14 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_14 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_14 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_15 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_15 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_15 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_15 : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_nfp_sincos_comp : test2_parallel_phase_voltages_src_nfp_sincos_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in => theta_el_with_offset15,  -- single
              nfp_out1 => Sincos_out1,  -- single
              nfp_out2 => Sincos_out2  -- single
              );

  u_MATLAB_Function15 : test2_parallel_phase_voltages_src_MATLAB_Function15
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state  -- single
              );

  u_MATLAB_Function14 : test2_parallel_phase_voltages_src_MATLAB_Function14
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_1,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_1,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_1,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_1  -- single
              );

  u_MATLAB_Function13 : test2_parallel_phase_voltages_src_MATLAB_Function13
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_2,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_2,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_2,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_2  -- single
              );

  u_MATLAB_Function12 : test2_parallel_phase_voltages_src_MATLAB_Function12
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_3,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_3,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_3,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_3  -- single
              );

  u_MATLAB_Function11 : test2_parallel_phase_voltages_src_MATLAB_Function11
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_4,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_4,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_4,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_4  -- single
              );

  u_MATLAB_Function10 : test2_parallel_phase_voltages_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_5,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_5,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_5,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_5  -- single
              );

  u_MATLAB_Function9 : test2_parallel_phase_voltages_src_MATLAB_Function9
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_6,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_6,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_6,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_6  -- single
              );

  u_MATLAB_Function8 : test2_parallel_phase_voltages_src_MATLAB_Function8
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_7,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_7,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_7,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_7  -- single
              );

  u_MATLAB_Function7 : test2_parallel_phase_voltages_src_MATLAB_Function7
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_8,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_8,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_8,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_8  -- single
              );

  u_MATLAB_Function6 : test2_parallel_phase_voltages_src_MATLAB_Function6
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_9,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_9,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_9,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_9  -- single
              );

  u_MATLAB_Function5 : test2_parallel_phase_voltages_src_MATLAB_Function5
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_10,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_10,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_10,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_10  -- single
              );

  u_MATLAB_Function4 : test2_parallel_phase_voltages_src_MATLAB_Function4
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_11,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_11,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_11,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_11  -- single
              );

  u_MATLAB_Function3 : test2_parallel_phase_voltages_src_MATLAB_Function3
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_12,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_12,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_12,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_12  -- single
              );

  u_MATLAB_Function2 : test2_parallel_phase_voltages_src_MATLAB_Function2
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_13,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_13,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_13,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_13  -- single
              );

  u_MATLAB_Function1 : test2_parallel_phase_voltages_src_MATLAB_Function1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_14,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_14,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_14,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_14  -- single
              );

  u_MATLAB_Function : test2_parallel_phase_voltages_src_MATLAB_Function
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => Sincos_out1,  -- single
              cos_theta_el => Sincos_out2,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_15,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_15,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_15,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_15  -- single
              );

  d_voltage_per_switching_state1 <= d_voltage_per_switching_state_1;

  q_voltage_per_switching_state1 <= q_voltage_per_switching_state_1;

  x_voltage_per_switching_state1 <= x_voltage_per_switching_state_1;

  y_voltage_per_switching_state1 <= y_voltage_per_switching_state_1;

  d_voltage_per_switching_state2 <= d_voltage_per_switching_state_2;

  q_voltage_per_switching_state2 <= q_voltage_per_switching_state_2;

  x_voltage_per_switching_state2 <= x_voltage_per_switching_state_2;

  y_voltage_per_switching_state2 <= y_voltage_per_switching_state_2;

  d_voltage_per_switching_state3 <= d_voltage_per_switching_state_3;

  q_voltage_per_switching_state3 <= q_voltage_per_switching_state_3;

  x_voltage_per_switching_state3 <= x_voltage_per_switching_state_3;

  y_voltage_per_switching_state3 <= y_voltage_per_switching_state_3;

  d_voltage_per_switching_state4 <= d_voltage_per_switching_state_4;

  q_voltage_per_switching_state4 <= q_voltage_per_switching_state_4;

  x_voltage_per_switching_state4 <= x_voltage_per_switching_state_4;

  y_voltage_per_switching_state4 <= y_voltage_per_switching_state_4;

  d_voltage_per_switching_state5 <= d_voltage_per_switching_state_5;

  q_voltage_per_switching_state5 <= q_voltage_per_switching_state_5;

  x_voltage_per_switching_state5 <= x_voltage_per_switching_state_5;

  y_voltage_per_switching_state5 <= y_voltage_per_switching_state_5;

  d_voltage_per_switching_state6 <= d_voltage_per_switching_state_6;

  q_voltage_per_switching_state6 <= q_voltage_per_switching_state_6;

  x_voltage_per_switching_state6 <= x_voltage_per_switching_state_6;

  y_voltage_per_switching_state6 <= y_voltage_per_switching_state_6;

  d_voltage_per_switching_state7 <= d_voltage_per_switching_state_7;

  q_voltage_per_switching_state7 <= q_voltage_per_switching_state_7;

  x_voltage_per_switching_state7 <= x_voltage_per_switching_state_7;

  y_voltage_per_switching_state7 <= y_voltage_per_switching_state_7;

  d_voltage_per_switching_state8 <= d_voltage_per_switching_state_8;

  q_voltage_per_switching_state8 <= q_voltage_per_switching_state_8;

  x_voltage_per_switching_state8 <= x_voltage_per_switching_state_8;

  y_voltage_per_switching_state8 <= y_voltage_per_switching_state_8;

  d_voltage_per_switching_state9 <= d_voltage_per_switching_state_9;

  q_voltage_per_switching_state9 <= q_voltage_per_switching_state_9;

  x_voltage_per_switching_state9 <= x_voltage_per_switching_state_9;

  y_voltage_per_switching_state9 <= y_voltage_per_switching_state_9;

  d_voltage_per_switching_state10 <= d_voltage_per_switching_state_10;

  q_voltage_per_switching_state10 <= q_voltage_per_switching_state_10;

  x_voltage_per_switching_state10 <= x_voltage_per_switching_state_10;

  y_voltage_per_switching_state10 <= y_voltage_per_switching_state_10;

  d_voltage_per_switching_state11 <= d_voltage_per_switching_state_11;

  q_voltage_per_switching_state11 <= q_voltage_per_switching_state_11;

  x_voltage_per_switching_state11 <= x_voltage_per_switching_state_11;

  y_voltage_per_switching_state11 <= y_voltage_per_switching_state_11;

  d_voltage_per_switching_state12 <= d_voltage_per_switching_state_12;

  q_voltage_per_switching_state12 <= q_voltage_per_switching_state_12;

  x_voltage_per_switching_state12 <= x_voltage_per_switching_state_12;

  y_voltage_per_switching_state12 <= y_voltage_per_switching_state_12;

  d_voltage_per_switching_state13 <= d_voltage_per_switching_state_13;

  q_voltage_per_switching_state13 <= q_voltage_per_switching_state_13;

  x_voltage_per_switching_state13 <= x_voltage_per_switching_state_13;

  y_voltage_per_switching_state13 <= y_voltage_per_switching_state_13;

  d_voltage_per_switching_state14 <= d_voltage_per_switching_state_14;

  q_voltage_per_switching_state14 <= q_voltage_per_switching_state_14;

  x_voltage_per_switching_state14 <= x_voltage_per_switching_state_14;

  y_voltage_per_switching_state14 <= y_voltage_per_switching_state_14;

  d_voltage_per_switching_state15 <= d_voltage_per_switching_state_15;

  q_voltage_per_switching_state15 <= q_voltage_per_switching_state_15;

  x_voltage_per_switching_state15 <= x_voltage_per_switching_state_15;

  y_voltage_per_switching_state15 <= y_voltage_per_switching_state_15;

END rtl;

