Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,286
design__instance__area,2817.76
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000023435519324266352
power__switching__total,0.000013421153198578395
power__leakage__total,0.0000016358499124180526
power__total,0.0000384925224352628
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25006925016311954
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25006925016311954
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.15036999848676597
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.096189392507038
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.150370
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.280739
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2500802691269506
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2500802691269506
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7070105256917273
timing__setup__ws__corner:nom_slow_1p08V_125C,4.183266296214839
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.707011
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.618271
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2500753286343513
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2500753286343513
timing__hold__ws__corner:nom_typ_1p20V_25C,0.34898124267044617
timing__setup__ws__corner:nom_typ_1p20V_25C,4.7759548778704675
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.348981
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.045185
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25006925016311954
clock__skew__worst_setup,0.25006925016311954
timing__hold__ws,0.15036999848676597
timing__setup__ws,4.183266296214839
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.150370
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.618271
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,286
design__instance__area__stdcell,2817.76
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0973607
design__instance__utilization__stdcell,0.0973607
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,41
design__instance__area__class:inverter,223.171
design__instance__count__class:sequential_cell,6
design__instance__area__class:sequential_cell,315.706
design__instance__count__class:multi_input_combinational_cell,199
design__instance__area__class:multi_input_combinational_cell,1903.31
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,32
design__instance__area__class:timing_repair_buffer,304.819
timing__drv__floating__nets,2
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5173.39
design__violations,0
design__instance__count__class:clock_buffer,8
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,312
route__net__special,2
route__drc_errors__iter:0,163
route__wirelength__iter:0,5581
route__drc_errors__iter:1,66
route__wirelength__iter:1,5594
route__drc_errors__iter:2,76
route__wirelength__iter:2,5588
route__drc_errors__iter:3,0
route__wirelength__iter:3,5568
route__drc_errors,0
route__wirelength,5568
route__vias,1582
route__vias__singlecut,1582
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,173.145
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,187
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,187
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,187
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,187
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000482523
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000566229
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.48096E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000566229
design_powergrid__voltage__worst,0.00000566229
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000566229
design_powergrid__drop__worst__net:VPWR,0.00000482523
design_powergrid__voltage__worst__net:VGND,0.00000566229
design_powergrid__drop__worst__net:VGND,0.00000566229
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,4.789999999999999878534662212103967249277047812938690185546875E-7
ir__drop__worst,0.0000048300000000000003425927076750046040842789807356894016265869140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
