# SV_UART_FIFO_LOOPBACK

-----------------------
# ğŸŒ[SystemVerilog Based UART_FIFO_LOOPBACK]

> ì´ í”„ë¡œì íŠ¸ëŠ” UART_FIFO ëª¨ë“ˆì„ System Verilog ê¸°ë°˜ TB í™˜ê²½ì—ì„œ ê²€ì¦í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.


## ğŸ” Overview
> ë³¸ í”„ë¡œì íŠ¸ëŠ” UART_RX, UART_TX, FIFO ëª¨ë“ˆì„ í¬í•¨í•˜ëŠ” UART_TOP ëª¨ë“ˆì— ëŒ€í•´ SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œ Testbench Architectureë¥¼ êµ¬ì„±í•˜ê³ , report & waveformì„ í†µí•´ ë™ì‘ ê²€ì¦ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

## ğŸ“Œ DUT Spec Analysis

## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## âœ¨ Verification Results

## ğŸ”¥ Insights
--------------------------
