$comment
	File created using the following command:
		vcd file ShiftRegister_Demo.msim.vcd -direction
$end
$date
	Thu Apr 21 09:47:43 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ShiftReg4_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " Sin $end
$var wire 1 # dataOut [3] $end
$var wire 1 $ dataOut [2] $end
$var wire 1 % dataOut [1] $end
$var wire 1 & dataOut [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - dataOut[0]~output_o $end
$var wire 1 . dataOut[1]~output_o $end
$var wire 1 / dataOut[2]~output_o $end
$var wire 1 0 dataOut[3]~output_o $end
$var wire 1 1 clk~input_o $end
$var wire 1 2 Sin~input_o $end
$var wire 1 3 s_shift [3] $end
$var wire 1 4 s_shift [2] $end
$var wire 1 5 s_shift [1] $end
$var wire 1 6 s_shift [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
12
06
05
04
03
$end
#37500
1!
11
16
1-
1&
#75000
0!
01
#112500
1!
11
15
1.
1%
#150000
0!
01
#180000
0"
02
#187500
1!
11
14
06
0-
1/
1$
0&
#225000
0!
01
#262500
1!
11
13
05
0.
10
1#
0%
#300000
0!
01
#330000
1"
12
#337500
1!
11
04
16
1-
0/
0$
1&
#375000
0!
01
#412500
1!
11
03
15
1.
00
0#
1%
#450000
0"
0!
02
01
#487500
1!
11
14
06
0-
1/
1$
0&
#525000
0!
01
#562500
1!
11
13
05
0.
10
1#
0%
#600000
0!
01
#637500
1!
11
04
0/
0$
#675000
0!
01
#700000
1"
12
#712500
1!
11
03
16
1-
00
0#
1&
#750000
0!
01
#787500
1!
11
15
1.
1%
#810000
0"
02
#825000
0!
01
#862500
1!
11
14
06
0-
1/
1$
0&
#900000
0!
01
#937500
1!
11
13
05
0.
10
1#
0%
#975000
0!
01
#1000000
