# ECE437

This contains all the files for my *`ECE437 - Computer Design and Prototyping`* class. 

The CPU is designed in **`SystemVerilog`** and runs a partial **`MIPS`** architecture.
