aag 2449 180 327 1 1942
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1024
366 1123
368 1124
370 1126
372 1128
374 1130
376 1132
378 1175
380 1185
382 1195
384 1205
386 1215
388 1225
390 1235
392 1245
394 1275
396 1289
398 1295
400 1301
402 1307
404 1313
406 1319
408 1325
410 1331
412 1337
414 1363
416 1373
418 1383
420 1393
422 1403
424 1413
426 1423
428 1433
430 1434
432 1436
434 1438
436 1440
438 1442
440 1444
442 1446
444 1448
446 346
448 1461
450 1469
452 1477
454 1485
456 1493
458 1501
460 1509
462 1517
464 1525
466 1533
468 1541
470 1549
472 1557
474 1565
476 1573
478 1581
480 2785
482 2805
484 2815
486 2823
488 2845
490 2853
492 2861
494 2869
496 2877
498 2883
500 2889
502 2895
504 2901
506 2907
508 2913
510 2919
512 2925
514 2926
516 2928
518 2930
520 2937
522 2943
524 2949
526 2955
528 2961
530 2967
532 2973
534 2979
536 2985
538 2991
540 2997
542 3003
544 3009
546 3015
548 3021
550 3027
552 3033
554 3039
556 3045
558 3051
560 3057
562 3063
564 3069
566 3075
568 3081
570 3087
572 3093
574 3099
576 3105
578 3111
580 3117
582 3123
584 3129
586 3135
588 3141
590 3147
592 3153
594 3159
596 3165
598 3171
600 3179
602 3187
604 3195
606 3203
608 3211
610 3219
612 3227
614 3235
616 3241
618 3247
620 3253
622 3259
624 3265
626 3271
628 3277
630 3283
632 3305
634 3313
636 3321
638 3329
640 3337
642 3345
644 3353
646 3361
648 3369
650 3375
652 3381
654 3387
656 3393
658 3399
660 3405
662 3411
664 3434
666 360
668 3441
670 3447
672 3453
674 3459
676 3465
678 3471
680 3477
682 3483
684 358
686 3486
688 3496
690 3506
692 3514
694 358
696 3516
698 3523
700 3529
702 3535
704 3541
706 3547
708 3553
710 3559
712 3565
714 3571
716 3577
718 3583
720 3589
722 3595
724 3601
726 3607
728 3613
730 3614
732 3621
734 3627
736 3633
738 3639
740 3645
742 3651
744 3657
746 3663
748 3672
750 3903
752 3915
754 3921
756 3927
758 3933
760 3939
762 3945
764 3951
766 3957
768 3963
770 3983
772 3989
774 3995
776 4001
778 4007
780 4013
782 4019
784 4025
786 0
788 352
790 4035
792 4041
794 4047
796 4053
798 4059
800 4065
802 4071
804 4077
806 4083
808 4089
810 4095
812 4101
814 4107
816 4113
818 4119
820 4125
822 4131
824 4137
826 4143
828 4149
830 4155
832 4161
834 4167
836 4173
838 4179
840 4185
842 4191
844 4197
846 4203
848 4209
850 4215
852 4221
854 356
856 4227
858 4233
860 4239
862 4245
864 4251
866 4257
868 4263
870 4269
872 4275
874 4281
876 4287
878 4293
880 4299
882 4305
884 4311
886 4317
888 4323
890 4329
892 4335
894 4341
896 4347
898 4353
900 4359
902 4365
904 348
906 4366
908 4368
910 4383
912 4393
914 4403
916 4413
918 4421
920 4429
922 4437
924 4445
926 4453
928 4461
930 4469
932 4477
934 4485
936 4493
938 4501
940 4509
942 4517
944 4525
946 4533
948 4541
950 4549
952 4557
954 4565
956 4573
958 4581
960 4589
962 4597
964 4605
966 4613
968 4621
970 4629
972 4637
974 4645
976 4653
978 4661
980 4669
982 4714
984 4721
986 4750
988 4752
990 4817
992 4829
994 4835
996 4836
998 4851
1000 4857
1002 4863
1004 4869
1006 4875
1008 4881
1010 4887
1012 4893
1014 4899
1023
1016 193 191
1018 1017 194
1020 692 362
1022 1021 1019
1024 364 362
1026 191 189
1028 1026 193
1030 1028 195
1032 7 4
1034 1032 9
1036 1034 11
1038 1036 13
1040 1038 15
1042 1040 17
1044 1042 19
1046 1044 1030
1048 60 59
1050 1048 63
1052 1050 65
1054 1052 67
1056 1054 69
1058 1056 71
1060 1058 73
1062 1060 1046
1064 366 362
1066 786 362
1068 1067 350
1070 1066 351
1072 1071 1069
1074 394 362
1076 396 362
1078 1076 1074
1080 1079 351
1082 1081 1073
1084 1083 1064
1086 1084 1062
1088 191 188
1090 1088 193
1092 1090 194
1094 994 362
1096 990 362
1098 992 362
1100 1098 1096
1102 1100 1095
1104 1102 1092
1106 1104 278
1108 1099 1097
1110 1108 1094
1112 1110 278
1114 1112 1092
1116 1115 1064
1118 1117 1107
1120 1119 1063
1122 1121 1087
1124 368 362
1126 370 362
1128 372 362
1130 374 362
1132 376 362
1134 7 5
1136 1134 9
1138 1136 10
1140 1138 13
1142 1140 15
1144 1142 17
1146 1144 19
1148 1146 1030
1150 61 59
1152 1150 62
1154 1152 65
1156 1154 67
1158 1156 69
1160 1158 71
1162 1160 73
1164 1162 1148
1166 398 362
1168 1166 1164
1170 378 362
1172 1170 1165
1174 1173 1169
1176 400 362
1178 1176 1164
1180 380 362
1182 1180 1165
1184 1183 1179
1186 402 362
1188 1186 1164
1190 382 362
1192 1190 1165
1194 1193 1189
1196 404 362
1198 1196 1164
1200 384 362
1202 1200 1165
1204 1203 1199
1206 406 362
1208 1206 1164
1210 386 362
1212 1210 1165
1214 1213 1209
1216 408 362
1218 1216 1164
1220 388 362
1222 1220 1165
1224 1223 1219
1226 410 362
1228 1226 1164
1230 390 362
1232 1230 1165
1234 1233 1229
1236 412 362
1238 1236 1164
1240 392 362
1242 1240 1165
1244 1243 1239
1246 60 58
1248 1246 62
1250 1248 65
1252 1250 67
1254 1252 69
1256 1254 71
1258 1256 73
1260 1258 1148
1262 1261 1075
1264 1263 1063
1266 1076 1073
1268 1267 1074
1270 1269 1069
1272 1271 1062
1274 1273 1265
1276 1261 1076
1278 1276 1063
1280 1074 1073
1282 1281 1076
1284 1283 1069
1286 1285 1062
1288 1287 1279
1290 1164 346
1292 1166 1165
1294 1293 1291
1296 1164 348
1298 1176 1165
1300 1299 1297
1302 1164 350
1304 1186 1165
1306 1305 1303
1308 1164 352
1310 1196 1165
1312 1311 1309
1314 1164 354
1316 1206 1165
1318 1317 1315
1320 1164 356
1322 1216 1165
1324 1323 1321
1326 1164 358
1328 1226 1165
1330 1329 1327
1332 1164 360
1334 1236 1165
1336 1335 1333
1338 61 58
1340 1338 62
1342 1340 65
1344 1342 67
1346 1344 69
1348 1346 71
1350 1348 73
1352 1350 1148
1354 1000 362
1356 1354 1352
1358 414 362
1360 1358 1353
1362 1361 1357
1364 1002 362
1366 1364 1352
1368 416 362
1370 1368 1353
1372 1371 1367
1374 1004 362
1376 1374 1352
1378 418 362
1380 1378 1353
1382 1381 1377
1384 1006 362
1386 1384 1352
1388 420 362
1390 1388 1353
1392 1391 1387
1394 1008 362
1396 1394 1352
1398 422 362
1400 1398 1353
1402 1401 1397
1404 1010 362
1406 1404 1352
1408 424 362
1410 1408 1353
1412 1411 1407
1414 1012 362
1416 1414 1352
1418 426 362
1420 1418 1353
1422 1421 1417
1424 1014 362
1426 1424 1352
1428 428 362
1430 1428 1353
1432 1431 1427
1434 430 362
1436 432 362
1438 434 362
1440 436 362
1442 438 362
1444 440 362
1446 442 362
1448 444 362
1450 1026 192
1452 1450 195
1454 1452 212
1456 448 362
1458 1456 1453
1460 1459 1455
1462 1452 214
1464 450 362
1466 1464 1453
1468 1467 1463
1470 1452 216
1472 452 362
1474 1472 1453
1476 1475 1471
1478 1452 218
1480 454 362
1482 1480 1453
1484 1483 1479
1486 1452 220
1488 456 362
1490 1488 1453
1492 1491 1487
1494 1452 222
1496 458 362
1498 1496 1453
1500 1499 1495
1502 1452 224
1504 460 362
1506 1504 1453
1508 1507 1503
1510 1452 226
1512 462 362
1514 1512 1453
1516 1515 1511
1518 1452 92
1520 464 362
1522 1520 1453
1524 1523 1519
1526 1452 94
1528 466 362
1530 1528 1453
1532 1531 1527
1534 1452 96
1536 468 362
1538 1536 1453
1540 1539 1535
1542 1452 98
1544 470 362
1546 1544 1453
1548 1547 1543
1550 1452 100
1552 472 362
1554 1552 1453
1556 1555 1551
1558 1452 102
1560 474 362
1562 1560 1453
1564 1563 1559
1566 1452 104
1568 476 362
1570 1568 1453
1572 1571 1567
1574 1452 106
1576 478 362
1578 1576 1453
1580 1579 1575
1582 486 362
1584 484 362
1586 480 362
1588 482 362
1590 1589 1587
1592 1590 1585
1594 1592 1583
1596 190 188
1598 1596 193
1600 1598 195
1602 1600 1594
1604 1588 1586
1606 1604 1585
1608 1606 1583
1610 1608 1452
1612 1610 245
1614 1590 1584
1616 1614 1583
1618 750 362
1620 752 362
1622 1620 1618
1624 1622 54
1626 1624 1616
1628 902 362
1630 1628 1513
1632 1629 1512
1634 1633 1631
1636 900 362
1638 1636 1505
1640 1637 1504
1642 1641 1639
1644 898 362
1646 1644 1497
1648 1645 1496
1650 1649 1647
1652 896 362
1654 1652 1489
1656 1653 1488
1658 1657 1655
1660 894 362
1662 1660 1481
1664 1661 1480
1666 1665 1663
1668 892 362
1670 1668 1473
1672 1669 1472
1674 1673 1671
1676 888 362
1678 1676 1457
1680 1677 1456
1682 1681 1679
1684 890 362
1686 1684 1465
1688 1685 1464
1690 1689 1687
1692 1690 1682
1694 1692 1674
1696 1694 1666
1698 1696 1658
1700 1698 1650
1702 1700 1642
1704 1702 1634
1706 784 362
1708 1706 1577
1710 1707 1576
1712 1711 1709
1714 782 362
1716 1714 1569
1718 1715 1568
1720 1719 1717
1722 780 362
1724 1722 1561
1726 1723 1560
1728 1727 1725
1730 778 362
1732 1730 1553
1734 1731 1552
1736 1735 1733
1738 776 362
1740 1738 1545
1742 1739 1544
1744 1743 1741
1746 774 362
1748 1746 1537
1750 1747 1536
1752 1751 1749
1754 770 362
1756 1754 1521
1758 1755 1520
1760 1759 1757
1762 772 362
1764 1762 1529
1766 1763 1528
1768 1767 1765
1770 1768 1760
1772 1770 1752
1774 1772 1744
1776 1774 1736
1778 1776 1728
1780 1778 1720
1782 1780 1712
1784 1782 1704
1786 534 362
1788 1787 1236
1790 1786 1237
1792 1791 1789
1794 532 362
1796 1795 1226
1798 1794 1227
1800 1799 1797
1802 530 362
1804 1803 1216
1806 1802 1217
1808 1807 1805
1810 528 362
1812 1811 1206
1814 1810 1207
1816 1815 1813
1818 526 362
1820 1819 1196
1822 1818 1197
1824 1823 1821
1826 524 362
1828 1827 1186
1830 1826 1187
1832 1831 1829
1834 520 362
1836 1835 1166
1838 1834 1167
1840 1839 1837
1842 522 362
1844 1843 1176
1846 1842 1177
1848 1847 1845
1850 1848 1840
1852 1850 1832
1854 1852 1824
1856 1854 1816
1858 1856 1808
1860 1858 1800
1862 1860 1792
1864 1862 1784
1866 682 362
1868 1867 1240
1870 1866 1241
1872 1871 1869
1874 680 362
1876 1875 1230
1878 1874 1231
1880 1879 1877
1882 678 362
1884 1883 1220
1886 1882 1221
1888 1887 1885
1890 676 362
1892 1891 1210
1894 1890 1211
1896 1895 1893
1898 674 362
1900 1899 1200
1902 1898 1201
1904 1903 1901
1906 672 362
1908 1907 1190
1910 1906 1191
1912 1911 1909
1914 668 362
1916 1915 1170
1918 1914 1171
1920 1919 1917
1922 670 362
1924 1923 1180
1926 1922 1181
1928 1927 1925
1930 1928 1920
1932 1930 1912
1934 1932 1904
1936 1934 1896
1938 1936 1888
1940 1938 1880
1942 1940 1872
1944 1942 1864
1946 712 362
1948 1947 1424
1950 1946 1425
1952 1951 1949
1954 710 362
1956 1955 1414
1958 1954 1415
1960 1959 1957
1962 708 362
1964 1963 1404
1966 1962 1405
1968 1967 1965
1970 706 362
1972 1971 1394
1974 1970 1395
1976 1975 1973
1978 704 362
1980 1979 1384
1982 1978 1385
1984 1983 1981
1986 702 362
1988 1987 1374
1990 1986 1375
1992 1991 1989
1994 698 362
1996 1995 1354
1998 1994 1355
2000 1999 1997
2002 700 362
2004 2003 1364
2006 2002 1365
2008 2007 2005
2010 2008 2000
2012 2010 1992
2014 2012 1984
2016 2014 1976
2018 2016 1968
2020 2018 1960
2022 2020 1952
2024 2022 1944
2026 768 362
2028 2027 1428
2030 2026 1429
2032 2031 2029
2034 766 362
2036 2035 1418
2038 2034 1419
2040 2039 2037
2042 764 362
2044 2043 1408
2046 2042 1409
2048 2047 2045
2050 762 362
2052 2051 1398
2054 2050 1399
2056 2055 2053
2058 760 362
2060 2059 1388
2062 2058 1389
2064 2063 2061
2066 758 362
2068 2067 1378
2070 2066 1379
2072 2071 2069
2074 754 362
2076 2075 1358
2078 2074 1359
2080 2079 2077
2082 756 362
2084 2083 1368
2086 2082 1369
2088 2087 2085
2090 2088 2080
2092 2090 2072
2094 2092 2064
2096 2094 2056
2098 2096 2048
2100 2098 2040
2102 2100 2032
2104 2102 2024
2106 746 362
2108 630 362
2110 2109 2106
2112 2108 2107
2114 2113 2111
2116 744 362
2118 628 362
2120 2119 2116
2122 2118 2117
2124 2123 2121
2126 742 362
2128 626 362
2130 2129 2126
2132 2128 2127
2134 2133 2131
2136 740 362
2138 624 362
2140 2139 2136
2142 2138 2137
2144 2143 2141
2146 738 362
2148 622 362
2150 2149 2146
2152 2148 2147
2154 2153 2151
2156 736 362
2158 620 362
2160 2159 2156
2162 2158 2157
2164 2163 2161
2166 732 362
2168 616 362
2170 2169 2166
2172 2168 2167
2174 2173 2171
2176 734 362
2178 618 362
2180 2179 2176
2182 2178 2177
2184 2183 2181
2186 2184 2174
2188 2186 2164
2190 2188 2154
2192 2190 2144
2194 2192 2134
2196 2194 2124
2198 2196 2114
2200 2198 2104
2202 662 362
2204 512 362
2206 2205 2202
2208 2204 2203
2210 2209 2207
2212 660 362
2214 510 362
2216 2215 2212
2218 2214 2213
2220 2219 2217
2222 658 362
2224 508 362
2226 2225 2222
2228 2224 2223
2230 2229 2227
2232 656 362
2234 506 362
2236 2235 2232
2238 2234 2233
2240 2239 2237
2242 654 362
2244 504 362
2246 2245 2242
2248 2244 2243
2250 2249 2247
2252 652 362
2254 502 362
2256 2255 2252
2258 2254 2253
2260 2259 2257
2262 648 362
2264 498 362
2266 2265 2262
2268 2264 2263
2270 2269 2267
2272 650 362
2274 500 362
2276 2275 2272
2278 2274 2273
2280 2279 2277
2282 2280 2270
2284 2282 2260
2286 2284 2250
2288 2286 2240
2290 2288 2230
2292 2290 2220
2294 2292 2210
2296 2294 2200
2298 852 362
2300 598 362
2302 2301 2298
2304 2300 2299
2306 2305 2303
2308 850 362
2310 596 362
2312 2311 2308
2314 2310 2309
2316 2315 2313
2318 848 362
2320 594 362
2322 2321 2318
2324 2320 2319
2326 2325 2323
2328 846 362
2330 592 362
2332 2331 2328
2334 2330 2329
2336 2335 2333
2338 844 362
2340 590 362
2342 2341 2338
2344 2340 2339
2346 2345 2343
2348 842 362
2350 588 362
2352 2351 2348
2354 2350 2349
2356 2355 2353
2358 840 362
2360 586 362
2362 2361 2358
2364 2360 2359
2366 2365 2363
2368 838 362
2370 584 362
2372 2371 2368
2374 2370 2369
2376 2375 2373
2378 836 362
2380 582 362
2382 2381 2378
2384 2380 2379
2386 2385 2383
2388 834 362
2390 580 362
2392 2391 2388
2394 2390 2389
2396 2395 2393
2398 832 362
2400 578 362
2402 2401 2398
2404 2400 2399
2406 2405 2403
2408 830 362
2410 576 362
2412 2411 2408
2414 2410 2409
2416 2415 2413
2418 828 362
2420 574 362
2422 2421 2418
2424 2420 2419
2426 2425 2423
2428 826 362
2430 572 362
2432 2431 2428
2434 2430 2429
2436 2435 2433
2438 824 362
2440 570 362
2442 2441 2438
2444 2440 2439
2446 2445 2443
2448 822 362
2450 568 362
2452 2451 2448
2454 2450 2449
2456 2455 2453
2458 820 362
2460 566 362
2462 2461 2458
2464 2460 2459
2466 2465 2463
2468 818 362
2470 564 362
2472 2471 2468
2474 2470 2469
2476 2475 2473
2478 816 362
2480 562 362
2482 2481 2478
2484 2480 2479
2486 2485 2483
2488 814 362
2490 560 362
2492 2491 2488
2494 2490 2489
2496 2495 2493
2498 812 362
2500 558 362
2502 2501 2498
2504 2500 2499
2506 2505 2503
2508 810 362
2510 556 362
2512 2511 2508
2514 2510 2509
2516 2515 2513
2518 808 362
2520 554 362
2522 2521 2518
2524 2520 2519
2526 2525 2523
2528 806 362
2530 552 362
2532 2531 2528
2534 2530 2529
2536 2535 2533
2538 804 362
2540 550 362
2542 2541 2538
2544 2540 2539
2546 2545 2543
2548 802 362
2550 548 362
2552 2551 2548
2554 2550 2549
2556 2555 2553
2558 800 362
2560 546 362
2562 2561 2558
2564 2560 2559
2566 2565 2563
2568 798 362
2570 544 362
2572 2571 2568
2574 2570 2569
2576 2575 2573
2578 796 362
2580 542 362
2582 2581 2578
2584 2580 2579
2586 2585 2583
2588 794 362
2590 540 362
2592 2591 2588
2594 2590 2589
2596 2595 2593
2598 790 362
2600 536 362
2602 2601 2598
2604 2600 2599
2606 2605 2603
2608 792 362
2610 538 362
2612 2611 2608
2614 2610 2609
2616 2615 2613
2618 2616 2606
2620 2618 2596
2622 2620 2586
2624 2622 2576
2626 2624 2566
2628 2626 2556
2630 2628 2546
2632 2630 2536
2634 2632 2526
2636 2634 2516
2638 2636 2506
2640 2638 2496
2642 2640 2486
2644 2642 2476
2646 2644 2466
2648 2646 2456
2650 2648 2446
2652 2650 2436
2654 2652 2426
2656 2654 2416
2658 2656 2406
2660 2658 2396
2662 2660 2386
2664 2662 2376
2666 2664 2366
2668 2666 2356
2670 2668 2346
2672 2670 2336
2674 2672 2326
2676 2674 2316
2678 2676 2306
2680 2678 2296
2682 788 362
2684 2683 2680
2686 2685 1626
2688 2686 1092
2690 1626 57
2692 2690 1092
2694 1589 1586
2696 2694 1584
2698 2696 1583
2700 2698 1624
2702 2682 2680
2704 2703 2700
2706 2704 1092
2708 2700 56
2710 2708 1092
2712 1588 1587
2714 2712 1584
2716 2714 1583
2718 1088 192
2720 2718 195
2722 2720 2716
2724 1604 1584
2726 2724 1583
2728 190 189
2730 2728 192
2732 2730 195
2734 2732 2726
2736 1592 1582
2738 1596 192
2740 2738 195
2742 2740 2736
2744 2743 2735
2746 2744 2723
2748 2746 1587
2750 2749 2711
2752 2750 2707
2754 2753 2693
2756 2755 2689
2758 2756 1613
2760 2712 1585
2762 2760 1583
2764 2762 1114
2766 2765 2759
2768 2694 1585
2770 2768 1583
2772 1098 1097
2774 2772 1095
2776 2774 1092
2778 2776 2
2780 2778 2770
2782 2781 2767
2784 2783 1603
2786 2768 1582
2788 1028 194
2790 2788 2786
2792 2791 1589
2794 2792 2746
2796 2794 2707
2798 1626 1092
2800 2799 2796
2802 2801 1611
2804 2803 2781
2806 2746 1584
2808 2700 1092
2810 2809 2806
2812 2810 2689
2814 2813 1611
2816 2791 1582
2818 2816 2746
2820 2819 2809
2822 2820 2689
2824 1048 62
2826 2824 65
2828 2826 67
2830 2828 69
2832 2830 71
2834 2832 73
2836 2834 1148
2838 2836 346
2840 488 362
2842 2840 2837
2844 2843 2839
2846 2836 348
2848 490 362
2850 2848 2837
2852 2851 2847
2854 2836 350
2856 492 362
2858 2856 2837
2860 2859 2855
2862 2836 352
2864 494 362
2866 2864 2837
2868 2867 2863
2870 2836 354
2872 496 362
2874 2872 2837
2876 2875 2871
2878 1452 108
2880 2264 1453
2882 2881 2879
2884 1452 110
2886 2274 1453
2888 2887 2885
2890 1452 112
2892 2254 1453
2894 2893 2891
2896 1452 114
2898 2244 1453
2900 2899 2897
2902 1452 116
2904 2234 1453
2906 2905 2903
2908 1452 118
2910 2224 1453
2912 2911 2909
2914 1452 120
2916 2214 1453
2918 2917 2915
2920 1452 122
2922 2204 1453
2924 2923 2921
2926 514 362
2928 516 362
2930 518 362
2932 1452 38
2934 1834 1453
2936 2935 2933
2938 1452 40
2940 1842 1453
2942 2941 2939
2944 1452 42
2946 1826 1453
2948 2947 2945
2950 1452 44
2952 1818 1453
2954 2953 2951
2956 1452 46
2958 1810 1453
2960 2959 2957
2962 1452 48
2964 1802 1453
2966 2965 2963
2968 1452 50
2970 1794 1453
2972 2971 2969
2974 1452 52
2976 1786 1453
2978 2977 2975
2980 1452 124
2982 2600 1453
2984 2983 2981
2986 1452 126
2988 2610 1453
2990 2989 2987
2992 1452 128
2994 2590 1453
2996 2995 2993
2998 1452 130
3000 2580 1453
3002 3001 2999
3004 1452 132
3006 2570 1453
3008 3007 3005
3010 1452 134
3012 2560 1453
3014 3013 3011
3016 1452 136
3018 2550 1453
3020 3019 3017
3022 1452 138
3024 2540 1453
3026 3025 3023
3028 1452 140
3030 2530 1453
3032 3031 3029
3034 1452 142
3036 2520 1453
3038 3037 3035
3040 1452 144
3042 2510 1453
3044 3043 3041
3046 1452 146
3048 2500 1453
3050 3049 3047
3052 1452 148
3054 2490 1453
3056 3055 3053
3058 1452 150
3060 2480 1453
3062 3061 3059
3064 1452 152
3066 2470 1453
3068 3067 3065
3070 1452 154
3072 2460 1453
3074 3073 3071
3076 1452 156
3078 2450 1453
3080 3079 3077
3082 1452 158
3084 2440 1453
3086 3085 3083
3088 1452 160
3090 2430 1453
3092 3091 3089
3094 1452 162
3096 2420 1453
3098 3097 3095
3100 1452 164
3102 2410 1453
3104 3103 3101
3106 1452 166
3108 2400 1453
3110 3109 3107
3112 1452 168
3114 2390 1453
3116 3115 3113
3118 1452 170
3120 2380 1453
3122 3121 3119
3124 1452 172
3126 2370 1453
3128 3127 3125
3130 1452 174
3132 2360 1453
3134 3133 3131
3136 1452 176
3138 2350 1453
3140 3139 3137
3142 1452 178
3144 2340 1453
3146 3145 3143
3148 1452 180
3150 2330 1453
3152 3151 3149
3154 1452 182
3156 2320 1453
3158 3157 3155
3160 1452 184
3162 2310 1453
3164 3163 3161
3166 1452 186
3168 2300 1453
3170 3169 3167
3172 1260 346
3174 600 362
3176 3174 1261
3178 3177 3173
3180 1260 348
3182 602 362
3184 3182 1261
3186 3185 3181
3188 1260 350
3190 604 362
3192 3190 1261
3194 3193 3189
3196 1260 352
3198 606 362
3200 3198 1261
3202 3201 3197
3204 1260 354
3206 608 362
3208 3206 1261
3210 3209 3205
3212 1260 356
3214 610 362
3216 3214 1261
3218 3217 3213
3220 1260 358
3222 612 362
3224 3222 1261
3226 3225 3221
3228 1260 360
3230 614 362
3232 3230 1261
3234 3233 3229
3236 1452 228
3238 2168 1453
3240 3239 3237
3242 1452 230
3244 2178 1453
3246 3245 3243
3248 1452 232
3250 2158 1453
3252 3251 3249
3254 1452 234
3256 2148 1453
3258 3257 3255
3260 1452 236
3262 2138 1453
3264 3263 3261
3266 1452 238
3268 2128 1453
3270 3269 3267
3272 1452 240
3274 2118 1453
3276 3275 3273
3278 1452 242
3280 2108 1453
3282 3281 3279
3284 1338 63
3286 3284 65
3288 3286 67
3290 3288 69
3292 3290 71
3294 3292 73
3296 3294 1148
3298 3296 346
3300 632 362
3302 3300 3297
3304 3303 3299
3306 3296 348
3308 634 362
3310 3308 3297
3312 3311 3307
3314 3296 350
3316 636 362
3318 3316 3297
3320 3319 3315
3322 3296 352
3324 638 362
3326 3324 3297
3328 3327 3323
3330 3296 354
3332 640 362
3334 3332 3297
3336 3335 3331
3338 3296 356
3340 642 362
3342 3340 3297
3344 3343 3339
3346 3296 358
3348 644 362
3350 3348 3297
3352 3351 3347
3354 3296 360
3356 646 362
3358 3356 3297
3360 3359 3355
3362 1148 1060
3364 3362 2166
3366 3363 2262
3368 3367 3365
3370 3362 2176
3372 3363 2272
3374 3373 3371
3376 3362 2156
3378 3363 2252
3380 3379 3377
3382 3362 2146
3384 3363 2242
3386 3385 3383
3388 3362 2136
3390 3363 2232
3392 3391 3389
3394 3362 2126
3396 3363 2222
3398 3397 3395
3400 3362 2116
3402 3363 2212
3404 3403 3401
3406 3362 2106
3408 3363 2202
3410 3409 3407
3412 6 5
3414 3412 9
3416 3414 11
3418 3416 13
3420 3418 15
3422 3420 17
3424 3422 19
3426 3424 1030
3428 3426 1060
3430 3428 350
3432 664 362
3434 3432 3431
3436 1452 22
3438 1914 1453
3440 3439 3437
3442 1452 24
3444 1922 1453
3446 3445 3443
3448 1452 26
3450 1906 1453
3452 3451 3449
3454 1452 28
3456 1898 1453
3458 3457 3455
3460 1452 30
3462 1890 1453
3464 3463 3461
3466 1452 32
3468 1882 1453
3470 3469 3467
3472 1452 34
3474 1874 1453
3476 3475 3473
3478 1452 36
3480 1866 1453
3482 3481 3479
3484 686 362
3486 3485 1609
3488 688 362
3490 3488 3484
3492 3489 3485
3494 3493 3491
3496 3494 1609
3498 690 362
3500 3498 3490
3502 3499 3491
3504 3503 3501
3506 3504 1609
3508 3500 1021
3510 3501 1020
3512 3511 3509
3514 3513 1609
3516 696 362
3518 1452 74
3520 1994 1453
3522 3521 3519
3524 1452 76
3526 2002 1453
3528 3527 3525
3530 1452 78
3532 1986 1453
3534 3533 3531
3536 1452 80
3538 1978 1453
3540 3539 3537
3542 1452 82
3544 1970 1453
3546 3545 3543
3548 1452 84
3550 1962 1453
3552 3551 3549
3554 1452 86
3556 1954 1453
3558 3557 3555
3560 1452 88
3562 1946 1453
3564 3563 3561
3566 714 362
3568 3566 3297
3570 3569 3299
3572 716 362
3574 3572 3297
3576 3575 3307
3578 718 362
3580 3578 3297
3582 3581 3315
3584 720 362
3586 3584 3297
3588 3587 3323
3590 722 362
3592 3590 3297
3594 3593 3331
3596 724 362
3598 3596 3297
3600 3599 3339
3602 726 362
3604 3602 3297
3606 3605 3347
3608 728 362
3610 3608 3297
3612 3611 3355
3614 730 362
3616 3362 346
3618 3363 2166
3620 3619 3617
3622 3362 348
3624 3363 2176
3626 3625 3623
3628 3362 350
3630 3363 2156
3632 3631 3629
3634 3362 352
3636 3363 2146
3638 3637 3635
3640 3362 354
3642 3363 2136
3644 3643 3641
3646 3362 356
3648 3363 2126
3650 3649 3647
3652 3362 358
3654 3363 2116
3656 3655 3653
3658 3362 360
3660 3363 2106
3662 3661 3659
3664 904 748
3666 905 664
3668 3666 1062
3670 3669 3665
3672 3671 362
3674 1150 63
3676 3674 65
3678 3676 67
3680 3678 69
3682 3680 71
3684 3682 73
3686 3684 3426
3688 446 362
3690 3689 346
3692 3691 1618
3694 3692 3686
3696 1625 1618
3698 1620 1619
3700 870 362
3702 3700 2107
3704 3701 2106
3706 3705 3703
3708 868 362
3710 3708 2117
3712 3709 2116
3714 3713 3711
3716 866 362
3718 3716 2127
3720 3717 2126
3722 3721 3719
3724 864 362
3726 3724 2137
3728 3725 2136
3730 3729 3727
3732 862 362
3734 3732 2147
3736 3733 2146
3738 3737 3735
3740 860 362
3742 3740 2157
3744 3741 2156
3746 3745 3743
3748 856 362
3750 3748 2167
3752 3749 2166
3754 3753 3751
3756 858 362
3758 3756 2177
3760 3757 2176
3762 3761 3759
3764 3762 3754
3766 3764 3746
3768 3766 3738
3770 3768 3730
3772 3770 3722
3774 3772 3714
3776 3774 3706
3778 3231 3223
3780 3778 2683
3782 3214 3199
3784 3190 3174
3786 3784 3782
3788 3786 3780
3790 3230 3222
3792 3790 2682
3794 3215 3198
3796 3191 3175
3798 3796 3794
3800 3798 3792
3802 3801 3789
3804 3803 3183
3806 3804 3207
3808 3806 3776
3810 886 362
3812 3810 2203
3814 3811 2202
3816 3815 3813
3818 884 362
3820 3818 2213
3822 3819 2212
3824 3823 3821
3826 882 362
3828 3826 2223
3830 3827 2222
3832 3831 3829
3834 880 362
3836 3834 2233
3838 3835 2232
3840 3839 3837
3842 878 362
3844 3842 2243
3846 3843 2242
3848 3847 3845
3850 876 362
3852 3850 2253
3854 3851 2252
3856 3855 3853
3858 872 362
3860 3858 2263
3862 3859 2262
3864 3863 3861
3866 874 362
3868 3866 2273
3870 3867 2272
3872 3871 3869
3874 3872 3864
3876 3874 3856
3878 3876 3848
3880 3878 3840
3882 3880 3832
3884 3882 3824
3886 3884 3816
3888 3886 3808
3890 694 362
3892 3890 3888
3894 3892 344
3896 3894 3698
3898 3897 3697
3900 3899 3687
3902 3901 3695
3904 3691 1621
3906 3905 3686
3908 1625 1622
3910 3909 3699
3912 3911 3687
3914 3913 3907
3916 1452 196
3918 2074 1453
3920 3919 3917
3922 1452 198
3924 2082 1453
3926 3925 3923
3928 1452 200
3930 2066 1453
3932 3931 3929
3934 1452 202
3936 2058 1453
3938 3937 3935
3940 1452 204
3942 2050 1453
3944 3943 3941
3946 1452 206
3948 2042 1453
3950 3949 3947
3952 1452 208
3954 2034 1453
3956 3955 3953
3958 1452 210
3960 2026 1453
3962 3961 3959
3964 1246 63
3966 3964 65
3968 3966 67
3970 3968 69
3972 3970 71
3974 3972 73
3976 3974 1148
3978 3976 1676
3980 3977 1754
3982 3981 3979
3984 3976 1684
3986 3977 1762
3988 3987 3985
3990 3976 1668
3992 3977 1746
3994 3993 3991
3996 3976 1660
3998 3977 1738
4000 3999 3997
4002 3976 1652
4004 3977 1730
4006 4005 4003
4008 3976 1644
4010 3977 1722
4012 4011 4009
4014 3976 1636
4016 3977 1714
4018 4017 4015
4020 3976 1628
4022 3977 1706
4024 4023 4021
4026 2728 193
4028 4026 195
4030 4028 280
4032 4029 2598
4034 4033 4031
4036 4028 282
4038 4029 2608
4040 4039 4037
4042 4028 284
4044 4029 2588
4046 4045 4043
4048 4028 286
4050 4029 2578
4052 4051 4049
4054 4028 288
4056 4029 2568
4058 4057 4055
4060 4028 290
4062 4029 2558
4064 4063 4061
4066 4028 292
4068 4029 2548
4070 4069 4067
4072 4028 294
4074 4029 2538
4076 4075 4073
4078 4028 296
4080 4029 2528
4082 4081 4079
4084 4028 298
4086 4029 2518
4088 4087 4085
4090 4028 300
4092 4029 2508
4094 4093 4091
4096 4028 302
4098 4029 2498
4100 4099 4097
4102 4028 304
4104 4029 2488
4106 4105 4103
4108 4028 306
4110 4029 2478
4112 4111 4109
4114 4028 308
4116 4029 2468
4118 4117 4115
4120 4028 310
4122 4029 2458
4124 4123 4121
4126 4028 312
4128 4029 2448
4130 4129 4127
4132 4028 314
4134 4029 2438
4136 4135 4133
4138 4028 316
4140 4029 2428
4142 4141 4139
4144 4028 318
4146 4029 2418
4148 4147 4145
4150 4028 320
4152 4029 2408
4154 4153 4151
4156 4028 322
4158 4029 2398
4160 4159 4157
4162 4028 324
4164 4029 2388
4166 4165 4163
4168 4028 326
4170 4029 2378
4172 4171 4169
4174 4028 328
4176 4029 2368
4178 4177 4175
4180 4028 330
4182 4029 2358
4184 4183 4181
4186 4028 332
4188 4029 2348
4190 4189 4187
4192 4028 334
4194 4029 2338
4196 4195 4193
4198 4028 336
4200 4029 2328
4202 4201 4199
4204 4028 338
4206 4029 2318
4208 4207 4205
4210 4028 340
4212 4029 2308
4214 4213 4211
4216 4028 342
4218 4029 2298
4220 4219 4217
4222 4028 246
4224 4029 3748
4226 4225 4223
4228 4028 248
4230 4029 3756
4232 4231 4229
4234 4028 250
4236 4029 3740
4238 4237 4235
4240 4028 252
4242 4029 3732
4244 4243 4241
4246 4028 254
4248 4029 3724
4250 4249 4247
4252 4028 256
4254 4029 3716
4256 4255 4253
4258 4028 258
4260 4029 3708
4262 4261 4259
4264 4028 260
4266 4029 3700
4268 4267 4265
4270 4028 262
4272 4029 3858
4274 4273 4271
4276 4028 264
4278 4029 3866
4280 4279 4277
4282 4028 266
4284 4029 3850
4286 4285 4283
4288 4028 268
4290 4029 3842
4292 4291 4289
4294 4028 270
4296 4029 3834
4298 4297 4295
4300 4028 272
4302 4029 3826
4304 4303 4301
4306 4028 274
4308 4029 3818
4310 4309 4307
4312 4028 276
4314 4029 3810
4316 4315 4313
4318 3976 346
4320 3977 1676
4322 4321 4319
4324 3976 348
4326 3977 1684
4328 4327 4325
4330 3976 350
4332 3977 1668
4334 4333 4331
4336 3976 352
4338 3977 1660
4340 4339 4337
4342 3976 354
4344 3977 1652
4346 4345 4343
4348 3976 356
4350 3977 1644
4352 4351 4349
4354 3976 358
4356 3977 1636
4358 4357 4355
4360 3976 360
4362 3977 1628
4364 4363 4361
4366 906 362
4368 908 362
4370 910 362
4372 1090 195
4374 4372 3424
4376 4374 1162
4378 1621 1619
4380 4378 4376
4382 4381 4371
4384 2166 1102
4386 912 362
4388 4387 1111
4390 4389 1103
4392 4391 4385
4394 2176 1102
4396 914 362
4398 4397 1111
4400 4399 1103
4402 4401 4395
4404 2156 1102
4406 916 362
4408 4406 1111
4410 4408 1103
4412 4411 4405
4414 4381 918
4416 4414 362
4418 4380 280
4420 4419 4417
4422 4381 920
4424 4422 362
4426 4380 282
4428 4427 4425
4430 4381 922
4432 4430 362
4434 4380 284
4436 4435 4433
4438 4381 924
4440 4438 362
4442 4380 286
4444 4443 4441
4446 4381 926
4448 4446 362
4450 4380 288
4452 4451 4449
4454 4381 928
4456 4454 362
4458 4380 290
4460 4459 4457
4462 4381 930
4464 4462 362
4466 4380 292
4468 4467 4465
4470 4381 932
4472 4470 362
4474 4380 294
4476 4475 4473
4478 4381 934
4480 4478 362
4482 4380 296
4484 4483 4481
4486 4381 936
4488 4486 362
4490 4380 298
4492 4491 4489
4494 4381 938
4496 4494 362
4498 4380 300
4500 4499 4497
4502 4381 940
4504 4502 362
4506 4380 302
4508 4507 4505
4510 4381 942
4512 4510 362
4514 4380 304
4516 4515 4513
4518 4381 944
4520 4518 362
4522 4380 306
4524 4523 4521
4526 4381 946
4528 4526 362
4530 4380 308
4532 4531 4529
4534 4381 948
4536 4534 362
4538 4380 310
4540 4539 4537
4542 4381 950
4544 4542 362
4546 4380 312
4548 4547 4545
4550 4381 952
4552 4550 362
4554 4380 314
4556 4555 4553
4558 4381 954
4560 4558 362
4562 4380 316
4564 4563 4561
4566 4381 956
4568 4566 362
4570 4380 318
4572 4571 4569
4574 4381 958
4576 4574 362
4578 4380 320
4580 4579 4577
4582 4381 960
4584 4582 362
4586 4380 322
4588 4587 4585
4590 4381 962
4592 4590 362
4594 4380 324
4596 4595 4593
4598 4381 964
4600 4598 362
4602 4380 326
4604 4603 4601
4606 4381 966
4608 4606 362
4610 4380 328
4612 4611 4609
4614 4381 968
4616 4614 362
4618 4380 330
4620 4619 4617
4622 4381 970
4624 4622 362
4626 4380 332
4628 4627 4625
4630 4381 972
4632 4630 362
4634 4380 334
4636 4635 4633
4638 4381 974
4640 4638 362
4642 4380 336
4644 4643 4641
4646 4381 976
4648 4646 362
4650 4380 338
4652 4651 4649
4654 4381 978
4656 4654 362
4658 4380 340
4660 4659 4657
4662 4381 980
4664 4662 362
4666 4380 342
4668 4667 4665
4670 982 362
4672 359 356
4674 4672 361
4676 350 346
4678 4676 353
4680 4678 4674
4682 358 357
4684 4682 360
4686 351 347
4688 4686 352
4690 4688 4684
4692 4691 4681
4694 4693 349
4696 4694 355
4698 4696 1260
4700 4699 4671
4702 352 348
4704 4702 4676
4706 4704 355
4708 4706 356
4710 4708 358
4712 4710 3228
4714 4713 4701
4716 984 362
4718 4716 4699
4720 4719 4713
4722 3428 348
4724 1136 11
4726 4724 13
4728 4726 15
4730 4728 17
4732 4730 1030
4734 4372 3422
4736 4734 4379
4738 4737 4733
4740 4739 19
4742 986 362
4744 1070 1062
4746 4745 4742
4748 4747 4741
4750 4749 4723
4752 988 362
4754 1108 1095
4756 4754 1092
4758 3572 3567
4760 4758 3579
4762 4760 3585
4764 4762 3591
4766 4764 3597
4768 4766 3603
4770 4768 3609
4772 4770 4756
4774 3572 3566
4776 4774 3579
4778 4776 3585
4780 4778 3591
4782 4780 3597
4784 4782 3603
4786 4784 3609
4788 4786 4756
4790 1099 1096
4792 4790 1095
4794 4792 1092
4796 4794 90
4798 4797 1107
4800 4798 4789
4802 4800 1096
4804 2147 2137
4806 4804 2127
4808 4806 2116
4810 4808 2107
4812 4810 4788
4814 4813 4803
4816 4814 4773
4818 4768 3608
4820 4818 4756
4822 2779 1098
4824 4822 4800
4826 4825 4813
4828 4826 4821
4830 4811 4788
4832 1115 1094
4834 4833 4831
4836 996 362
4838 998 362
4840 4839 1083
4842 4841 1062
4844 4838 2779
4846 4845 4797
4848 4847 1063
4850 4849 4843
4852 1352 346
4854 1354 1353
4856 4855 4853
4858 1352 348
4860 1364 1353
4862 4861 4859
4864 1352 350
4866 1374 1353
4868 4867 4865
4870 1352 352
4872 1384 1353
4874 4873 4871
4876 1352 354
4878 1394 1353
4880 4879 4877
4882 1352 356
4884 1404 1353
4886 4885 4883
4888 1352 358
4890 1414 1353
4892 4891 4889
4894 1352 360
4896 1424 1353
4898 4897 4895
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 fair_cnt<3>_out
l166 state_regDev_LBA_abs_out
l167 state_regBMStatus_SMPLX_conc_out
l168 state_os_lba4_abs<0>_out
l169 state_os_lba4_abs<1>_out
l170 state_os_lba4_abs<2>_out
l171 state_os_lba4_abs<3>_out
l172 state_os_lba4_abs<4>_out
l173 state_os_lba4_abs<5>_out
l174 state_os_lba4_abs<6>_out
l175 state_os_lba4_abs<7>_out
l176 state_regFeature0_abs<0>_out
l177 state_regFeature0_abs<1>_out
l178 state_regFeature0_abs<2>_out
l179 state_regFeature0_abs<3>_out
l180 state_regFeature0_abs<4>_out
l181 state_regFeature0_abs<5>_out
l182 state_regFeature0_abs<6>_out
l183 state_regFeature0_abs<7>_out
l184 state_regStatus_DRQ_conc_out
l185 state_regSectors0_abs<0>_out
l186 state_regSectors0_abs<1>_out
l187 state_regSectors0_abs<2>_out
l188 state_regSectors0_abs<3>_out
l189 state_regSectors0_abs<4>_out
l190 state_regSectors0_abs<5>_out
l191 state_regSectors0_abs<6>_out
l192 state_regSectors0_abs<7>_out
l193 state_irqAsserted_conc_out
l194 state_stDMACmd_conc<0>_out
l195 state_stDMACmd_conc<1>_out
l196 state_os_lba5_abs<0>_out
l197 state_os_lba5_abs<1>_out
l198 state_os_lba5_abs<2>_out
l199 state_os_lba5_abs<3>_out
l200 state_os_lba5_abs<4>_out
l201 state_os_lba5_abs<5>_out
l202 state_os_lba5_abs<6>_out
l203 state_os_lba5_abs<7>_out
l204 state_regLBALow1_abs<0>_out
l205 state_regLBALow1_abs<1>_out
l206 state_regLBALow1_abs<2>_out
l207 state_regLBALow1_abs<3>_out
l208 state_regLBALow1_abs<4>_out
l209 state_regLBALow1_abs<5>_out
l210 state_regLBALow1_abs<6>_out
l211 state_regLBALow1_abs<7>_out
l212 state_regControl_SRST_conc_out
l213 state_regBMCommand_RW_abs_out
l214 state_bufAddr_abs<0>_out
l215 state_bufAddr_abs<1>_out
l216 state_bufAddr_abs<2>_out
l217 state_bufAddr_abs<3>_out
l218 state_bufAddr_abs<4>_out
l219 state_bufAddr_abs<5>_out
l220 state_bufAddr_abs<6>_out
l221 state_bufAddr_abs<7>_out
l222 state_bufAddr_abs<8>_out
l223 state_bufAddr_abs<9>_out
l224 state_bufAddr_abs<10>_out
l225 state_bufAddr_abs<11>_out
l226 state_bufAddr_abs<12>_out
l227 state_bufAddr_abs<13>_out
l228 state_bufAddr_abs<14>_out
l229 state_bufAddr_abs<15>_out
l230 state_bufAddr_abs<16>_out
l231 state_bufAddr_abs<17>_out
l232 state_bufAddr_abs<18>_out
l233 state_bufAddr_abs<19>_out
l234 state_bufAddr_abs<20>_out
l235 state_bufAddr_abs<21>_out
l236 state_bufAddr_abs<22>_out
l237 state_bufAddr_abs<23>_out
l238 state_bufAddr_abs<24>_out
l239 state_bufAddr_abs<25>_out
l240 state_bufAddr_abs<26>_out
l241 state_bufAddr_abs<27>_out
l242 state_bufAddr_abs<28>_out
l243 state_bufAddr_abs<29>_out
l244 state_bufAddr_abs<30>_out
l245 state_bufAddr_abs<31>_out
l246 state_regBMStatus_DRV0CAP_conc_out
l247 state_bufSectors_abs<0>_out
l248 state_bufSectors_abs<1>_out
l249 state_bufSectors_abs<2>_out
l250 state_bufSectors_abs<3>_out
l251 state_bufSectors_abs<4>_out
l252 state_bufSectors_abs<5>_out
l253 state_bufSectors_abs<6>_out
l254 state_bufSectors_abs<7>_out
l255 state_bufSectors_abs<8>_out
l256 state_bufSectors_abs<9>_out
l257 state_bufSectors_abs<10>_out
l258 state_bufSectors_abs<11>_out
l259 state_bufSectors_abs<12>_out
l260 state_bufSectors_abs<13>_out
l261 state_bufSectors_abs<14>_out
l262 state_bufSectors_abs<15>_out
l263 state_regLBALow0_abs<0>_out
l264 state_regLBALow0_abs<1>_out
l265 state_regLBALow0_abs<2>_out
l266 state_regLBALow0_abs<3>_out
l267 state_regLBALow0_abs<4>_out
l268 state_regLBALow0_abs<5>_out
l269 state_regLBALow0_abs<6>_out
l270 state_regLBALow0_abs<7>_out
l271 state_regControl_NIEn_conc_out
l272 state_regStatus_BSY_conc<0>_out
l273 state_regStatus_BSY_conc<1>_out
l274 state_prdValid_conc_out
l275 state_transferMode_abs<0>_out
l276 state_transferMode_abs<1>_out
l277 state_transferMode_abs<2>_out
l278 state_regBMPRD_abs<0>_out
l279 state_regBMPRD_abs<1>_out
l280 state_regBMPRD_abs<2>_out
l281 state_regBMPRD_abs<3>_out
l282 state_regBMPRD_abs<4>_out
l283 state_regBMPRD_abs<5>_out
l284 state_regBMPRD_abs<6>_out
l285 state_regBMPRD_abs<7>_out
l286 state_regBMPRD_abs<8>_out
l287 state_regBMPRD_abs<9>_out
l288 state_regBMPRD_abs<10>_out
l289 state_regBMPRD_abs<11>_out
l290 state_regBMPRD_abs<12>_out
l291 state_regBMPRD_abs<13>_out
l292 state_regBMPRD_abs<14>_out
l293 state_regBMPRD_abs<15>_out
l294 state_regBMPRD_abs<16>_out
l295 state_regBMPRD_abs<17>_out
l296 state_regBMPRD_abs<18>_out
l297 state_regBMPRD_abs<19>_out
l298 state_regBMPRD_abs<20>_out
l299 state_regBMPRD_abs<21>_out
l300 state_regBMPRD_abs<22>_out
l301 state_regBMPRD_abs<23>_out
l302 state_regBMPRD_abs<24>_out
l303 state_regBMPRD_abs<25>_out
l304 state_regBMPRD_abs<26>_out
l305 state_regBMPRD_abs<27>_out
l306 state_regBMPRD_abs<28>_out
l307 state_regBMPRD_abs<29>_out
l308 state_regBMPRD_abs<30>_out
l309 state_regBMPRD_abs<31>_out
l310 state_stCommand_conc<0>_out
l311 state_stCommand_conc<1>_out
l312 state_regBMStatus_ERR_conc_out
l313 state_regStatus_DF_conc_out
l314 state_setFeatState_conc<0>_out
l315 state_setFeatState_conc<1>_out
l316 state_setFeatState_conc<2>_out
l317 state_regStatus_bit4_conc_out
l318 state_wce_conc_out
l319 state_regLBAHigh0_abs<0>_out
l320 state_regLBAHigh0_abs<1>_out
l321 state_regLBAHigh0_abs<2>_out
l322 state_regLBAHigh0_abs<3>_out
l323 state_regLBAHigh0_abs<4>_out
l324 state_regLBAHigh0_abs<5>_out
l325 state_regLBAHigh0_abs<6>_out
l326 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:21 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a8.v   ---gives--> driver_a8.mv
> abc -c "read_blif_mv driver_a8.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a8y.aig"   ---gives--> driver_a8y.aig
> aigtoaig driver_a8y.aig driver_a8y.aag   ---gives--> driver_a8y.aag (this file)
Content of driver_a8.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 8) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 2/11 [SYNTCOMP2016-RealSeq], 3/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 1.044 [SYNTCOMP2016-RealSeq], 0.491875 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : realizable
#.
