INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/advai/OneDrive/Documents/GitHub/VLSI/AND_Gate/AND_Gate.srcs/sources_1/new/ANDGate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ANDGate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/advai/OneDrive/Documents/GitHub/VLSI/AND_Gate/AND_Gate.srcs/sim_1/new/ANDGate_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ANDGate_TB'
