// Seed: 1738355798
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    input supply1 id_8,
    output wire id_9,
    input uwire id_10
    , id_17,
    output tri0 id_11,
    input supply1 id_12,
    output wor id_13,
    input wor id_14,
    input tri0 id_15
);
endmodule
module module_1 #(
    parameter id_0 = 32'd87,
    parameter id_3 = 32'd8,
    parameter id_8 = 32'd76
) (
    input wor _id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 _id_3,
    input supply1 id_4,
    input uwire id_5
);
  assign id_2 = -1;
  logic [7:0][id_3 : id_0] id_7;
  assign id_7[-1] = 1'b0;
  wire _id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_2,
      id_1,
      id_5,
      id_2,
      id_4,
      id_2,
      id_5,
      id_2,
      id_5,
      id_1
  );
  assign modCall_1.id_12 = 0;
  wire [-1 : id_0  ?  1 'h0 : 1  ?  id_8 : 1] id_9;
endmodule
