
{
    "MMCU": "atmega2560",
    "F_CPU": 16000000.0,
    "Registers": {
        "PORTA": {"addr": "0x22", "bit": {"PA7": 7, "PA6": 6, "PA5": 5, "PA4": 4, "PA3": 3, "PA2": 2, "PA1": 1, "PA0": 0}},
        "DDRA": {"addr": "0x21", "bit": {"DDRA7": 7, "DDRA6": 6, "DDRA5": 5, "DDRA4": 4, "DDRA3": 3, "DDRA2": 2, "DDRA1": 1, "DDRA0": 0}},
        "PINA": {"addr": "0x20", "bit": {"PINA7": 7, "PINA6": 6, "PINA5": 5, "PINA4": 4, "PINA3": 3, "PINA2": 2, "PINA1": 1, "PINA0": 0}},
        "PORTB": {"addr": "0x25", "bit": {"PB7": 7, "PB6": 6, "PB5": 5, "PB4": 4, "PB3": 3, "PB2": 2, "PB1": 1, "PB0": 0}},
        "DDRB": {"addr": "0x24", "bit": {"DDRB7": 7, "DDRB6": 6, "DDRB5": 5, "DDRB4": 4, "DDRB3": 3, "DDRB2": 2, "DDRB1": 1, "DDRB0": 0}},
        "PINB": {"addr": "0x23", "bit": {"PINB7": 7, "PINB6": 6, "PINB5": 5, "PINB4": 4, "PINB3": 3, "PINB2": 2, "PINB1": 1, "PINB0": 0}},
        "PORTC": {"addr": "0x28", "bit": {"PC7": 7, "PC6": 6, "PC5": 5, "PC4": 4, "PC3": 3, "PC2": 2, "PC1": 1, "PC0": 0}},
        "DDRC": {"addr": "0x27", "bit": {"DDRC7": 7, "DDRC6": 6, "DDRC5": 5, "DDRC4": 4, "DDRC3": 3, "DDRC2": 2, "DDRC1": 1, "DDRC0": 0}},
        "PINC": {"addr": "0x26", "bit": {"PINC7": 7, "PINC6": 6, "PINC5": 5, "PINC4": 4, "PINC3": 3, "PINC2": 2, "PINC1": 1, "PINC0": 0}},
        "PORTD": {"addr": "0x2B", "bit": {"PD7": 7, "PD6": 6, "PD5": 5, "PD4": 4, "PD3": 3, "PD2": 2, "PD1": 1, "PD0": 0}},
        "DDRD": {"addr": "0x2A", "bit": {"DDRD7": 7, "DDRD6": 6, "DDRD5": 5, "DDRD4": 4, "DDRD3": 3, "DDRD2": 2, "DDRD1": 1, "DDRD0": 0}},
        "PIND": {"addr": "0x29", "bit": {"PIND7": 7, "PIND6": 6, "PIND5": 5, "PIND4": 4, "PIND3": 3, "PIND2": 2, "PIND1": 1, "PIND0": 0}},
        "PORTE": {"addr": "0x2E", "bit": {"PE7": 7, "PE6": 6, "PE5": 5, "PE4": 4, "PE3": 3, "PE2": 2, "PE1": 1, "PE0": 0}},
        "DDRE": {"addr": "0x2D", "bit": {"DDRE7": 7, "DDRE6": 6, "DDRE5": 5, "DDRE4": 4, "DDRE3": 3, "DDRE2": 2, "DDRE1": 1, "DDRE0": 0}},
        "PINE": {"addr": "0x2C", "bit": {"PINE7": 7, "PINE6": 6, "PINE5": 5, "PINE4": 4, "PINE3": 3, "PINE2": 2, "PINE1": 1, "PINE0": 0}},
        "PORTF": {"addr": "0x31", "bit": {"PF7": 7, "PF6": 6, "PF5": 5, "PF4": 4, "PF3": 3, "PF2": 2, "PF1": 1, "PF0": 0}},
        "DDRF": {"addr": "0x30", "bit": {"DDRF7": 7, "DDRF6": 6, "DDRF5": 5, "DDRF4": 4, "DDRF3": 3, "DDRF2": 2, "DDRF1": 1, "DDRF0": 0}},
        "PINF": {"addr": "0x2F", "bit": {"PINF7": 7, "PINF6": 6, "PINF5": 5, "PINF4": 4, "PINF3": 3, "PINF2": 2, "PINF1": 1, "PINF0": 0}},
        "PORTG": {"addr": "0x34", "bit": {"PG7": 7, "PG6": 6, "PG5": 5, "PG4": 4, "PG3": 3, "PG2": 2, "PG1": 1, "PG0": 0}},
        "DDRG": {"addr": "0x33", "bit": {"DDRG7": 7, "DDRG6": 6, "DDRG5": 5, "DDRG4": 4, "DDRG3": 3, "DDRG2": 2, "DDRG1": 1, "DDRG0": 0}},
        "PING": {"addr": "0x32", "bit": {"PING7": 7, "PING6": 6, "PING5": 5, "PING4": 4, "PING3": 3, "PING2": 2, "PING1": 1, "PING0": 0}},
        "PORTH": {"addr": "0x102", "bit": {"PH7": 7, "PH6": 6, "PH5": 5, "PH4": 4, "PH3": 3, "PH2": 2, "PH1": 1, "PH0": 0}},
        "DDRH": {"addr": "0x101", "bit": {"DDRH7": 7, "DDRH6": 6, "DDRH5": 5, "DDRH4": 4, "DDRH3": 3, "DDRH2": 2, "DDRH1": 1, "DDRH0": 0}},
        "PINH": {"addr": "0x100", "bit": {"PINH7": 7, "PINH6": 6, "PINH5": 5, "PINH4": 4, "PINH3": 3, "PINH2": 2, "PINH1": 1, "PINH0": 0}},
        "PORTJ": {"addr": "0x105", "bit": {"PJ7": 7, "PJ6": 6, "PJ5": 5, "PJ4": 4, "PJ3": 3, "PJ2": 2, "PJ1": 1, "PJ0": 0}},
        "DDRJ": {"addr": "0x104", "bit": {"DDRJ7": 7, "DDRJ6": 6, "DDRJ5": 5, "DDRJ4": 4, "DDRJ3": 3, "DDRJ2": 2, "DDRJ1": 1, "DDRJ0": 0}},
        "PINJ": {"addr": "0x103", "bit": {"PINJ7": 7, "PINJ6": 6, "PINJ5": 5, "PINJ4": 4, "PINJ3": 3, "PINJ2": 2, "PINJ1": 1, "PINJ0": 0}},
        "PORTK": {"addr": "0x108", "bit": {"PK7": 7, "PK6": 6, "PK5": 5, "PK4": 4, "PK3": 3, "PK2": 2, "PK1": 1, "PK0": 0}},
        "DDRK": {"addr": "0x107", "bit": {"DDRK7": 7, "DDRK6": 6, "DDRK5": 5, "DDRK4": 4, "DDRK3": 3, "DDRK2": 2, "DDRK1": 1, "DDRK0": 0}},
        "PINK": {"addr": "0x106", "bit": {"PINK7": 7, "PINK6": 6, "PINK5": 5, "PINK4": 4, "PINK3": 3, "PINK2": 2, "PINK1": 1, "PINK0": 0}},
        "PORTL": {"addr": "0x10B", "bit": {"PL7": 7, "PL6": 6, "PL5": 5, "PL4": 4, "PL3": 3, "PL2": 2, "PL1": 1, "PL0": 0}},
        "DDRL": {"addr": "0x10A", "bit": {"DDRL7": 7, "DDRL6": 6, "DDRL5": 5, "DDRL4": 4, "DDRL3": 3, "DDRL2": 2, "DDRL1": 1, "DDRL0": 0}},
        "PINL": {"addr": "0x109",  "bit": {"PINL7": 7, "PINL6": 6, "PINL5": 5, "PINL4": 4, "PINL3": 3, "PINL2": 2, "PINL1": 1, "PINL0": 0}},
        "TCCR0A": {"addr": "0x44", "bit": {"COM0A1": 7, "COM0A0": 6, "COM0B1": 5, "COM0B0": 4, "WGM01": 1, "WGM00": 0}},
        "TCCR0B": {"addr": "0x45", "bit": {"FOC0A": 7, "FOC0B": 6, "WGM02": 3, "CS02": 2, "CS01": 1, "CS00": 0}},
        "TCCR1A": {"addr": "0x80", "bit": {"COM1A1": 7, "COM1A0": 6, "COM1B1": 5, "COM1B0": 4, "WGM11": 1, "WGM10": 0}},
        "TCCR1B": {"addr": "0x81", "bit": {"ICNC1": 7, "ICES1": 6, "WGM13": 4, "WGM12": 3, "CS12": 2, "CS11": 1, "CS10": 0}},
        "TCCR2A": {"addr": "0xB0", "bit": {"COM2A1": 7, "COM2A0": 6, "COM2B1": 5, "COM2B0": 4, "WGM21": 1, "WGM20": 0}},
        "TCCR2B": {"addr": "0xB1", "bit": {"FOC2A": 7, "FOC2B": 6, "WGM22": 3, "CS22": 2, "CS21": 1, "CS20": 0}},
        "TCCR3A": {"addr": "0x90", "bit": {"COM3A1": 7, "COM3A0": 6, "COM3B1": 5, "COM3B0": 4, "COM3C1": 3, "COM3C0": 2, "WGM31": 1, "WGM30": 0}},
        "TCCR3B": {"addr": "0x91", "bit": {"ICNC3": 7, "ICES3": 6, "WGM33": 4, "WGM32": 3, "CS32": 2, "CS31": 1, "CS30": 0}},
        "TCCR4A": {"addr": "0xA0", "bit": {"COM4A1": 7, "COM4A0": 6, "COM4B1": 5, "COM4B0": 4, "COM4C1": 3, "COM4C0": 2, "WGM41": 1, "WGM40": 0}},
        "TCCR4B": {"addr": "0xA1", "bit": {"ICNC4": 7, "ICES4": 6, "WGM43": 4, "WGM42": 3, "CS42": 2, "CS41": 1, "CS40": 0}},
        "TCCR5A": {"addr": "0x120", "bit": {"COM5A1": 7, "COM5A0": 6, "COM5B1": 5, "COM5B0": 4, "COM5C1": 3, "COM5C0": 2, "WGM51": 1, "WGM50": 0}},
        "TCCR5B": {"addr": "0x121", "bit": {"ICNC5": 7, "ICES5": 6, "WGM53": 4, "WGM52": 3, "CS52": 2, "CS51": 1, "CS50": 0}},
        "OCR0A": {"addr": "0x47", "bit": {}},
        "OCR0B": {"addr": "0x48", "bit": {}},
        "OCR1AH": {"addr": "0x89", "bit": {}},
        "OCR1AL": {"addr": "0x88", "bit": {}},
        "OCR1BH": {"addr": "0x8B", "bit": {}},
        "OCR1BL": {"addr": "0x8A", "bit": {}},
        "OCR2A": {"addr": "0xB3", "bit": {}},
        "OCR2B": {"addr": "0xB4", "bit": {}},
        "OCR3AH": {"addr": "0x99", "bit": {}},
        "OCR3AL": {"addr": "0x98", "bit": {}},
        "OCR3BH": {"addr": "0x9B", "bit": {}},
        "OCR3BL": {"addr": "0x9A", "bit": {}},
        "OCR4AH": {"addr": "0xA9", "bit": {}},
        "OCR4AL": {"addr": "0xA8", "bit": {}},
        "OCR4BH": {"addr": "0xAB", "bit": {}},
        "OCR4BL": {"addr": "0xAA", "bit": {}},
        "OCR5AH": {"addr": "0x129", "bit": {}},
        "OCR5AL": {"addr": "0x128", "bit": {}},
        "OCR5BH": {"addr": "0x12B", "bit": {}},
        "OCR5BL": {"addr": "0x12A", "bit": {}},
        "UDR0": {"addr": "0xC6", "bit": {"R_TXB7": 7, "R_TXB6": 6, "R_TXB5": 5, "R_TXB4": 4, "R_TXB3": 3, "R_TXB2": 2, "R_TXB1": 1, "R_TXB0": 0}},
        "UCSR0A": {"addr": "0xC0", "bit": {"RXC0": 7, "TXC0": 6, "UDRE0": 5, "FE0": 4, "DOR0": 3, "UPE0": 2, "U2X0": 1, "MPCM0": 0}},
        "UCSR0B": {"addr": "0xC1", "bit": {"RXCIE0": 7, "TXCIE0": 6, "UDRIE0": 5, "RXEN0": 4, "TXEN0": 3, "UCSZ02": 2, "RXB80": 1, "TXB80": 0}},
        "UCSR0C": {"addr": "0xC2", "bit": {"UMSEL01": 7, "UMSEL00": 6, "UPM01": 5, "UPM00": 4, "USBS0": 3, "UCSZ01": 2, "UCSZ00": 1, "UCPOL0": 0}},
        "UBRR0H": {"addr": "0xC5", "bit": {"UBRR11": 3, "UBRR10": 2, "UBRR9": 1, "UBRR8": 0}},
        "UBRR0L": {"addr": "0xC4", "bit": {"UBRR7": 7, "UBRR6": 6, "UBRR5": 5, "UBRR4": 4, "UBRR3": 3, "UBRR2": 2, "UBRR1": 1, "UBRR0": 0}}
    },
    "GPIO": {
        "D0": {"DDR": "DDRE0", "PORT": "PE0", "PIN": "PINE0"},
        "D1": {"DDR": "DDRE1", "PORT": "PE1", "PIN": "PINE1"},
        "D2": {"DDR": "DDRE4", "PORT": "PE4", "PIN": "PINE4", "TIMER": "TIMER3B"},
        "D3": {"DDR": "DDRE5", "PORT": "PE5", "PIN": "PINE5"},
        "D4": {"DDR": "DDRG5", "PORT": "PG5", "PIN": "PING5", "TIMER": "TIMER0B"},
        "D5": {"DDR": "DDRE3", "PORT": "PE3", "PIN": "PINE3", "TIMER": "TIMER3A"},
        "D6": {"DDR": "DDRH3", "PORT": "PH3", "PIN": "PINH3", "TIMER": "TIMER4A"},
        "D7": {"DDR": "DDRH4", "PORT": "PH4", "PIN": "PINH4", "TIMER": "TIMER4B"},
        "D8": {"DDR": "DDRH5", "PORT": "PH5", "PIN": "PINH5"},
        "D9": {"DDR": "DDRH6", "PORT": "PH6", "PIN": "PINH6", "TIMER": "TIMER2B"},
        "D10": {"DDR": "DDRB4", "PORT": "PB4", "PIN": "PINB4", "TIMER": "TIMER2A"},
        "D11": {"DDR": "DDRB5", "PORT": "PB5", "PIN": "PINB5", "TIMER": "TIMER1A"},
        "D12": {"DDR": "DDRB6", "PORT": "PB6", "PIN": "PINB6", "TIMER": "TIMER1B"},
        "D13": {"DDR": "DDRB7", "PORT": "PB7", "PIN": "PINB7", "TIMER": "TIMER0A"},
        "D14": {"DDR": "DDRJ1", "PORT": "PJ1", "PIN": "PINJ1"},
        "D15": {"DDR": "DDRJ0", "PORT": "PJ0", "PIN": "PINJ0"},
        "D16": {"DDR": "DDRH1", "PORT": "PH1", "PIN": "PINH1"},
        "D17": {"DDR": "DDRH0", "PORT": "PH0", "PIN": "PINH0"},
        "D18": {"DDR": "DDRD3", "PORT": "PD3", "PIN": "PIND3"},
        "D19": {"DDR": "DDRD2", "PORT": "PD2", "PIN": "PIND2"},
        "D20": {"DDR": "DDRD1", "PORT": "PD1", "PIN": "PIND1"},
        "D21": {"DDR": "DDRD0", "PORT": "PD0", "PIN": "PIND0"},
        "D22": {"DDR": "DDRA0", "PORT": "PA0", "PIN": "PINA0"},
        "D23": {"DDR": "DDRA1", "PORT": "PA1", "PIN": "PINA1"},
        "D24": {"DDR": "DDRA2", "PORT": "PA2", "PIN": "PINA2"},
        "D25": {"DDR": "DDRA3", "PORT": "PA3", "PIN": "PINA3"},
        "D26": {"DDR": "DDRA4", "PORT": "PA4", "PIN": "PINA4"},
        "D27": {"DDR": "DDRA5", "PORT": "PA5", "PIN": "PINA5"},
        "D28": {"DDR": "DDRA6", "PORT": "PA6", "PIN": "PINA6"},
        "D29": {"DDR": "DDRA7", "PORT": "PA7", "PIN": "PINA7"},
        "D30": {"DDR": "DDRC7", "PORT": "PC7", "PIN": "PINC7"},
        "D31": {"DDR": "DDRC6", "PORT": "PC6", "PIN": "PINC6"},
        "D32": {"DDR": "DDRC5", "PORT": "PC5", "PIN": "PINC5"},
        "D33": {"DDR": "DDRC4", "PORT": "PC4", "PIN": "PINC4"},
        "D34": {"DDR": "DDRC3", "PORT": "PC3", "PIN": "PINC3"},
        "D35": {"DDR": "DDRC2", "PORT": "PC2", "PIN": "PINC2"},
        "D36": {"DDR": "DDRC1", "PORT": "PC1", "PIN": "PINC1"},
        "D37": {"DDR": "DDRC0", "PORT": "PC0", "PIN": "PINC0"},
        "D38": {"DDR": "DDRD7", "PORT": "PD7", "PIN": "PIND7"},
        "D39": {"DDR": "DDRG2", "PORT": "PG2", "PIN": "PING2"},
        "D40": {"DDR": "DDRG1", "PORT": "PG1", "PIN": "PING1"},
        "D41": {"DDR": "DDRG0", "PORT": "PG0", "PIN": "PING0"},
        "D42": {"DDR": "DDRL7", "PORT": "PL7", "PIN": "PINL7"},
        "D43": {"DDR": "DDRL6", "PORT": "PL6", "PIN": "PINL6"},
        "D44": {"DDR": "DDRL5", "PORT": "PL5", "PIN": "PINL5"},
        "D45": {"DDR": "DDRL4", "PORT": "PL4", "PIN": "PINL4", "TIMER": "TIMER5B"},
        "D46": {"DDR": "DDRL3", "PORT": "PL3", "PIN": "PINL3", "TIMER": "TIMER5A"},
        "D47": {"DDR": "DDRL2", "PORT": "PL2", "PIN": "PINL2"},
        "D48": {"DDR": "DDRL1", "PORT": "PL1", "PIN": "PINL1"},
        "D49": {"DDR": "DDRL0", "PORT": "PL0", "PIN": "PINL0"},
        "D50": {"DDR": "DDRB3", "PORT": "PB3", "PIN": "PINB3"},
        "D51": {"DDR": "DDRB2", "PORT": "PB2", "PIN": "PINB2"},
        "D52": {"DDR": "DDRB1", "PORT": "PB1", "PIN": "PINB1"},
        "D53": {"DDR": "DDRB0", "PORT": "PB0", "PIN": "PINB0"}
    },
    "Timers": {
        "TIMER0A": {
            "Registers": ["TCCR0A", "TCCR0B"],
            "Wave": ["WGM02", "WGM01", "WGM00"],
            "Clock": ["CS02", "CS01", "CS00"],
            "Control": ["COM0A1", "COM0A0"],
            "OCR": ["OCR0A"]
        },
        "TIMER0B": {
            "Registers": ["TCCR0A", "TCCR0B"],
            "Wave": ["WGM02", "WGM01", "WGM00"],
            "Clock": ["CS02", "CS01", "CS00"],
            "Control": ["COM0B1", "COM0B0"],
            "OCR": ["OCR0B"]
        },
        "TIMER1A": {
            "Registers": ["TCCR1A", "TCCR1B"],
            "Wave": ["WGM13","WGM12", "WGM11", "WGM10"],
            "Clock": ["CS12", "CS11", "CS10"],
            "Control": ["COM1A1", "COM1A0"],
            "OCR": ["OCR1AH", "OCR1AL"]
        },
        "TIMER1B": {
            "Registers": ["TCCR1A", "TCCR1B"],
            "Wave": ["WGM13","WGM12", "WGM11", "WGM10"],
            "Clock": ["CS12", "CS11", "CS10"],
            "Control": ["COM1B1", "COM1B0"],
            "OCR": ["OCR1BH", "OCR1BL"]
        },
        "TIMER2A": {
            "Registers": ["TCCR2A", "TCCR2B"],
            "Wave": ["WGM22", "WGM21", "WGM20"],
            "Clock": ["CS22", "CS21", "CS20"],
            "Control": ["COM2A1", "COM2A0"],
            "OCR": ["OCR2A"]
        },
        "TIMER2B": {
            "Registers": ["TCCR2A", "TCCR2B"],
            "Wave": ["WGM22", "WGM21", "WGM20"],
            "Clock": ["CS22", "CS21", "CS20"],
            "Control": ["COM2B1", "COM2B0"],
            "OCR": ["OCR2B"]
        },
        "TIMER3A": {
            "Registers": ["TCCR3A", "TCCR3B"],
            "Wave": ["WGM33","WGM32", "WGM31", "WGM30"],
            "Clock": ["CS32", "CS31", "CS30"],
            "Control": ["COM3A1", "COM3A0"],
            "OCR": ["OCR3AH", "OCR3AL"]
        },
        "TIMER3B": {
            "Registers": ["TCCR3A", "TCCR3B"],
            "Wave": ["WGM33","WGM32", "WGM31", "WGM30"],
            "Clock": ["CS32", "CS31", "CS30"],
            "Control": ["COM3B1", "COM3B0"],
            "OCR": ["OCR3BH", "OCR3BL"]
        },
        "TIMER4A": {
            "Registers": ["TCCR4A", "TCCR4B"],
            "Wave": ["WGM43","WGM42", "WGM41", "WGM40"],
            "Clock": ["CS42", "CS41", "CS40"],
            "Control": ["COM4A1", "COM4A0"],
            "OCR": ["OCR4AH", "OCR4AL"]
        },
        "TIMER4B": {
            "Registers": ["TCCR4A", "TCCR4B"],
            "Wave": ["WGM43","WGM42", "WGM41", "WGM40"],
            "Clock": ["CS42", "CS41", "CS40"],
            "Control": ["COM4B1", "COM4B0"],
            "OCR": ["OCR4BH", "OCR4BL"]
        },
        "TIMER5A": {
            "Registers": ["TCCR5A", "TCCR5B"],
            "Wave": ["WGM53","WGM52", "WGM51", "WGM50"],
            "Clock": ["CS52", "CS51", "CS50"],
            "Control": ["COM5A1", "COM5A0"],
            "OCR": ["OCR5AH", "OCR5AL"]
        },
        "TIMER5B": {
            "Registers": ["TCCR5A", "TCCR5B"],
            "Wave": ["WGM53","WGM52", "WGM51", "WGM50"],
            "Clock": ["CS52", "CS51", "CS50"],
            "Control": ["COM5B1", "COM5B0"],
            "OCR": ["OCR5BH", "OCR5BL"]
        }
    },
    "Serials": {
        "USART0": {
            "Registers": ["UDR0", "UCSR0A", "UCSR0B", "UCSR0C", "UBRR0"]
        }
     }
}
