/home/remo/ICdesign/systemverilog/sim/../rtl/reset_sync.sv
/home/remo/ICdesign/systemverilog/sim/../tb/tb.sv
