INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/i2c_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_com
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/ov5640_capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/ov5640_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/power_on_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module power_on_delay
WARNING: [VRFC 10-8497] literal value 'h40000 truncated to fit in 18 bits [C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/power_on_delay.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/reg_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liguoyuan/Desktop/Xilinx-NEXYS4_DDR-Drives-OV5640-master/Camera.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
