# MIPS Processor Project

A complete MIPS processor implementation in VHDL using Xilinx Vivado.

## Project Structure

```
MIPS-Processor-Project/
├── src/                    # All HDL source files (VHDL/Verilog)
│   ├── alu.vhd
│   ├── pc.vhd
│   └── ...
├── tb/                     # Testbenches
│   ├── alu_tb.vhd
│   └── ...
├── bd/                     # Block design and related IP files
│   ├── mips.bd
│   └── mips_wrapper.v      # Top module generated by Vivado
├── xdc/                    # Constraint files
│   └── mips.xdc
├── scripts/                # Optional Tcl project creation scripts
│   └── create_project.tcl
├── docs/                   # Diagrams, architecture images, PDFs
│   └── architecture.png
├── .gitignore
├── README.md
└── LICENSE
```

## Getting Started

1. Open Vivado
2. Create a new project or run the project creation script
3. Add source files from the `src/` directory
4. Add testbenches from the `tb/` directory
5. Add block designs from the `bd/` directory
6. Add constraint files from the `xdc/` directory

## Features

- Complete MIPS instruction set implementation
- Pipelined architecture
- Memory management
- ALU operations
- Control unit
- Register file

## Tools Used

- Xilinx Vivado
- VHDL
- Vivado Block Design

## License

This project is licensed under the MIT License - see the LICENSE file for details.
