{
  "module_name": "clk-rk3368.c",
  "hash_id": "3981df236e839bce3410f6b2bf20024552e1162020b83ac2f2f3f2d8a6162707",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/rockchip/clk-rk3368.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/clock/rk3368-cru.h>\n#include \"clk.h\"\n\n#define RK3368_GRF_SOC_STATUS0\t0x480\n\nenum rk3368_plls {\n\tapllb, aplll, dpll, cpll, gpll, npll,\n};\n\nstatic struct rockchip_pll_rate_table rk3368_pll_rates[] = {\n\tRK3066_PLL_RATE(2208000000, 1, 92, 1),\n\tRK3066_PLL_RATE(2184000000, 1, 91, 1),\n\tRK3066_PLL_RATE(2160000000, 1, 90, 1),\n\tRK3066_PLL_RATE(2136000000, 1, 89, 1),\n\tRK3066_PLL_RATE(2112000000, 1, 88, 1),\n\tRK3066_PLL_RATE(2088000000, 1, 87, 1),\n\tRK3066_PLL_RATE(2064000000, 1, 86, 1),\n\tRK3066_PLL_RATE(2040000000, 1, 85, 1),\n\tRK3066_PLL_RATE(2016000000, 1, 84, 1),\n\tRK3066_PLL_RATE(1992000000, 1, 83, 1),\n\tRK3066_PLL_RATE(1968000000, 1, 82, 1),\n\tRK3066_PLL_RATE(1944000000, 1, 81, 1),\n\tRK3066_PLL_RATE(1920000000, 1, 80, 1),\n\tRK3066_PLL_RATE(1896000000, 1, 79, 1),\n\tRK3066_PLL_RATE(1872000000, 1, 78, 1),\n\tRK3066_PLL_RATE(1848000000, 1, 77, 1),\n\tRK3066_PLL_RATE(1824000000, 1, 76, 1),\n\tRK3066_PLL_RATE(1800000000, 1, 75, 1),\n\tRK3066_PLL_RATE(1776000000, 1, 74, 1),\n\tRK3066_PLL_RATE(1752000000, 1, 73, 1),\n\tRK3066_PLL_RATE(1728000000, 1, 72, 1),\n\tRK3066_PLL_RATE(1704000000, 1, 71, 1),\n\tRK3066_PLL_RATE(1680000000, 1, 70, 1),\n\tRK3066_PLL_RATE(1656000000, 1, 69, 1),\n\tRK3066_PLL_RATE(1632000000, 1, 68, 1),\n\tRK3066_PLL_RATE(1608000000, 1, 67, 1),\n\tRK3066_PLL_RATE(1560000000, 1, 65, 1),\n\tRK3066_PLL_RATE(1512000000, 1, 63, 1),\n\tRK3066_PLL_RATE(1488000000, 1, 62, 1),\n\tRK3066_PLL_RATE(1464000000, 1, 61, 1),\n\tRK3066_PLL_RATE(1440000000, 1, 60, 1),\n\tRK3066_PLL_RATE(1416000000, 1, 59, 1),\n\tRK3066_PLL_RATE(1392000000, 1, 58, 1),\n\tRK3066_PLL_RATE(1368000000, 1, 57, 1),\n\tRK3066_PLL_RATE(1344000000, 1, 56, 1),\n\tRK3066_PLL_RATE(1320000000, 1, 55, 1),\n\tRK3066_PLL_RATE(1296000000, 1, 54, 1),\n\tRK3066_PLL_RATE(1272000000, 1, 53, 1),\n\tRK3066_PLL_RATE(1248000000, 1, 52, 1),\n\tRK3066_PLL_RATE(1224000000, 1, 51, 1),\n\tRK3066_PLL_RATE(1200000000, 1, 50, 1),\n\tRK3066_PLL_RATE(1176000000, 1, 49, 1),\n\tRK3066_PLL_RATE(1128000000, 1, 47, 1),\n\tRK3066_PLL_RATE(1104000000, 1, 46, 1),\n\tRK3066_PLL_RATE(1008000000, 1, 84, 2),\n\tRK3066_PLL_RATE( 912000000, 1, 76, 2),\n\tRK3066_PLL_RATE( 888000000, 1, 74, 2),\n\tRK3066_PLL_RATE( 816000000, 1, 68, 2),\n\tRK3066_PLL_RATE( 792000000, 1, 66, 2),\n\tRK3066_PLL_RATE( 696000000, 1, 58, 2),\n\tRK3066_PLL_RATE( 672000000, 1, 56, 2),\n\tRK3066_PLL_RATE( 648000000, 1, 54, 2),\n\tRK3066_PLL_RATE( 624000000, 1, 52, 2),\n\tRK3066_PLL_RATE( 600000000, 1, 50, 2),\n\tRK3066_PLL_RATE( 576000000, 1, 48, 2),\n\tRK3066_PLL_RATE( 552000000, 1, 46, 2),\n\tRK3066_PLL_RATE( 528000000, 1, 88, 4),\n\tRK3066_PLL_RATE( 504000000, 1, 84, 4),\n\tRK3066_PLL_RATE( 480000000, 1, 80, 4),\n\tRK3066_PLL_RATE( 456000000, 1, 76, 4),\n\tRK3066_PLL_RATE( 408000000, 1, 68, 4),\n\tRK3066_PLL_RATE( 312000000, 1, 52, 4),\n\tRK3066_PLL_RATE( 252000000, 1, 84, 8),\n\tRK3066_PLL_RATE( 216000000, 1, 72, 8),\n\tRK3066_PLL_RATE( 126000000, 2, 84, 8),\n\tRK3066_PLL_RATE(  48000000, 2, 32, 8),\n\t{   },\n};\n\nPNAME(mux_pll_p)\t\t= { \"xin24m\", \"xin32k\" };\nPNAME(mux_armclkb_p)\t\t= { \"apllb_core\", \"gpllb_core\" };\nPNAME(mux_armclkl_p)\t\t= { \"aplll_core\", \"gplll_core\" };\nPNAME(mux_ddrphy_p)\t\t= { \"dpll_ddr\", \"gpll_ddr\" };\nPNAME(mux_cs_src_p)\t\t= { \"apllb_cs\", \"aplll_cs\", \"gpll_cs\"};\nPNAME(mux_aclk_bus_src_p)\t= { \"cpll_aclk_bus\", \"gpll_aclk_bus\" };\n\nPNAME(mux_pll_src_cpll_gpll_p)\t\t= { \"cpll\", \"gpll\" };\nPNAME(mux_pll_src_cpll_gpll_npll_p)\t= { \"cpll\", \"gpll\", \"npll\" };\nPNAME(mux_pll_src_npll_cpll_gpll_p)\t= { \"npll\", \"cpll\", \"gpll\" };\nPNAME(mux_pll_src_cpll_gpll_usb_p)\t= { \"cpll\", \"gpll\", \"usbphy_480m\" };\nPNAME(mux_pll_src_cpll_gpll_usb_usb_p)\t= { \"cpll\", \"gpll\", \"usbphy_480m\",\n\t\t\t\t\t    \"usbphy_480m\" };\nPNAME(mux_pll_src_cpll_gpll_usb_npll_p)\t= { \"cpll\", \"gpll\", \"usbphy_480m\",\n\t\t\t\t\t    \"npll\" };\nPNAME(mux_pll_src_cpll_gpll_npll_npll_p) = { \"cpll\", \"gpll\", \"npll\", \"npll\" };\nPNAME(mux_pll_src_cpll_gpll_npll_usb_p) = { \"cpll\", \"gpll\", \"npll\",\n\t\t\t\t\t    \"usbphy_480m\" };\n\nPNAME(mux_i2s_8ch_pre_p)\t= { \"i2s_8ch_src\", \"i2s_8ch_frac\",\n\t\t\t\t    \"ext_i2s\", \"xin12m\" };\nPNAME(mux_i2s_8ch_clkout_p)\t= { \"i2s_8ch_pre\", \"xin12m\" };\nPNAME(mux_i2s_2ch_p)\t\t= { \"i2s_2ch_src\", \"i2s_2ch_frac\",\n\t\t\t\t    \"dummy\", \"xin12m\" };\nPNAME(mux_spdif_8ch_p)\t\t= { \"spdif_8ch_pre\", \"spdif_8ch_frac\",\n\t\t\t\t    \"ext_i2s\", \"xin12m\" };\nPNAME(mux_edp_24m_p)\t\t= { \"xin24m\", \"dummy\" };\nPNAME(mux_vip_out_p)\t\t= { \"vip_src\", \"xin24m\" };\nPNAME(mux_usbphy480m_p)\t\t= { \"usbotg_out\", \"xin24m\" };\nPNAME(mux_hsic_usbphy480m_p)\t= { \"usbotg_out\", \"dummy\" };\nPNAME(mux_hsicphy480m_p)\t= { \"cpll\", \"gpll\", \"usbphy_480m\" };\nPNAME(mux_uart0_p)\t\t= { \"uart0_src\", \"uart0_frac\", \"xin24m\" };\nPNAME(mux_uart1_p)\t\t= { \"uart1_src\", \"uart1_frac\", \"xin24m\" };\nPNAME(mux_uart2_p)\t\t= { \"uart2_src\", \"xin24m\" };\nPNAME(mux_uart3_p)\t\t= { \"uart3_src\", \"uart3_frac\", \"xin24m\" };\nPNAME(mux_uart4_p)\t\t= { \"uart4_src\", \"uart4_frac\", \"xin24m\" };\nPNAME(mux_mac_p)\t\t= { \"mac_pll_src\", \"ext_gmac\" };\nPNAME(mux_mmc_src_p)\t\t= { \"cpll\", \"gpll\", \"usbphy_480m\", \"xin24m\" };\n\nstatic struct rockchip_pll_clock rk3368_pll_clks[] __initdata = {\n\t[apllb] = PLL(pll_rk3066, PLL_APLLB, \"apllb\", mux_pll_p, 0, RK3368_PLL_CON(0),\n\t\t     RK3368_PLL_CON(3), 8, 1, 0, rk3368_pll_rates),\n\t[aplll] = PLL(pll_rk3066, PLL_APLLL, \"aplll\", mux_pll_p, 0, RK3368_PLL_CON(4),\n\t\t     RK3368_PLL_CON(7), 8, 0, 0, rk3368_pll_rates),\n\t[dpll] = PLL(pll_rk3066, PLL_DPLL, \"dpll\", mux_pll_p, 0, RK3368_PLL_CON(8),\n\t\t     RK3368_PLL_CON(11), 8, 2, 0, NULL),\n\t[cpll] = PLL(pll_rk3066, PLL_CPLL, \"cpll\", mux_pll_p, 0, RK3368_PLL_CON(12),\n\t\t     RK3368_PLL_CON(15), 8, 3, ROCKCHIP_PLL_SYNC_RATE, rk3368_pll_rates),\n\t[gpll] = PLL(pll_rk3066, PLL_GPLL, \"gpll\", mux_pll_p, 0, RK3368_PLL_CON(16),\n\t\t     RK3368_PLL_CON(19), 8, 4, ROCKCHIP_PLL_SYNC_RATE, rk3368_pll_rates),\n\t[npll] = PLL(pll_rk3066, PLL_NPLL, \"npll\",  mux_pll_p, 0, RK3368_PLL_CON(20),\n\t\t     RK3368_PLL_CON(23), 8, 5, ROCKCHIP_PLL_SYNC_RATE, rk3368_pll_rates),\n};\n\nstatic struct clk_div_table div_ddrphy_t[] = {\n\t{ .val = 0, .div = 1 },\n\t{ .val = 1, .div = 2 },\n\t{ .val = 3, .div = 4 },\n\t{   },\n};\n\n#define MFLAGS CLK_MUX_HIWORD_MASK\n#define DFLAGS CLK_DIVIDER_HIWORD_MASK\n#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)\n#define IFLAGS ROCKCHIP_INVERTER_HIWORD_MASK\n\nstatic const struct rockchip_cpuclk_reg_data rk3368_cpuclkb_data = {\n\t.core_reg[0] = RK3368_CLKSEL_CON(0),\n\t.div_core_shift[0] = 0,\n\t.div_core_mask[0] = 0x1f,\n\t.num_cores = 1,\n\t.mux_core_alt = 1,\n\t.mux_core_main = 0,\n\t.mux_core_shift = 7,\n\t.mux_core_mask = 0x1,\n};\n\nstatic const struct rockchip_cpuclk_reg_data rk3368_cpuclkl_data = {\n\t.core_reg[0] = RK3368_CLKSEL_CON(2),\n\t.div_core_shift[0] = 0,\n\t.mux_core_alt = 1,\n\t.num_cores = 1,\n\t.mux_core_main = 0,\n\t.div_core_mask[0] = 0x1f,\n\t.mux_core_shift = 7,\n\t.mux_core_mask = 0x1,\n};\n\n#define RK3368_DIV_ACLKM_MASK\t\t0x1f\n#define RK3368_DIV_ACLKM_SHIFT\t\t8\n#define RK3368_DIV_ATCLK_MASK\t\t0x1f\n#define RK3368_DIV_ATCLK_SHIFT\t\t0\n#define RK3368_DIV_PCLK_DBG_MASK\t0x1f\n#define RK3368_DIV_PCLK_DBG_SHIFT\t8\n\n#define RK3368_CLKSEL0(_offs, _aclkm)\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.reg = RK3368_CLKSEL_CON(0 + _offs),\t\t\t\\\n\t\t.val = HIWORD_UPDATE(_aclkm, RK3368_DIV_ACLKM_MASK,\t\\\n\t\t\t\tRK3368_DIV_ACLKM_SHIFT),\t\t\\\n\t}\n#define RK3368_CLKSEL1(_offs, _atclk, _pdbg)\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.reg = RK3368_CLKSEL_CON(1 + _offs),\t\t\t\\\n\t\t.val = HIWORD_UPDATE(_atclk, RK3368_DIV_ATCLK_MASK,\t\\\n\t\t\t\tRK3368_DIV_ATCLK_SHIFT) |\t\t\\\n\t\t       HIWORD_UPDATE(_pdbg, RK3368_DIV_PCLK_DBG_MASK,\t\\\n\t\t\t\tRK3368_DIV_PCLK_DBG_SHIFT),\t\t\\\n\t}\n\n \n#define RK3368_CPUCLKB_RATE(_prate, _aclkm, _atclk, _pdbg)\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.prate = _prate,\t\t\t\t\t\\\n\t\t.divs = {\t\t\t\t\t\t\\\n\t\t\tRK3368_CLKSEL0(0, _aclkm),\t\t\t\\\n\t\t\tRK3368_CLKSEL1(0, _atclk, _pdbg),\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\n \n#define RK3368_CPUCLKL_RATE(_prate, _aclkm, _atclk, _pdbg)\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.prate = _prate,\t\t\t\t\t\\\n\t\t.divs = {\t\t\t\t\t\t\\\n\t\t\tRK3368_CLKSEL0(2, _aclkm),\t\t\t\\\n\t\t\tRK3368_CLKSEL1(2, _atclk, _pdbg),\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\nstatic struct rockchip_cpuclk_rate_table rk3368_cpuclkb_rates[] __initdata = {\n\tRK3368_CPUCLKB_RATE(1512000000, 1, 5, 5),\n\tRK3368_CPUCLKB_RATE(1488000000, 1, 4, 4),\n\tRK3368_CPUCLKB_RATE(1416000000, 1, 4, 4),\n\tRK3368_CPUCLKB_RATE(1200000000, 1, 3, 3),\n\tRK3368_CPUCLKB_RATE(1008000000, 1, 3, 3),\n\tRK3368_CPUCLKB_RATE( 816000000, 1, 2, 2),\n\tRK3368_CPUCLKB_RATE( 696000000, 1, 2, 2),\n\tRK3368_CPUCLKB_RATE( 600000000, 1, 1, 1),\n\tRK3368_CPUCLKB_RATE( 408000000, 1, 1, 1),\n\tRK3368_CPUCLKB_RATE( 312000000, 1, 1, 1),\n};\n\nstatic struct rockchip_cpuclk_rate_table rk3368_cpuclkl_rates[] __initdata = {\n\tRK3368_CPUCLKL_RATE(1512000000, 1, 6, 6),\n\tRK3368_CPUCLKL_RATE(1488000000, 1, 5, 5),\n\tRK3368_CPUCLKL_RATE(1416000000, 1, 5, 5),\n\tRK3368_CPUCLKL_RATE(1200000000, 1, 4, 4),\n\tRK3368_CPUCLKL_RATE(1008000000, 1, 4, 4),\n\tRK3368_CPUCLKL_RATE( 816000000, 1, 3, 3),\n\tRK3368_CPUCLKL_RATE( 696000000, 1, 2, 2),\n\tRK3368_CPUCLKL_RATE( 600000000, 1, 2, 2),\n\tRK3368_CPUCLKL_RATE( 408000000, 1, 1, 1),\n\tRK3368_CPUCLKL_RATE( 312000000, 1, 1, 1),\n};\n\nstatic struct rockchip_clk_branch rk3368_i2s_8ch_fracmux __initdata =\n\tMUX(0, \"i2s_8ch_pre\", mux_i2s_8ch_pre_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(27), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_spdif_8ch_fracmux __initdata =\n\tMUX(0, \"spdif_8ch_pre\", mux_spdif_8ch_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(31), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_i2s_2ch_fracmux __initdata =\n\tMUX(0, \"i2s_2ch_pre\", mux_i2s_2ch_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(53), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_uart0_fracmux __initdata =\n\tMUX(SCLK_UART0, \"sclk_uart0\", mux_uart0_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(33), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_uart1_fracmux __initdata =\n\tMUX(SCLK_UART1, \"sclk_uart1\", mux_uart1_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(35), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_uart3_fracmux __initdata =\n\tMUX(SCLK_UART3, \"sclk_uart3\", mux_uart3_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(39), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_uart4_fracmux __initdata =\n\tMUX(SCLK_UART4, \"sclk_uart4\", mux_uart4_p, CLK_SET_RATE_PARENT,\n\t    RK3368_CLKSEL_CON(41), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3368_clk_branches[] __initdata = {\n\t \n\n\tFACTOR(0, \"xin12m\", \"xin24m\", 0, 1, 2),\n\n\tMUX(SCLK_USBPHY480M, \"usbphy_480m\", mux_usbphy480m_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3368_CLKSEL_CON(13), 8, 1, MFLAGS),\n\n\tGATE(0, \"apllb_core\", \"apllb\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 0, GFLAGS),\n\tGATE(0, \"gpllb_core\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 1, GFLAGS),\n\n\tGATE(0, \"aplll_core\", \"aplll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 4, GFLAGS),\n\tGATE(0, \"gplll_core\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 5, GFLAGS),\n\n\tDIV(0, \"aclkm_core_b\", \"armclkb\", 0,\n\t\t\tRK3368_CLKSEL_CON(0), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY),\n\tDIV(0, \"atclk_core_b\", \"armclkb\", 0,\n\t\t\tRK3368_CLKSEL_CON(1), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY),\n\tDIV(0, \"pclk_dbg_b\", \"armclkb\", 0,\n\t\t\tRK3368_CLKSEL_CON(1), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY),\n\n\tDIV(0, \"aclkm_core_l\", \"armclkl\", 0,\n\t\t\tRK3368_CLKSEL_CON(2), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY),\n\tDIV(0, \"atclk_core_l\", \"armclkl\", 0,\n\t\t\tRK3368_CLKSEL_CON(3), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY),\n\tDIV(0, \"pclk_dbg_l\", \"armclkl\", 0,\n\t\t\tRK3368_CLKSEL_CON(3), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY),\n\n\tGATE(0, \"apllb_cs\", \"apllb\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 9, GFLAGS),\n\tGATE(0, \"aplll_cs\", \"aplll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 10, GFLAGS),\n\tGATE(0, \"gpll_cs\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(0), 8, GFLAGS),\n\tCOMPOSITE_NOGATE(0, \"sclk_cs_pre\", mux_cs_src_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(4), 6, 2, MFLAGS, 0, 5, DFLAGS),\n\tCOMPOSITE_NOMUX(0, \"clkin_trace\", \"sclk_cs_pre\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(4), 8, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(0), 13, GFLAGS),\n\n\tCOMPOSITE(0, \"aclk_cci_pre\", mux_pll_src_cpll_gpll_usb_npll_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(5), 6, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(0), 12, GFLAGS),\n\tGATE(SCLK_PVTM_CORE, \"sclk_pvtm_core\", \"xin24m\", 0, RK3368_CLKGATE_CON(7), 10, GFLAGS),\n\n\tGATE(0, \"dpll_ddr\", \"dpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(1), 8, GFLAGS),\n\tGATE(0, \"gpll_ddr\", \"gpll\", 0,\n\t\t\tRK3368_CLKGATE_CON(1), 9, GFLAGS),\n\tCOMPOSITE_NOGATE_DIVTBL(0, \"ddrphy_src\", mux_ddrphy_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(13), 4, 1, MFLAGS, 0, 2, DFLAGS, div_ddrphy_t),\n\n\tFACTOR_GATE(0, \"sclk_ddr\", \"ddrphy_src\", CLK_IGNORE_UNUSED, 1, 4,\n\t\t\tRK3368_CLKGATE_CON(6), 14, GFLAGS),\n\tGATE(0, \"sclk_ddr4x\", \"ddrphy_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(6), 15, GFLAGS),\n\n\tGATE(0, \"gpll_aclk_bus\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(1), 10, GFLAGS),\n\tGATE(0, \"cpll_aclk_bus\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(1), 11, GFLAGS),\n\tCOMPOSITE_NOGATE(0, \"aclk_bus_src\", mux_aclk_bus_src_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(8), 7, 1, MFLAGS, 0, 5, DFLAGS),\n\n\tGATE(ACLK_BUS, \"aclk_bus\", \"aclk_bus_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(1), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_BUS, \"pclk_bus\", \"aclk_bus_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(8), 12, 3, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(1), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_BUS, \"hclk_bus\", \"aclk_bus_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(8), 8, 2, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(1), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"sclk_crypto\", \"aclk_bus_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(10), 14, 2, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(7), 2, GFLAGS),\n\n\tCOMPOSITE(0, \"fclk_mcu_src\", mux_pll_src_cpll_gpll_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(12), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(1), 3, GFLAGS),\n\t \n\tCOMPOSITE_NOMUX(0, \"stclk_mcu\", \"fclk_mcu_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(12), 8, 3, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(13), 13, GFLAGS),\n\n\tCOMPOSITE(0, \"i2s_8ch_src\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(27), 12, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(6), 1, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"i2s_8ch_frac\", \"i2s_8ch_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(28), 0,\n\t\t\t  RK3368_CLKGATE_CON(6), 2, GFLAGS,\n\t\t\t  &rk3368_i2s_8ch_fracmux),\n\tCOMPOSITE_NODIV(SCLK_I2S_8CH_OUT, \"i2s_8ch_clkout\", mux_i2s_8ch_clkout_p, 0,\n\t\t\tRK3368_CLKSEL_CON(27), 15, 1, MFLAGS,\n\t\t\tRK3368_CLKGATE_CON(6), 0, GFLAGS),\n\tGATE(SCLK_I2S_8CH, \"sclk_i2s_8ch\", \"i2s_8ch_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK3368_CLKGATE_CON(6), 3, GFLAGS),\n\tCOMPOSITE(0, \"spdif_8ch_src\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(31), 12, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(6), 4, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"spdif_8ch_frac\", \"spdif_8ch_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(32), 0,\n\t\t\t  RK3368_CLKGATE_CON(6), 5, GFLAGS,\n\t\t\t  &rk3368_spdif_8ch_fracmux),\n\tGATE(SCLK_SPDIF_8CH, \"sclk_spdif_8ch\", \"spdif_8ch_pre\", CLK_SET_RATE_PARENT,\n\t     RK3368_CLKGATE_CON(6), 6, GFLAGS),\n\tCOMPOSITE(0, \"i2s_2ch_src\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(53), 12, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 13, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"i2s_2ch_frac\", \"i2s_2ch_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(54), 0,\n\t\t\t  RK3368_CLKGATE_CON(5), 14, GFLAGS,\n\t\t\t  &rk3368_i2s_2ch_fracmux),\n\tGATE(SCLK_I2S_2CH, \"sclk_i2s_2ch\", \"i2s_2ch_pre\", CLK_SET_RATE_PARENT,\n\t     RK3368_CLKGATE_CON(5), 15, GFLAGS),\n\n\tCOMPOSITE(0, \"sclk_tsp\", mux_pll_src_cpll_gpll_npll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(46), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(6), 12, GFLAGS),\n\tGATE(0, \"sclk_hsadc_tsp\", \"ext_hsadc_tsp\", 0,\n\t\t\tRK3368_CLKGATE_CON(13), 7, GFLAGS),\n\n\tMUX(0, \"uart_src\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(35), 12, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(0, \"uart2_src\", \"uart_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(37), 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(2), 4, GFLAGS),\n\tMUX(SCLK_UART2, \"sclk_uart2\", mux_uart2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3368_CLKSEL_CON(37), 8, 1, MFLAGS),\n\n\t \n\n\tCOMPOSITE(0, \"aclk_vepu\", mux_pll_src_cpll_gpll_npll_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(15), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 6, GFLAGS),\n\tCOMPOSITE(0, \"aclk_vdpu\", mux_pll_src_cpll_gpll_npll_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(15), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 7, GFLAGS),\n\n\t \n\tFACTOR_GATE(0, \"hclk_video_pre\", \"aclk_vdpu\", 0, 1, 4,\n\t\tRK3368_CLKGATE_CON(4), 8, GFLAGS),\n\n\tCOMPOSITE(0, \"sclk_hevc_cabac_src\", mux_pll_src_cpll_gpll_npll_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(17), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 1, GFLAGS),\n\tCOMPOSITE(0, \"sclk_hevc_core_src\", mux_pll_src_cpll_gpll_npll_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(17), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 2, GFLAGS),\n\n\tCOMPOSITE(0, \"aclk_vio0\", mux_pll_src_cpll_gpll_usb_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(19), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 0, GFLAGS),\n\tDIV(0, \"hclk_vio\", \"aclk_vio0\", 0,\n\t\t\tRK3368_CLKSEL_CON(21), 0, 5, DFLAGS),\n\n\tCOMPOSITE(0, \"aclk_rga_pre\", mux_pll_src_cpll_gpll_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(18), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 3, GFLAGS),\n\tCOMPOSITE(SCLK_RGA, \"sclk_rga\", mux_pll_src_cpll_gpll_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(18), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 4, GFLAGS),\n\n\tCOMPOSITE(DCLK_VOP, \"dclk_vop\", mux_pll_src_cpll_gpll_npll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(20), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 1, GFLAGS),\n\n\tGATE(SCLK_VOP0_PWM, \"sclk_vop0_pwm\", \"xin24m\", 0,\n\t\t\tRK3368_CLKGATE_CON(4), 2, GFLAGS),\n\n\tCOMPOSITE(SCLK_ISP, \"sclk_isp\", mux_pll_src_cpll_gpll_npll_npll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(22), 6, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 9, GFLAGS),\n\n\tGATE(0, \"pclk_isp_in\", \"ext_isp\", 0,\n\t\t\tRK3368_CLKGATE_CON(17), 2, GFLAGS),\n\tINVERTER(PCLK_ISP, \"pclk_isp\", \"pclk_isp_in\",\n\t\t\tRK3368_CLKSEL_CON(21), 6, IFLAGS),\n\n\tGATE(0, \"pclk_vip_in\", \"ext_vip\", 0,\n\t\t\tRK3368_CLKGATE_CON(16), 13, GFLAGS),\n\tINVERTER(PCLK_VIP, \"pclk_vip\", \"pclk_vip_in\",\n\t\t\tRK3368_CLKSEL_CON(21), 13, IFLAGS),\n\n\tGATE(SCLK_HDMI_HDCP, \"sclk_hdmi_hdcp\", \"xin24m\", 0,\n\t\t\tRK3368_CLKGATE_CON(4), 13, GFLAGS),\n\tGATE(SCLK_HDMI_CEC, \"sclk_hdmi_cec\", \"xin32k\", 0,\n\t\t\tRK3368_CLKGATE_CON(4), 12, GFLAGS),\n\n\tCOMPOSITE_NODIV(0, \"vip_src\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(21), 15, 1, MFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 5, GFLAGS),\n\tCOMPOSITE_NOGATE(SCLK_VIP_OUT, \"sclk_vip_out\", mux_vip_out_p, 0,\n\t\t\tRK3368_CLKSEL_CON(21), 14, 1, MFLAGS, 8, 5, DFLAGS),\n\n\tCOMPOSITE_NODIV(SCLK_EDP_24M, \"sclk_edp_24m\", mux_edp_24m_p, 0,\n\t\t\tRK3368_CLKSEL_CON(23), 8, 1, MFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 4, GFLAGS),\n\tCOMPOSITE(SCLK_EDP, \"sclk_edp\", mux_pll_src_cpll_gpll_npll_npll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(23), 6, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_HDCP, \"sclk_hdcp\", mux_pll_src_cpll_gpll_npll_npll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(55), 6, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 5, GFLAGS),\n\n\tDIV(0, \"pclk_pd_alive\", \"gpll\", 0,\n\t\t\tRK3368_CLKSEL_CON(10), 8, 5, DFLAGS),\n\n\t \n\n\tCOMPOSITE_NOMUX(0, \"pclk_pd_pmu\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(10), 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(7), 9, GFLAGS),\n\tGATE(SCLK_PVTM_PMU, \"sclk_pvtm_pmu\", \"xin24m\", 0,\n\t\t\tRK3368_CLKGATE_CON(7), 3, GFLAGS),\n\tCOMPOSITE(0, \"sclk_gpu_core_src\", mux_pll_src_cpll_gpll_usb_npll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(14), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(4), 11, GFLAGS),\n\tMUX(0, \"aclk_gpu_src\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(14), 14, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(0, \"aclk_gpu_mem_pre\", \"aclk_gpu_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(14), 8, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 8, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"aclk_gpu_cfg_pre\", \"aclk_gpu_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(16), 8, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(5), 9, GFLAGS),\n\tGATE(SCLK_PVTM_GPU, \"sclk_pvtm_gpu\", \"xin24m\", 0,\n\t\t\tRK3368_CLKGATE_CON(7), 11, GFLAGS),\n\n\tCOMPOSITE(0, \"aclk_peri_src\", mux_pll_src_cpll_gpll_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(9), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PERI, \"pclk_peri\", \"aclk_peri_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(9), 12, 2, DFLAGS | CLK_DIVIDER_POWER_OF_TWO,\n\t\t\tRK3368_CLKGATE_CON(3), 3, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_PERI, \"hclk_peri\", \"aclk_peri_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKSEL_CON(9), 8, 2, DFLAGS | CLK_DIVIDER_POWER_OF_TWO,\n\t\t\tRK3368_CLKGATE_CON(3), 2, GFLAGS),\n\tGATE(ACLK_PERI, \"aclk_peri\", \"aclk_peri_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(3), 1, GFLAGS),\n\n\tGATE(0, \"sclk_mipidsi_24m\", \"xin24m\", 0, RK3368_CLKGATE_CON(4), 14, GFLAGS),\n\n\t \n\n\tCOMPOSITE(SCLK_SPI0, \"sclk_spi0\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(45), 7, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 7, GFLAGS),\n\tCOMPOSITE(SCLK_SPI1, \"sclk_spi1\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(45), 15, 1, MFLAGS, 8, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 8, GFLAGS),\n\tCOMPOSITE(SCLK_SPI2, \"sclk_spi2\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(46), 15, 1, MFLAGS, 8, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 9, GFLAGS),\n\n\n\tCOMPOSITE(SCLK_SDMMC, \"sclk_sdmmc\", mux_mmc_src_p, 0,\n\t\t\tRK3368_CLKSEL_CON(50), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(7), 12, GFLAGS),\n\tCOMPOSITE(SCLK_SDIO0, \"sclk_sdio0\", mux_mmc_src_p, 0,\n\t\t\tRK3368_CLKSEL_CON(48), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(7), 13, GFLAGS),\n\tCOMPOSITE(SCLK_EMMC, \"sclk_emmc\", mux_mmc_src_p, 0,\n\t\t\tRK3368_CLKSEL_CON(51), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(7), 15, GFLAGS),\n\n\tMMC(SCLK_SDMMC_DRV,    \"sdmmc_drv\",    \"sclk_sdmmc\", RK3368_SDMMC_CON0, 1),\n\tMMC(SCLK_SDMMC_SAMPLE, \"sdmmc_sample\", \"sclk_sdmmc\", RK3368_SDMMC_CON1, 0),\n\n\tMMC(SCLK_SDIO0_DRV,    \"sdio0_drv\",    \"sclk_sdio0\", RK3368_SDIO0_CON0, 1),\n\tMMC(SCLK_SDIO0_SAMPLE, \"sdio0_sample\", \"sclk_sdio0\", RK3368_SDIO0_CON1, 0),\n\n\tMMC(SCLK_EMMC_DRV,     \"emmc_drv\",     \"sclk_emmc\",  RK3368_EMMC_CON0,  1),\n\tMMC(SCLK_EMMC_SAMPLE,  \"emmc_sample\",  \"sclk_emmc\",  RK3368_EMMC_CON1,  0),\n\n\tGATE(SCLK_OTGPHY0, \"sclk_otgphy0\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(8), 1, GFLAGS),\n\n\t \n\tGATE(SCLK_OTG_ADP, \"sclk_otg_adp\", \"xin32k\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(8), 4, GFLAGS),\n\n\t \n\tCOMPOSITE_NOMUX(SCLK_TSADC, \"sclk_tsadc\", \"xin32k\", 0,\n\t\t\tRK3368_CLKSEL_CON(25), 0, 6, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 5, GFLAGS),\n\n\tCOMPOSITE_NOMUX(SCLK_SARADC, \"sclk_saradc\", \"xin24m\", 0,\n\t\t\tRK3368_CLKSEL_CON(25), 8, 8, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 6, GFLAGS),\n\n\tCOMPOSITE(SCLK_NANDC0, \"sclk_nandc0\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(47), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(7), 8, GFLAGS),\n\n\tCOMPOSITE(SCLK_SFC, \"sclk_sfc\", mux_pll_src_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(52), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(6), 7, GFLAGS),\n\n\tCOMPOSITE(0, \"uart0_src\", mux_pll_src_cpll_gpll_usb_usb_p, 0,\n\t\t\tRK3368_CLKSEL_CON(33), 12, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(2), 0, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"uart0_frac\", \"uart0_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(34), 0,\n\t\t\t  RK3368_CLKGATE_CON(2), 1, GFLAGS,\n\t\t\t  &rk3368_uart0_fracmux),\n\n\tCOMPOSITE_NOMUX(0, \"uart1_src\", \"uart_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(35), 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(2), 2, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"uart1_frac\", \"uart1_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(36), 0,\n\t\t\t  RK3368_CLKGATE_CON(2), 3, GFLAGS,\n\t\t\t  &rk3368_uart1_fracmux),\n\n\tCOMPOSITE_NOMUX(0, \"uart3_src\", \"uart_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(39), 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(2), 6, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"uart3_frac\", \"uart3_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(40), 0,\n\t\t\t  RK3368_CLKGATE_CON(2), 7, GFLAGS,\n\t\t\t  &rk3368_uart3_fracmux),\n\n\tCOMPOSITE_NOMUX(0, \"uart4_src\", \"uart_src\", 0,\n\t\t\tRK3368_CLKSEL_CON(41), 0, 7, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(2), 8, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"uart4_frac\", \"uart4_src\", CLK_SET_RATE_PARENT,\n\t\t\t  RK3368_CLKSEL_CON(42), 0,\n\t\t\t  RK3368_CLKGATE_CON(2), 9, GFLAGS,\n\t\t\t  &rk3368_uart4_fracmux),\n\n\tCOMPOSITE(0, \"mac_pll_src\", mux_pll_src_npll_cpll_gpll_p, 0,\n\t\t\tRK3368_CLKSEL_CON(43), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3368_CLKGATE_CON(3), 4, GFLAGS),\n\tMUX(SCLK_MAC, \"mac_clk\", mux_mac_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3368_CLKSEL_CON(43), 8, 1, MFLAGS),\n\tGATE(SCLK_MACREF_OUT, \"sclk_macref_out\", \"mac_clk\", 0,\n\t\t\tRK3368_CLKGATE_CON(7), 7, GFLAGS),\n\tGATE(SCLK_MACREF, \"sclk_macref\", \"mac_clk\", 0,\n\t\t\tRK3368_CLKGATE_CON(7), 6, GFLAGS),\n\tGATE(SCLK_MAC_RX, \"sclk_mac_rx\", \"mac_clk\", 0,\n\t\t\tRK3368_CLKGATE_CON(7), 4, GFLAGS),\n\tGATE(SCLK_MAC_TX, \"sclk_mac_tx\", \"mac_clk\", 0,\n\t\t\tRK3368_CLKGATE_CON(7), 5, GFLAGS),\n\n\tGATE(0, \"jtag\", \"ext_jtag\", CLK_IGNORE_UNUSED,\n\t\t\tRK3368_CLKGATE_CON(7), 0, GFLAGS),\n\n\tCOMPOSITE_NODIV(0, \"hsic_usbphy_480m\", mux_hsic_usbphy480m_p, 0,\n\t\t\tRK3368_CLKSEL_CON(26), 8, 2, MFLAGS,\n\t\t\tRK3368_CLKGATE_CON(8), 0, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_HSICPHY480M, \"sclk_hsicphy480m\", mux_hsicphy480m_p, 0,\n\t\t\tRK3368_CLKSEL_CON(26), 12, 2, MFLAGS,\n\t\t\tRK3368_CLKGATE_CON(8), 7, GFLAGS),\n\tGATE(SCLK_HSICPHY12M, \"sclk_hsicphy12m\", \"xin12m\", 0,\n\t\t\tRK3368_CLKGATE_CON(8), 6, GFLAGS),\n\n\t \n\n\t \n\tGATE(0, \"aclk_core_niu_cpup\", \"aclk_cci_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 4, GFLAGS),\n\tGATE(0, \"aclk_core_niu_cci\", \"aclk_cci_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 3, GFLAGS),\n\tGATE(0, \"aclk_cci400\", \"aclk_cci_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 2, GFLAGS),\n\tGATE(0, \"aclk_adb400m_pd_core_b\", \"aclk_cci_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 1, GFLAGS),\n\tGATE(0, \"aclk_adb400m_pd_core_l\", \"aclk_cci_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 0, GFLAGS),\n\n\t \n\tGATE(0, \"aclk_adb400s_pd_core_b\", \"aclkm_core_b\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(10), 0, GFLAGS),\n\tGATE(0, \"aclk_adb400s_pd_core_l\", \"aclkm_core_l\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(9), 0, GFLAGS),\n\n\t \n\tGATE(0, \"sclk_dbg_pd_core_b\", \"armclkb\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(10), 1, GFLAGS),\n\tGATE(0, \"sclk_dbg_pd_core_l\", \"armclkl\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(9), 1, GFLAGS),\n\n\t \n\tGATE(0, \"sclk_dbg\", \"sclk_cs_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 7, GFLAGS),\n\tGATE(0, \"pclk_core_niu_sdbg\", \"sclk_cs_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 6, GFLAGS),\n\tGATE(0, \"hclk_core_niu_dbg\", \"sclk_cs_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(11), 5, GFLAGS),\n\n\t \n\tGATE(0, \"aclk_strc_sys\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 12, GFLAGS),\n\tGATE(ACLK_DMAC_BUS, \"aclk_dmac_bus\", \"aclk_bus\", 0, RK3368_CLKGATE_CON(12), 11, GFLAGS),\n\tGATE(0, \"sclk_intmem1\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 6, GFLAGS),\n\tGATE(0, \"sclk_intmem0\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 5, GFLAGS),\n\tGATE(0, \"aclk_intmem\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 4, GFLAGS),\n\tGATE(0, \"aclk_gic400\", \"aclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(13), 9, GFLAGS),\n\n\t \n\tGATE(0, \"nclk_ddrupctl\", \"sclk_ddr\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(13), 2, GFLAGS),\n\n\t \n\n\t \n\tGATE(0, \"hclk_noc_mcu\", \"fclk_mcu_src\", 0, RK3368_CLKGATE_CON(13), 14, GFLAGS),\n\tGATE(0, \"fclk_mcu\", \"fclk_mcu_src\", 0, RK3368_CLKGATE_CON(13), 12, GFLAGS),\n\tGATE(0, \"hclk_mcu\", \"fclk_mcu_src\", 0, RK3368_CLKGATE_CON(13), 11, GFLAGS),\n\n\t \n\tGATE(HCLK_SPDIF, \"hclk_spdif\", \"hclk_bus\", 0, RK3368_CLKGATE_CON(12), 10, GFLAGS),\n\tGATE(HCLK_ROM, \"hclk_rom\", \"hclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 9, GFLAGS),\n\tGATE(HCLK_I2S_2CH, \"hclk_i2s_2ch\", \"hclk_bus\", 0, RK3368_CLKGATE_CON(12), 8, GFLAGS),\n\tGATE(HCLK_I2S_8CH, \"hclk_i2s_8ch\", \"hclk_bus\", 0, RK3368_CLKGATE_CON(12), 7, GFLAGS),\n\tGATE(HCLK_TSP, \"hclk_tsp\", \"hclk_bus\", 0, RK3368_CLKGATE_CON(13), 10, GFLAGS),\n\tGATE(HCLK_CRYPTO, \"hclk_crypto\", \"hclk_bus\", 0, RK3368_CLKGATE_CON(13), 4, GFLAGS),\n\tGATE(MCLK_CRYPTO, \"mclk_crypto\", \"hclk_bus\", 0, RK3368_CLKGATE_CON(13), 3, GFLAGS),\n\n\t \n\tGATE(PCLK_DDRPHY, \"pclk_ddrphy\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(12), 14, GFLAGS),\n\tGATE(PCLK_DDRUPCTL, \"pclk_ddrupctl\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(12), 13, GFLAGS),\n\tGATE(PCLK_I2C1, \"pclk_i2c1\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(12), 3, GFLAGS),\n\tGATE(PCLK_I2C0, \"pclk_i2c0\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(12), 2, GFLAGS),\n\tGATE(PCLK_MAILBOX, \"pclk_mailbox\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(12), 1, GFLAGS),\n\tGATE(PCLK_PWM0, \"pclk_pwm0\", \"pclk_bus\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(12), 0, GFLAGS),\n\tGATE(PCLK_SIM, \"pclk_sim\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(13), 8, GFLAGS),\n\tGATE(PCLK_PWM1, \"pclk_pwm1\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(13), 6, GFLAGS),\n\tGATE(PCLK_UART2, \"pclk_uart2\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(13), 5, GFLAGS),\n\tGATE(PCLK_EFUSE256, \"pclk_efuse_256\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(13), 1, GFLAGS),\n\tGATE(0, \"pclk_efuse_1024\", \"pclk_bus\", 0, RK3368_CLKGATE_CON(13), 0, GFLAGS),\n\n\t \n\tGATE(ACLK_VIDEO, \"aclk_video\", \"aclk_vdpu\", 0, RK3368_CLKGATE_CON(15), 0, GFLAGS),\n\tGATE(SCLK_HEVC_CABAC, \"sclk_hevc_cabac\", \"sclk_hevc_cabac_src\", 0, RK3368_CLKGATE_CON(15), 3, GFLAGS),\n\tGATE(SCLK_HEVC_CORE, \"sclk_hevc_core\", \"sclk_hevc_core_src\", 0, RK3368_CLKGATE_CON(15), 2, GFLAGS),\n\tGATE(HCLK_VIDEO, \"hclk_video\", \"hclk_video_pre\", 0, RK3368_CLKGATE_CON(15), 1, GFLAGS),\n\n\t \n\tGATE(ACLK_VIO1_NOC, \"aclk_vio1_noc\", \"aclk_rga_pre\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(16), 10, GFLAGS),\n\tGATE(ACLK_RGA, \"aclk_rga\", \"aclk_rga_pre\", 0, RK3368_CLKGATE_CON(16), 0, GFLAGS),\n\tGATE(ACLK_HDCP, \"aclk_hdcp\", \"aclk_rga_pre\", 0, RK3368_CLKGATE_CON(17), 10, GFLAGS),\n\n\t \n\tGATE(ACLK_VIP, \"aclk_vip\", \"aclk_vio0\", 0, RK3368_CLKGATE_CON(16), 11, GFLAGS),\n\tGATE(ACLK_VIO0_NOC, \"aclk_vio0_noc\", \"aclk_vio0\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(16), 9, GFLAGS),\n\tGATE(ACLK_VOP, \"aclk_vop\", \"aclk_vio0\", 0, RK3368_CLKGATE_CON(16), 5, GFLAGS),\n\tGATE(ACLK_VOP_IEP, \"aclk_vop_iep\", \"aclk_vio0\", 0, RK3368_CLKGATE_CON(16), 4, GFLAGS),\n\tGATE(ACLK_IEP, \"aclk_iep\", \"aclk_vio0\", 0, RK3368_CLKGATE_CON(16), 2, GFLAGS),\n\n\t \n\tGATE(HCLK_ISP, \"hclk_isp\", \"sclk_isp\", 0, RK3368_CLKGATE_CON(16), 14, GFLAGS),\n\tGATE(ACLK_ISP, \"aclk_isp\", \"sclk_isp\", 0, RK3368_CLKGATE_CON(17), 0, GFLAGS),\n\n\t \n\tGATE(HCLK_VIP, \"hclk_vip\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(16), 12, GFLAGS),\n\tGATE(HCLK_VIO_NOC, \"hclk_vio_noc\", \"hclk_vio\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(16), 8, GFLAGS),\n\tGATE(HCLK_VIO_AHB_ARBI, \"hclk_vio_ahb_arbi\", \"hclk_vio\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(16), 7, GFLAGS),\n\tGATE(HCLK_VOP, \"hclk_vop\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(16), 6, GFLAGS),\n\tGATE(HCLK_IEP, \"hclk_iep\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(16), 3, GFLAGS),\n\tGATE(HCLK_RGA, \"hclk_rga\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(16), 1, GFLAGS),\n\tGATE(HCLK_VIO_HDCPMMU, \"hclk_hdcpmmu\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(17), 12, GFLAGS),\n\tGATE(HCLK_VIO_H2P, \"hclk_vio_h2p\", \"hclk_vio\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(17), 7, GFLAGS),\n\n\t \n\tGATE(PCLK_HDCP, \"pclk_hdcp\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(17), 11, GFLAGS),\n\tGATE(PCLK_EDP_CTRL, \"pclk_edp_ctrl\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(17), 9, GFLAGS),\n\tGATE(PCLK_VIO_H2P, \"pclk_vio_h2p\", \"hclk_vio\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(17), 8, GFLAGS),\n\tGATE(PCLK_HDMI_CTRL, \"pclk_hdmi_ctrl\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(17), 6, GFLAGS),\n\tGATE(PCLK_MIPI_CSI, \"pclk_mipi_csi\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(17), 4, GFLAGS),\n\tGATE(PCLK_MIPI_DSI0, \"pclk_mipi_dsi0\", \"hclk_vio\", 0, RK3368_CLKGATE_CON(17), 3, GFLAGS),\n\n\t \n\n\t \n\tGATE(SCLK_GPU_CORE, \"sclk_gpu_core\", \"sclk_gpu_core_src\", 0, RK3368_CLKGATE_CON(18), 2, GFLAGS),\n\tGATE(ACLK_GPU_MEM, \"aclk_gpu_mem\", \"aclk_gpu_mem_pre\", 0, RK3368_CLKGATE_CON(18), 1, GFLAGS),\n\tGATE(ACLK_GPU_CFG, \"aclk_gpu_cfg\", \"aclk_gpu_cfg_pre\", 0, RK3368_CLKGATE_CON(18), 0, GFLAGS),\n\n\t \n\tGATE(ACLK_DMAC_PERI, \"aclk_dmac_peri\", \"aclk_peri\", 0, RK3368_CLKGATE_CON(19), 3, GFLAGS),\n\tGATE(0, \"aclk_peri_axi_matrix\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(19), 2, GFLAGS),\n\tGATE(HCLK_SFC, \"hclk_sfc\", \"aclk_peri\", 0, RK3368_CLKGATE_CON(20), 15, GFLAGS),\n\tGATE(ACLK_GMAC, \"aclk_gmac\", \"aclk_peri\", 0, RK3368_CLKGATE_CON(20), 13, GFLAGS),\n\tGATE(0, \"aclk_peri_niu\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 8, GFLAGS),\n\tGATE(ACLK_PERI_MMU, \"aclk_peri_mmu\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(21), 4, GFLAGS),\n\n\t \n\tGATE(0, \"hclk_peri_axi_matrix\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(19), 0, GFLAGS),\n\tGATE(HCLK_NANDC0, \"hclk_nandc0\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(20), 11, GFLAGS),\n\tGATE(0, \"hclk_mmc_peri\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 10, GFLAGS),\n\tGATE(0, \"hclk_emem_peri\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 9, GFLAGS),\n\tGATE(0, \"hclk_peri_ahb_arbi\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 7, GFLAGS),\n\tGATE(0, \"hclk_usb_peri\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 6, GFLAGS),\n\tGATE(HCLK_HSIC, \"hclk_hsic\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(20), 5, GFLAGS),\n\tGATE(HCLK_HOST1, \"hclk_host1\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 4, GFLAGS),\n\tGATE(HCLK_HOST0, \"hclk_host0\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(20), 3, GFLAGS),\n\tGATE(0, \"pmu_hclk_otg0\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(20), 2, GFLAGS),\n\tGATE(HCLK_OTG0, \"hclk_otg0\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(20), 1, GFLAGS),\n\tGATE(HCLK_HSADC, \"hclk_hsadc\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(21), 3, GFLAGS),\n\tGATE(HCLK_EMMC, \"hclk_emmc\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(21), 2, GFLAGS),\n\tGATE(HCLK_SDIO0, \"hclk_sdio0\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(21), 1, GFLAGS),\n\tGATE(HCLK_SDMMC, \"hclk_sdmmc\", \"hclk_peri\", 0, RK3368_CLKGATE_CON(21), 0, GFLAGS),\n\n\t \n\tGATE(PCLK_SARADC, \"pclk_saradc\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 15, GFLAGS),\n\tGATE(PCLK_I2C5, \"pclk_i2c5\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 14, GFLAGS),\n\tGATE(PCLK_I2C4, \"pclk_i2c4\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 13, GFLAGS),\n\tGATE(PCLK_I2C3, \"pclk_i2c3\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 12, GFLAGS),\n\tGATE(PCLK_I2C2, \"pclk_i2c2\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 11, GFLAGS),\n\tGATE(PCLK_UART4, \"pclk_uart4\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 10, GFLAGS),\n\tGATE(PCLK_UART3, \"pclk_uart3\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 9, GFLAGS),\n\tGATE(PCLK_UART1, \"pclk_uart1\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 8, GFLAGS),\n\tGATE(PCLK_UART0, \"pclk_uart0\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 7, GFLAGS),\n\tGATE(PCLK_SPI2, \"pclk_spi2\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 6, GFLAGS),\n\tGATE(PCLK_SPI1, \"pclk_spi1\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 5, GFLAGS),\n\tGATE(PCLK_SPI0, \"pclk_spi0\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(19), 4, GFLAGS),\n\tGATE(0, \"pclk_peri_axi_matrix\", \"pclk_peri\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(19), 1, GFLAGS),\n\tGATE(PCLK_GMAC, \"pclk_gmac\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(20), 14, GFLAGS),\n\tGATE(PCLK_TSADC, \"pclk_tsadc\", \"pclk_peri\", 0, RK3368_CLKGATE_CON(20), 0, GFLAGS),\n\n\t \n\tGATE(PCLK_TIMER1, \"pclk_timer1\", \"pclk_pd_alive\", 0, RK3368_CLKGATE_CON(22), 13, GFLAGS),\n\tGATE(PCLK_TIMER0, \"pclk_timer0\", \"pclk_pd_alive\", 0, RK3368_CLKGATE_CON(22), 12, GFLAGS),\n\tGATE(0, \"pclk_alive_niu\", \"pclk_pd_alive\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(22), 9, GFLAGS),\n\tGATE(PCLK_GRF, \"pclk_grf\", \"pclk_pd_alive\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(22), 8, GFLAGS),\n\tGATE(PCLK_GPIO3, \"pclk_gpio3\", \"pclk_pd_alive\", 0, RK3368_CLKGATE_CON(22), 3, GFLAGS),\n\tGATE(PCLK_GPIO2, \"pclk_gpio2\", \"pclk_pd_alive\", 0, RK3368_CLKGATE_CON(22), 2, GFLAGS),\n\tGATE(PCLK_GPIO1, \"pclk_gpio1\", \"pclk_pd_alive\", 0, RK3368_CLKGATE_CON(22), 1, GFLAGS),\n\n\t \n\tSGRF_GATE(PCLK_WDT, \"pclk_wdt\", \"pclk_pd_alive\"),\n\n\t \n\tGATE(PCLK_DPHYRX, \"pclk_dphyrx\", \"hclk_vio\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(22), 11, GFLAGS),\n\tGATE(PCLK_DPHYTX0, \"pclk_dphytx0\", \"hclk_vio\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(22), 10, GFLAGS),\n\n\t \n\tGATE(PCLK_PMUGRF, \"pclk_pmugrf\", \"pclk_pd_pmu\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(23), 5, GFLAGS),\n\tGATE(PCLK_GPIO0, \"pclk_gpio0\", \"pclk_pd_pmu\", 0, RK3368_CLKGATE_CON(23), 4, GFLAGS),\n\tGATE(PCLK_SGRF, \"pclk_sgrf\", \"pclk_pd_pmu\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(23), 3, GFLAGS),\n\tGATE(0, \"pclk_pmu_noc\", \"pclk_pd_pmu\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(23), 2, GFLAGS),\n\tGATE(0, \"pclk_intmem1\", \"pclk_pd_pmu\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(23), 1, GFLAGS),\n\tGATE(PCLK_PMU, \"pclk_pmu\", \"pclk_pd_pmu\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(23), 0, GFLAGS),\n\n\t \n\tGATE(SCLK_TIMER15, \"sclk_timer15\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 11, GFLAGS),\n\tGATE(SCLK_TIMER14, \"sclk_timer14\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 10, GFLAGS),\n\tGATE(SCLK_TIMER13, \"sclk_timer13\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 9, GFLAGS),\n\tGATE(SCLK_TIMER12, \"sclk_timer12\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 8, GFLAGS),\n\tGATE(SCLK_TIMER11, \"sclk_timer11\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 7, GFLAGS),\n\tGATE(SCLK_TIMER10, \"sclk_timer10\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 6, GFLAGS),\n\tGATE(SCLK_TIMER05, \"sclk_timer05\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 5, GFLAGS),\n\tGATE(SCLK_TIMER04, \"sclk_timer04\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 4, GFLAGS),\n\tGATE(SCLK_TIMER03, \"sclk_timer03\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 3, GFLAGS),\n\tGATE(SCLK_TIMER02, \"sclk_timer02\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 2, GFLAGS),\n\tGATE(SCLK_TIMER01, \"sclk_timer01\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 1, GFLAGS),\n\tGATE(SCLK_TIMER00, \"sclk_timer00\", \"xin24m\", CLK_IGNORE_UNUSED, RK3368_CLKGATE_CON(24), 0, GFLAGS),\n};\n\nstatic const char *const rk3368_critical_clocks[] __initconst = {\n\t\"aclk_bus\",\n\t\"aclk_peri\",\n\t \n\t\"pclk_pwm1\",\n\t\"pclk_pd_pmu\",\n\t\"pclk_pd_alive\",\n\t\"pclk_peri\",\n\t\"hclk_peri\",\n\t\"pclk_ddrphy\",\n\t\"pclk_ddrupctl\",\n\t\"pmu_hclk_otg0\",\n};\n\nstatic void __init rk3368_clk_init(struct device_node *np)\n{\n\tstruct rockchip_clk_provider *ctx;\n\tvoid __iomem *reg_base;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base) {\n\t\tpr_err(\"%s: could not map cru region\\n\", __func__);\n\t\treturn;\n\t}\n\n\tctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);\n\tif (IS_ERR(ctx)) {\n\t\tpr_err(\"%s: rockchip clk init failed\\n\", __func__);\n\t\tiounmap(reg_base);\n\t\treturn;\n\t}\n\n\trockchip_clk_register_plls(ctx, rk3368_pll_clks,\n\t\t\t\t   ARRAY_SIZE(rk3368_pll_clks),\n\t\t\t\t   RK3368_GRF_SOC_STATUS0);\n\trockchip_clk_register_branches(ctx, rk3368_clk_branches,\n\t\t\t\t  ARRAY_SIZE(rk3368_clk_branches));\n\trockchip_clk_protect_critical(rk3368_critical_clocks,\n\t\t\t\t      ARRAY_SIZE(rk3368_critical_clocks));\n\n\trockchip_clk_register_armclk(ctx, ARMCLKB, \"armclkb\",\n\t\t\tmux_armclkb_p, ARRAY_SIZE(mux_armclkb_p),\n\t\t\t&rk3368_cpuclkb_data, rk3368_cpuclkb_rates,\n\t\t\tARRAY_SIZE(rk3368_cpuclkb_rates));\n\n\trockchip_clk_register_armclk(ctx, ARMCLKL, \"armclkl\",\n\t\t\tmux_armclkl_p, ARRAY_SIZE(mux_armclkl_p),\n\t\t\t&rk3368_cpuclkl_data, rk3368_cpuclkl_rates,\n\t\t\tARRAY_SIZE(rk3368_cpuclkl_rates));\n\n\trockchip_register_softrst(np, 15, reg_base + RK3368_SOFTRST_CON(0),\n\t\t\t\t  ROCKCHIP_SOFTRST_HIWORD_MASK);\n\n\trockchip_register_restart_notifier(ctx, RK3368_GLB_SRST_FST, NULL);\n\n\trockchip_clk_of_add_provider(np, ctx);\n}\nCLK_OF_DECLARE(rk3368_cru, \"rockchip,rk3368-cru\", rk3368_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}