// Seed: 1795972292
module module_0 (
    input wire id_0,
    output wor id_1,
    output wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14
);
  wire id_16;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1,
    output wand id_2,
    output tri0 id_3
);
  wire id_5;
  module_0(
      id_0, id_3, id_2, id_0, id_3, id_1, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_3
  );
  wire id_6;
  wire id_7, id_8;
  wire id_9;
  assign id_5 = id_9;
  wire id_10;
  assign id_9 = id_9;
  wire id_11;
endmodule
