

================================================================
== Vivado HLS Report for 'lloyds_kernel_top'
================================================================
* Date:           Tue Jun 10 14:56:40 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        kernel
* Solution:       kernel
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  178|  178|  179|  179|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                      |                            |  Latency  |  Interval | Pipeline|
        |               Instance               |           Module           | min | max | min | max |   Type  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_load_points_buffer_fu_87          |load_points_buffer          |   89|   89|   89|   89|   none  |
        |grp_store_output_points_buffer_fu_99  |store_output_points_buffer  |   85|   85|   85|   85|   none  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     177|    230|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     96|
|Register         |        -|      -|     133|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      0|     310|    358|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+-------+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------+---------+-------+-----+-----+
    |grp_load_points_buffer_fu_87          |load_points_buffer          |        1|      0|  112|  124|
    |grp_store_output_points_buffer_fu_99  |store_output_points_buffer  |        1|      0|   65|  106|
    +--------------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                                 |                            |        2|      0|  177|  230|
    +--------------------------------------+----------------------------+---------+-------+-----+-----+

    * Memory: 
    +------------------------------+----------------------------------------------+---------+------+-----+------+-------------+
    |            Memory            |                    Module                    | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------+---------+------+-----+------+-------------+
    |data_points_buffer_0_value_U  |lloyds_kernel_top_data_points_buffer_0_value  |        1|    16|   32|     1|          512|
    |data_points_buffer_1_value_U  |lloyds_kernel_top_data_points_buffer_0_value  |        1|    16|   32|     1|          512|
    |data_points_buffer_2_value_U  |lloyds_kernel_top_data_points_buffer_0_value  |        1|    16|   32|     1|          512|
    +------------------------------+----------------------------------------------+---------+------+-----+------+-------------+
    |Total                         |                                              |        3|    48|   96|     3|         1536|
    +------------------------------+----------------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |data_points_block_address_fu_113_p2  |     -    |      0|  0|  32|          32|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  32|          32|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |master_portA_address  |  32|          3|   32|         96|
    |master_portA_dataout  |  32|          3|   32|         96|
    |master_portA_size     |  32|          3|   32|         96|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  96|          9|   96|        288|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+-----+-----------+
    |                            Name                            | FF | Bits| Const Bits|
    +------------------------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                                   |   3|    3|          0|
    |block_address0data_reg                                      |  32|   32|          0|
    |block_address0vld_reg                                       |   0|    1|          1|
    |data_points_addr0data_reg                                   |  32|   32|          0|
    |data_points_addr0vld_reg                                    |   0|    1|          1|
    |data_points_block_address_reg_130                           |  32|   32|          0|
    |grp_load_points_buffer_fu_87_ap_start_ap_start_reg          |   1|    1|          0|
    |grp_store_output_points_buffer_fu_99_ap_start_ap_start_reg  |   1|    1|          0|
    |output_addr0data_reg                                        |  32|   32|          0|
    |output_addr0vld_reg                                         |   0|    1|          1|
    +------------------------------------------------------------+----+-----+-----------+
    |Total                                                       | 133|  136|          3|
    +------------------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | lloyds_kernel_top | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | lloyds_kernel_top | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | lloyds_kernel_top | return value |
|ap_done                   | out |    1| ap_ctrl_hs | lloyds_kernel_top | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | lloyds_kernel_top | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | lloyds_kernel_top | return value |
|block_address             |  in |   32|   ap_none  |   block_address   |    scalar    |
|master_portA_req_din      | out |    1|   ap_bus   |    master_portA   |    pointer   |
|master_portA_req_full_n   |  in |    1|   ap_bus   |    master_portA   |    pointer   |
|master_portA_req_write    | out |    1|   ap_bus   |    master_portA   |    pointer   |
|master_portA_rsp_empty_n  |  in |    1|   ap_bus   |    master_portA   |    pointer   |
|master_portA_rsp_read     | out |    1|   ap_bus   |    master_portA   |    pointer   |
|master_portA_address      | out |   32|   ap_bus   |    master_portA   |    pointer   |
|master_portA_datain       |  in |   32|   ap_bus   |    master_portA   |    pointer   |
|master_portA_dataout      | out |   32|   ap_bus   |    master_portA   |    pointer   |
|master_portA_size         | out |   32|   ap_bus   |    master_portA   |    pointer   |
|master_portB_req_din      | out |    1|   ap_bus   |    master_portB   |    pointer   |
|master_portB_req_full_n   |  in |    1|   ap_bus   |    master_portB   |    pointer   |
|master_portB_req_write    | out |    1|   ap_bus   |    master_portB   |    pointer   |
|master_portB_rsp_empty_n  |  in |    1|   ap_bus   |    master_portB   |    pointer   |
|master_portB_rsp_read     | out |    1|   ap_bus   |    master_portB   |    pointer   |
|master_portB_address      | out |   32|   ap_bus   |    master_portB   |    pointer   |
|master_portB_datain       |  in |   32|   ap_bus   |    master_portB   |    pointer   |
|master_portB_dataout      | out |   32|   ap_bus   |    master_portB   |    pointer   |
|master_portB_size         | out |   32|   ap_bus   |    master_portB   |    pointer   |
|data_points_addr          |  in |   32|   ap_none  |  data_points_addr |    scalar    |
|centres_in_addr           |  in |   32|   ap_none  |  centres_in_addr  |    scalar    |
|output_addr               |  in |   32|   ap_none  |    output_addr    |    scalar    |
|update_points             |  in |   32|   ap_none  |   update_points   |    scalar    |
|n                         |  in |   32|   ap_none  |         n         |    scalar    |
|k                         |  in |   32|   ap_none  |         k         |    scalar    |
+--------------------------+-----+-----+------------+-------------------+--------------+

