/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter  -link  -multisrs  /home/ted4152/Winter24/FPGA/387Final/implmentation/jack-commits/rev_2/synwork/IQRead_comp.srs  -osyn  /home/ted4152/Winter24/FPGA/387Final/implmentation/jack-commits/rev_2/synwork/IQRead_mult.srs  -log  /home/ted4152/Winter24/FPGA/387Final/implmentation/jack-commits/rev_2/synlog/IQRead_multi_srs_gen.srr 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter -link -multisrs ../synwork/IQRead_comp.srs -osyn ../synwork/IQRead_mult.srs -log ../synlog/IQRead_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/IQRead_comp.srs|io:i|time:1709741641|size:2592|exec:0|csum:5A0FB0858E09D0DE19B412073D4F7FC4
file:../synwork/IQRead_mult.srs|io:o|time:1709741642|size:2214|exec:0|csum:
file:../synlog/IQRead_multi_srs_gen.srr|io:o|time:1709741642|size:1465|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/syn_nfilter|io:i|time:1543382463|size:12202632|exec:1|csum:2CF5CA82A12C53A85C3E36D57C2461DC
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter|io:i|time:1543382354|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
