# This project is about my research.
* I'm [Ting-Yu Chen](https://github.com/Wilhelmine21/Wilhelmine21). 
* I'm from [Test Lab](http://testlab.ncue.edu.tw/tch/), Electronic Engineering, National Changhua University of Education.
* The title of my thesis is **AN Codes LS-PWL-RALUT**.

# 目錄
* I. [AN Codes LS-PWL-RALUT題目說明](https://github.com/Wilhelmine21/Wilhelmine21/blob/main/MyProject_GUI/Readme(full).md#an-codes-ls-pwl-ralut)	
* II. [My Project GUI](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#my-project-gui)
	* i. [My Research](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#my-research)
		* 1. [AN codes](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#1-an-codes-and-decoder)
		* 2. [ANRCAM](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#2-anrcam)
		* 3. [EDA](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#3-eda)

## My Project GUI
* 我做了一個GUI用來展示我的題目
* 我的GUI分為 3 個部分來運行
	* 1. [AN codes](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#1-an-codes-and-decoder)
	* 2. [ANRCAM](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#2-anrcam)
	* 3. [EDA](https://github.com/Wilhelmine21/Wilhelmine21/tree/main/MyProject_GUI#3-eda)
* 環境
	*  Verilog: [iVerilog](http://iverilog.icarus.com/), [GTKwave](http://gtkwave.sourceforge.net/)
		*  新版已增加在Linux環境下會使用`Ncverilog`和`nWave`來進行驗證
			* 目前版本在運行GUI前需手動輸入tcsh和source .cshrc
	*  EDA: `Design Comilper`, `IC Compiler`

* 版本及檔案說明、影片連結
	* Windows版本 --- [Link]()
		* `GUI_ALL.exe` (執行檔)
		* 目前版本無須額外檔案
		* EDA功能無法使用
	* Linux版本 --- [Link]()
		* `GUI_ALL_linux` (執行檔)
		* EDA_add_files_GUI.tar (執行自動化佈局所需的額外檔案)
	* Demo Video
		* a. Windows 10 version --- [video](https://www.youtube.com/watch?v=kXfVsiijhno)
		* b. Linux (Centos 7) version --- [video](https://www.youtube.com/watch?v=Rb99CHsb28k)
