INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:24:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 buffer25/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer10/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.185ns (22.889%)  route 3.992ns (77.111%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=629, unset)          0.508     0.508    buffer25/clk
    SLICE_X3Y140         FDRE                                         r  buffer25/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer25/dataReg_reg[0]/Q
                         net (fo=7, routed)           0.518     1.242    buffer25/control/outs_reg[7][0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.053     1.295 r  buffer25/control/B_loadAddr[0]_INST_0_i_1/O
                         net (fo=7, routed)           0.226     1.521    buffer25/control/dataReg_reg[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.131     1.652 r  buffer25/control/outs[4]_i_2/O
                         net (fo=5, routed)           0.180     1.832    buffer25/control/outs[4]_i_2_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.043     1.875 r  buffer25/control/outs[6]_i_2/O
                         net (fo=5, routed)           0.173     2.048    buffer25/control/outs[6]_i_2_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.043     2.091 r  buffer25/control/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.170     2.261    cmpi1/DI[2]
    SLICE_X1Y140         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.445 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.445    cmpi1/result0_carry_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.572 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=39, routed)          0.596     3.168    buffer60/fifo/CO[0]
    SLICE_X15Y149        LUT6 (Prop_lut6_I1_O)        0.130     3.298 f  buffer60/fifo/fullReg_i_5__1/O
                         net (fo=3, routed)           0.162     3.461    control_merge0/tehb/control/transmitValue_reg_6
    SLICE_X13Y149        LUT6 (Prop_lut6_I3_O)        0.043     3.504 f  control_merge0/tehb/control/fullReg_i_2__5/O
                         net (fo=17, routed)          0.273     3.777    control_merge1/tehb/control/transmitValue_reg_11
    SLICE_X17Y148        LUT5 (Prop_lut5_I0_O)        0.043     3.820 r  control_merge1/tehb/control/B_storeAddr[5]_INST_0_i_4/O
                         net (fo=25, routed)          0.412     4.232    control_merge1/tehb/control/transmitValue_reg_0
    SLICE_X16Y146        LUT6 (Prop_lut6_I2_O)        0.043     4.275 r  control_merge1/tehb/control/transmitValue_i_5/O
                         net (fo=2, routed)           0.327     4.602    fork13/control/generateBlocks[6].regblock/transmitValue_reg_12
    SLICE_X15Y146        LUT6 (Prop_lut6_I1_O)        0.043     4.645 f  fork13/control/generateBlocks[6].regblock/transmitValue_i_3__3/O
                         net (fo=17, routed)          0.345     4.990    fork3/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X18Y147        LUT6 (Prop_lut6_I4_O)        0.043     5.033 r  fork3/control/generateBlocks[0].regblock/fullReg_i_3__2/O
                         net (fo=5, routed)           0.316     5.349    fork3/control/generateBlocks[1].regblock/fullReg_reg_1
    SLICE_X18Y144        LUT5 (Prop_lut5_I3_O)        0.043     5.392 r  fork3/control/generateBlocks[1].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.293     5.685    buffer10/E[0]
    SLICE_X20Y144        FDRE                                         r  buffer10/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=629, unset)          0.483     6.683    buffer10/clk
    SLICE_X20Y144        FDRE                                         r  buffer10/dataReg_reg[1]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X20Y144        FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer10/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  0.793    




