

================================================================
== Vitis HLS Report for 'neuron'
================================================================
* Date:           Sun Oct  6 21:48:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        neuron
* Solution:       neuron (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a75t-csg324-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.926 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Weight_Sum_Loop  |       48|       48|        14|          7|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 7, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 17 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [HLS_Code/neuron.c:3]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln16 = store i3 0, i3 %i" [HLS_Code/neuron.c:16]   --->   Operation 25 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln16 = store i32 0, i32 %acc" [HLS_Code/neuron.c:16]   --->   Operation 26 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [HLS_Code/neuron.c:16]   --->   Operation 27 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [HLS_Code/neuron.c:16]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.68ns)   --->   "%icmp_ln16 = icmp_eq  i3 %i_1, i3 6" [HLS_Code/neuron.c:16]   --->   Operation 30 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.68ns)   --->   "%add_ln16 = add i3 %i_1, i3 1" [HLS_Code/neuron.c:16]   --->   Operation 31 'add' 'add_ln16' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end" [HLS_Code/neuron.c:16]   --->   Operation 32 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_1" [HLS_Code/neuron.c:16]   --->   Operation 33 'zext' 'i_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_cast" [HLS_Code/neuron.c:17]   --->   Operation 34 'getelementptr' 'x_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%x_load = load i3 %x_addr" [HLS_Code/neuron.c:17]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i32 %weights, i64 0, i64 %i_cast" [HLS_Code/neuron.c:17]   --->   Operation 36 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%weights_load = load i3 %weights_addr" [HLS_Code/neuron.c:17]   --->   Operation 37 'load' 'weights_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln16 = store i3 %add_ln16, i3 %i" [HLS_Code/neuron.c:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 39 [1/2] (2.15ns)   --->   "%x_load = load i3 %x_addr" [HLS_Code/neuron.c:17]   --->   Operation 39 'load' 'x_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 40 [1/2] (2.15ns)   --->   "%weights_load = load i3 %weights_addr" [HLS_Code/neuron.c:17]   --->   Operation 40 'load' 'weights_load' <Predicate = (!icmp_ln16)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %x_load" [HLS_Code/neuron.c:17]   --->   Operation 41 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 42 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 43 [3/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 43 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 44 [2/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 44 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 45 [1/4] (5.78ns)   --->   "%mul = fmul i32 %bitcast_ln17, i32 %weights_load" [HLS_Code/neuron.c:17]   --->   Operation 45 'fmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [HLS_Code/neuron.c:17]   --->   Operation 46 'load' 'acc_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 47 [7/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 47 'fadd' 'acc_1' <Predicate = (!icmp_ln16)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [HLS_Code/neuron.c:21]   --->   Operation 58 'load' 'acc_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %acc_load_1" [HLS_Code/neuron.c:21]   --->   Operation 59 'bitcast' 'bitcast_ln21' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %bitcast_ln21" [HLS_Code/neuron.c:21]   --->   Operation 60 'write' 'write_ln21' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [HLS_Code/neuron.c:22]   --->   Operation 61 'ret' 'ret_ln22' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 48 [6/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 48 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 49 [5/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 49 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 50 [4/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 50 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 51 [3/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 51 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 52 [2/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 52 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 53 [1/7] (5.92ns)   --->   "%acc_1 = fadd i32 %acc_load, i32 %mul" [HLS_Code/neuron.c:17]   --->   Operation 53 'fadd' 'acc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.61>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [HLS_Code/neuron.c:12]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Code/neuron.c:16]   --->   Operation 55 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln16 = store i32 %acc_1, i32 %acc" [HLS_Code/neuron.c:16]   --->   Operation 56 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [HLS_Code/neuron.c:16]   --->   Operation 57 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', HLS_Code/neuron.c:16) on local variable 'i' [16]  (0.000 ns)
	'add' operation ('add_ln16', HLS_Code/neuron.c:16) [19]  (1.680 ns)
	'store' operation ('store_ln16', HLS_Code/neuron.c:16) of variable 'add_ln16', HLS_Code/neuron.c:16 on local variable 'i' [33]  (1.610 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'load' operation ('x_load', HLS_Code/neuron.c:17) on array 'x' [27]  (2.152 ns)

 <State 3>: 5.784ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_Code/neuron.c:17) [31]  (5.784 ns)

 <State 4>: 5.784ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_Code/neuron.c:17) [31]  (5.784 ns)

 <State 5>: 5.784ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_Code/neuron.c:17) [31]  (5.784 ns)

 <State 6>: 5.784ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_Code/neuron.c:17) [31]  (5.784 ns)

 <State 7>: 5.926ns
The critical path consists of the following:
	'load' operation ('acc_load', HLS_Code/neuron.c:17) on local variable 'acc' [22]  (0.000 ns)
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 8>: 5.926ns
The critical path consists of the following:
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 9>: 5.926ns
The critical path consists of the following:
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 10>: 5.926ns
The critical path consists of the following:
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 11>: 5.926ns
The critical path consists of the following:
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 12>: 5.926ns
The critical path consists of the following:
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 13>: 5.926ns
The critical path consists of the following:
	'fadd' operation ('acc', HLS_Code/neuron.c:17) [32]  (5.926 ns)

 <State 14>: 1.610ns
The critical path consists of the following:
	'store' operation ('store_ln16', HLS_Code/neuron.c:16) of variable 'acc', HLS_Code/neuron.c:17 on local variable 'acc' [34]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
