// Seed: 238302304
module module_0;
  wire id_1;
  assign module_2.id_0   = 0;
  assign module_1.type_0 = 0;
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output wand id_1,
    output wand id_2,
    input uwire id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6,
    input wand id_7
);
  assign id_2 = 1;
  task id_9;
    begin : LABEL_0
      assume (1);
    end
  endtask
  module_0 modCall_1 ();
endmodule
