Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3sincosdtmf.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3sincosdtmf.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3sincosdtmf"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3sincosdtmf
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ipcore_dir\sinelut2.v" into library work
Parsing module <sinelut2>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ipcore_dir\sinelut1.v" into library work
Parsing module <sinelut1>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\keypad.v" into library work
Parsing module <keypad>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\da2dac.v" into library work
Parsing module <da2dac>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" into library work
Parsing module <ns3sincosdtmf>.
Parsing module <gendtmf>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3sincosdtmf>.

Elaborating module <clock>.

Elaborating module <da2dac>.

Elaborating module <keypad>.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 41: Size mismatch in connection of port <kpdreset>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 41: Assignment to resetkpd ignored, since the identifier is never used

Elaborating module <gendtmf>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 74: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 83: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 92: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 133: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 152: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 169: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 175: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <sinelut1>.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 45: Size mismatch in connection of port <s_axis_phase_tdata>. Formal port size is 8-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 46: Size mismatch in connection of port <m_axis_data_tdata>. Formal port size is 16-bit while actual signal size is 12-bit.

Elaborating module <sinelut2>.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 47: Size mismatch in connection of port <s_axis_phase_tdata>. Formal port size is 8-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" Line 48: Size mismatch in connection of port <m_axis_data_tdata>. Formal port size is 16-bit while actual signal size is 12-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3sincosdtmf>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v" line 41: Output port <resetkpd> of the instance <M5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ns3sincosdtmf> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <da2dac>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\da2dac.v".
    Found 1-bit register for signal <davdac>.
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    Found 1-bit register for signal <dacout>.
    Found 6-bit register for signal <dacstate>.
    Found 64x6-bit Read Only RAM for signal <dacstate[5]_PWR_3_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <da2dac> synthesized.

Synthesizing Unit <keypad>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\keypad.v".
    Found 8-bit register for signal <keydata>.
    Found 4-bit register for signal <column>.
    Found 1-bit register for signal <resetkpd>.
    Found 4-bit register for signal <keystate>.
    Found 16x4-bit Read Only RAM for signal <keystate[3]_GND_4_o_wide_mux_37_OUT>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <keystate> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred  17 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <keypad> synthesized.

Synthesizing Unit <gendtmf>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ns3sincosdtmf.v".
WARNING:Xst:2935 - Signal 'daccmd', unconnected in block 'gendtmf', is tied to its initial value (00).
    Found 2-bit register for signal <highreg>.
    Found 32-bit register for signal <clkdiva>.
    Found 32-bit register for signal <clkdivb>.
    Found 1-bit register for signal <pdav1>.
    Found 1-bit register for signal <gstate1>.
    Found 7-bit register for signal <phasein1>.
    Found 1-bit register for signal <pdav2>.
    Found 1-bit register for signal <gstate2>.
    Found 7-bit register for signal <phasein2>.
    Found 2-bit register for signal <gstate3>.
    Found 1-bit register for signal <dacdav>.
    Found 13-bit register for signal <lowf>.
    Found 13-bit register for signal <highf>.
    Found 12-bit register for signal <dacdata>.
    Found 2-bit register for signal <lowreg>.
    Found finite state machine <FSM_2> for signal <gstate3>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | genclk (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <phasein1[6]_GND_5_o_add_42_OUT> created at line 133.
    Found 7-bit adder for signal <phasein2[6]_GND_5_o_add_49_OUT> created at line 152.
    Found 14-bit adder for signal <n0156> created at line 169.
    Found 14-bit adder for signal <n0158> created at line 175.
    Found 12-bit adder for signal <lowf[12]_highf[12]_add_66_OUT> created at line 183.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_5_OUT<7:0>> created at line 74.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_13_OUT<7:0>> created at line 83.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_21_OUT<7:0>> created at line 92.
    Found 4x32-bit Read Only RAM for signal <lowreg[1]_GND_5_o_wide_mux_38_OUT>
    Found 4x32-bit Read Only RAM for signal <highreg[1]_GND_5_o_wide_mux_39_OUT>
    Found 8-bit comparator lessequal for signal <n0000> created at line 71
    Found 8-bit comparator lessequal for signal <n0002> created at line 71
    Found 8-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_6_o> created at line 75
    Found 8-bit comparator lessequal for signal <n0012> created at line 80
    Found 8-bit comparator lessequal for signal <n0014> created at line 80
    Found 8-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_14_o> created at line 84
    Found 8-bit comparator lessequal for signal <n0024> created at line 89
    Found 8-bit comparator lessequal for signal <n0026> created at line 89
    Found 8-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_22_o> created at line 93
    Found 8-bit comparator lessequal for signal <n0037> created at line 98
    Found 8-bit comparator lessequal for signal <n0039> created at line 98
    Summary:
	inferred   2 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 125 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gendtmf> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port Read Only RAM                    : 1
 4x32-bit single-port Read Only RAM                    : 2
 64x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 12
 12-bit adder                                          : 1
 14-bit adder                                          : 2
 32-bit adder                                          : 4
 7-bit adder                                           : 2
 8-bit subtractor                                      : 3
# Registers                                            : 31
 1-bit register                                        : 14
 12-bit register                                       : 1
 13-bit register                                       : 2
 2-bit register                                        : 2
 32-bit register                                       : 6
 4-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 15
 32-bit comparator greater                             : 4
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 8
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 32
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 15
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sinelut1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/sinelut2.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <sinelut1> for timing and area information for instance <M7>.
Loading core <sinelut2> for timing and area information for instance <M8>.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <da2dac>.
INFO:Xst:3231 - The small RAM <Mram_dacstate[5]_PWR_3_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dacstate[5]_GND_3_o_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <da2dac> synthesized (advanced).

Synthesizing (advanced) Unit <gendtmf>.
The following registers are absorbed into counter <phasein1>: 1 register on signal <phasein1>.
The following registers are absorbed into counter <phasein2>: 1 register on signal <phasein2>.
INFO:Xst:3231 - The small RAM <Mram_highreg[1]_GND_5_o_wide_mux_39_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <highreg[1]_highreg[1]_mux_37_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_lowreg[1]_GND_5_o_wide_mux_38_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lowreg[1]_PWR_5_o_mux_36_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gendtmf> synthesized (advanced).

Synthesizing (advanced) Unit <keypad>.
INFO:Xst:3231 - The small RAM <Mram_keystate[3]_GND_4_o_wide_mux_37_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <keystate>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <keypad> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x4-bit single-port distributed Read Only RAM        : 1
 4x32-bit single-port distributed Read Only RAM        : 2
 64x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 10
 12-bit adder                                          : 1
 13-bit adder                                          : 2
 32-bit adder                                          : 4
 8-bit subtractor                                      : 3
# Counters                                             : 6
 32-bit up counter                                     : 4
 7-bit up counter                                      : 2
# Registers                                            : 142
 Flip-Flops                                            : 142
# Comparators                                          : 15
 32-bit comparator greater                             : 4
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 8
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 32
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 15
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <resetkpd> (without init value) has a constant value of 0 in block <keypad>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M6/FSM_2> on signal <gstate3[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <clkdivb_9> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_10> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_11> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_12> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_13> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_14> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_15> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_16> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_17> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_18> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_19> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_20> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_21> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_22> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_23> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_24> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_25> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_26> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_27> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_28> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_29> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_30> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_31> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_10> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_11> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_12> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_13> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_14> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_15> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_16> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_17> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_18> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_19> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_20> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_21> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_22> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_23> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_24> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_25> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_26> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_27> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_28> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_29> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_30> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdiva_31> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clkdivb_4> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lowf_0> of sequential type is unconnected in block <gendtmf>.
WARNING:Xst:2677 - Node <highf_0> of sequential type is unconnected in block <gendtmf>.
WARNING:Xst:1710 - FF/Latch <lowf_12> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <highf_12> (without init value) has a constant value of 0 in block <gendtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <keydata_7> (without init value) has a constant value of 0 in block <keypad>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lowreg_0> in Unit <gendtmf> is equivalent to the following FF/Latch, which will be removed : <clkdiva_0> 
INFO:Xst:2261 - The FF/Latch <highreg_0> in Unit <gendtmf> is equivalent to the following 2 FFs/Latches, which will be removed : <clkdivb_2> <clkdivb_5> 
INFO:Xst:2261 - The FF/Latch <highreg_1> in Unit <gendtmf> is equivalent to the following FF/Latch, which will be removed : <clkdivb_3> 
INFO:Xst:2261 - The FF/Latch <clkdiva_1> in Unit <gendtmf> is equivalent to the following 3 FFs/Latches, which will be removed : <clkdiva_3> <clkdiva_7> <clkdiva_8> 
INFO:Xst:2261 - The FF/Latch <clkdivb_0> in Unit <gendtmf> is equivalent to the following FF/Latch, which will be removed : <clkdivb_6> 
INFO:Xst:2261 - The FF/Latch <keydata_4> in Unit <keypad> is equivalent to the following FF/Latch, which will be removed : <keydata_5> 

Optimizing unit <ns3sincosdtmf> ...

Optimizing unit <gendtmf> ...

Optimizing unit <da2dac> ...

Optimizing unit <keypad> ...
WARNING:Xst:1293 - FF/Latch <M1/clkq_31> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_30> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_29> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_28> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_27> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_26> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_25> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_24> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_23> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_22> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_21> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_20> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_19> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_18> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_17> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_16> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_15> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_14> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_13> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_12> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_11> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_10> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_31> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_30> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_29> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_28> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_27> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_26> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_25> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_24> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_23> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_22> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_21> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_20> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_19> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_18> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_17> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_16> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_15> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_14> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_13> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_12> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_11> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M0/clkq_10> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_9> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_8> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_7> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_6> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_5> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_4> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_3> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_2> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_1> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_0> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_31> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_30> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_29> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_28> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_27> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_26> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_25> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_24> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_23> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_22> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_21> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M3/clkq_20> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M1/clkq_9> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_31> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_30> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_29> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_28> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_27> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_26> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_25> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_24> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_23> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_22> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_21> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_20> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_19> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_18> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_17> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_16> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_15> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_14> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_13> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_12> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_11> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M2/clkq_10> has a constant value of 0 in block <ns3sincosdtmf>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M2/sclclk> in Unit <ns3sincosdtmf> is equivalent to the following FF/Latch, which will be removed : <M3/clkq_0> 
INFO:Xst:2261 - The FF/Latch <M6/gstate3_FSM_FFd1> in Unit <ns3sincosdtmf> is equivalent to the following FF/Latch, which will be removed : <M6/dacdav> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3sincosdtmf, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3sincosdtmf.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 488
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 72
#      LUT2                        : 32
#      LUT3                        : 40
#      LUT4                        : 35
#      LUT5                        : 33
#      LUT6                        : 48
#      MUXCY                       : 124
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 134
#      FD                          : 54
#      FDE                         : 47
#      FDR                         : 19
#      FDRE                        : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 7
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             134  out of  18224     0%  
 Number of Slice LUTs:                  273  out of   9112     2%  
    Number used as Logic:               273  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    274
   Number with an unused Flip Flop:     140  out of    274    51%  
   Number with an unused LUT:             1  out of    274     0%  
   Number of fully used LUT-FF pairs:   133  out of    274    48%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 202   |
M2/sclclk                          | NONE(M4/dacstate_5)    | 10    |
M3/sclclk                          | NONE(M5/keydata_6)     | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.372ns (Maximum Frequency: 186.137MHz)
   Minimum input arrival time before clock: 4.323ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.372ns (frequency: 186.137MHz)
  Total number of paths / destination ports: 11844 / 460
-------------------------------------------------------------------------
Delay:               5.372ns (Levels of Logic = 17)
  Source:            M6/pdav1 (FF)
  Destination:       M6/dacdata_11 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M6/pdav1 to M6/dacdata_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.447   1.363  M6/pdav1 (M6/pdav1)
     begin scope: 'M7:s_axis_phase_tvalid'
     begin scope: 'M7/blk00000001:s_axis_phase_tvalid'
     SEC:in->out          22   0.205   1.134  sec_inst (sec_net)
     end scope: 'M7/blk00000001:m_axis_data_tvalid'
     end scope: 'M7:m_axis_data_tvalid'
     LUT3:I2->O            2   0.205   0.616  M6/Mmux_lowf[12]_sine1[11]_mux_56_OUT51 (M6/lowf[12]_sine1[11]_mux_56_OUT<1>)
     MUXCY:DI->O           1   0.145   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<0> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<1> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<2> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<3> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<4> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<5> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<6> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<7> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<8> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<9> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<10> (M6/Madd_lowf[12]_highf[12]_add_66_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.580  M6/Madd_lowf[12]_highf[12]_add_66_OUT_xor<11> (M6/lowf[12]_highf[12]_add_66_OUT<11>)
     LUT3:I2->O            1   0.205   0.000  M6/Mmux_dacdata[11]_lowf[12]_mux_67_OUT31 (M6/dacdata[11]_lowf[12]_mux_67_OUT<11>)
     FDE:D                     0.102          M6/dacdata_11
    ----------------------------------------
    Total                      5.372ns (1.679ns logic, 3.693ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/sclclk'
  Clock period: 4.389ns (frequency: 227.842MHz)
  Total number of paths / destination ports: 90 / 10
-------------------------------------------------------------------------
Delay:               4.389ns (Levels of Logic = 4)
  Source:            M4/dacstate_1 (FF)
  Destination:       M4/dacout (FF)
  Source Clock:      M2/sclclk rising
  Destination Clock: M2/sclclk rising

  Data Path: M4/dacstate_1 to M4/dacout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.684  M4/dacstate_1 (M4/dacstate_1)
     LUT2:I1->O            9   0.205   0.934  M4/Mmux_dacstate[5]_GND_3_o_mux_2_OUT21 (M4/dacstate[5]_GND_3_o_mux_2_OUT<1>)
     LUT6:I4->O            1   0.203   0.827  M4/Mmux__n0209_8 (M4/Mmux__n0209_8)
     LUT6:I2->O            1   0.203   0.580  M4/dacstate[5]_GND_3_o_mux_2_OUT<4>1 (M4/_n0209)
     LUT6:I5->O            1   0.205   0.000  M4/dacout_rstpot (M4/dacout_rstpot)
     FD:D                      0.102          M4/dacout
    ----------------------------------------
    Total                      4.389ns (1.365ns logic, 3.024ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M3/sclclk'
  Clock period: 3.065ns (frequency: 326.307MHz)
  Total number of paths / destination ports: 78 / 24
-------------------------------------------------------------------------
Delay:               3.065ns (Levels of Logic = 1)
  Source:            M5/keystate_3 (FF)
  Destination:       M5/keydata_6 (FF)
  Source Clock:      M3/sclclk rising
  Destination Clock: M3/sclclk rising

  Data Path: M5/keystate_3 to M5/keydata_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.349  M5/keystate_3 (M5/keystate_3)
     LUT6:I1->O            6   0.203   0.744  M5/_n0128_inv (M5/_n0128_inv)
     FDE:CE                    0.322          M5/keydata_0
    ----------------------------------------
    Total                      3.065ns (0.972ns logic, 2.093ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 38 / 26
-------------------------------------------------------------------------
Offset:              3.349ns (Levels of Logic = 2)
  Source:            BTND (PAD)
  Destination:       M6/phasein2_6 (FF)
  Destination Clock: CLK rising

  Data Path: BTND to M6/phasein2_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  BTND_IBUF (BTND_IBUF)
     LUT3:I1->O            7   0.203   0.773  M6/_n02611 (M6/_n0261)
     FDRE:R                    0.430          M6/phasein2_0
    ----------------------------------------
    Total                      3.349ns (1.855ns logic, 1.494ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M3/sclclk'
  Total number of paths / destination ports: 37 / 12
-------------------------------------------------------------------------
Offset:              4.323ns (Levels of Logic = 3)
  Source:            JC8 (PAD)
  Destination:       M5/keydata_6 (FF)
  Destination Clock: M3/sclclk rising

  Data Path: JC8 to M5/keydata_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  JC8_IBUF (JC8_IBUF)
     LUT3:I0->O            1   0.205   0.684  M5/_n0128_inv_SW0 (N15)
     LUT6:I4->O            6   0.203   0.744  M5/_n0128_inv (M5/_n0128_inv)
     FDE:CE                    0.322          M5/keydata_0
    ----------------------------------------
    Total                      4.323ns (1.952ns logic, 2.371ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/sclclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M4/dacsync (FF)
  Destination:       JA1 (PAD)
  Source Clock:      M2/sclclk rising

  Data Path: M4/dacsync to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M4/dacsync (M4/dacsync)
     OBUF:I->O                 2.571          JA1_OBUF (JA1)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M3/sclclk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            M5/column_3 (FF)
  Destination:       JC1 (PAD)
  Source Clock:      M3/sclclk rising

  Data Path: M5/column_3 to JC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  M5/column_3 (M5/column_3)
     OBUF:I->O                 2.571          JC1_OBUF (JC1)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.372|         |         |         |
M2/sclclk      |    1.739|         |         |         |
M3/sclclk      |    7.501|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.942|         |         |         |
M2/sclclk      |    4.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M3/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/sclclk      |    3.065|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.98 secs
 
--> 

Total memory usage is 197804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  155 (   0 filtered)
Number of infos    :   14 (   0 filtered)

