
remotenode2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021d0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  000021d0  00002264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000027b  00800072  00800072  00002276  2**0
                  ALLOC
  3 .stab         00000378  00000000  00000000  00002278  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000071  00000000  00000000  000025f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000020  00000000  00000000  00002661  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000080a  00000000  00000000  00002681  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000026b8  00000000  00000000  00002e8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000399  00000000  00000000  00005543  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001d99  00000000  00000000  000058dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000620  00000000  00000000  00007678  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b44  00000000  00000000  00007c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000129d  00000000  00000000  000087dc  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b6 00 	jmp	0x16c	; 0x16c <__ctors_end>
       4:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
       8:	0c 94 0d 08 	jmp	0x101a	; 0x101a <__vector_2>
       c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      10:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      14:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      18:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      1c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      20:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      24:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      28:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      2c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      30:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      34:	0c 94 88 03 	jmp	0x710	; 0x710 <__vector_13>
      38:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      3c:	0c 94 c2 02 	jmp	0x584	; 0x584 <__vector_15>
      40:	0c 94 63 04 	jmp	0x8c6	; 0x8c6 <__vector_16>
      44:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      48:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      4c:	0c 94 57 0e 	jmp	0x1cae	; 0x1cae <__vector_19>
      50:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>

00000054 <__c.3351>:
      54:	49 6d 6d 65 64 69 61 74 65 20 44 65 73 74 69 6e     Immediate Destin
      64:	61 74 69 6f 6e 20 45 72 72 6f 72 00                 ation Error.

00000070 <__c.3349>:
      70:	53 55 43 43 45 53 53 00                             SUCCESS.

00000078 <__c.3347>:
      78:	4d 4f 54 49 4f 4e 20 44 45 54 45 43 54 45 44 00     MOTION DETECTED.

00000088 <__c.3345>:
      88:	31 33 30 37 20 66 61 69 6c 65 64 00                 1307 failed.

00000094 <__c.3343>:
      94:	31 33 30 37 20 77 6f 72 6b 69 6e 67 00              1307 working.

000000a1 <__c.3341>:
      a1:	66 61 69 6c 65 64 00                                failed.

000000a8 <__c.3339>:
      a8:	31 36 32 34 20 77 6f 72 6b 69 6e 67 00              1624 working.

000000b5 <__c.3337>:
      b5:	48 61 69 00                                         Hai.

000000b9 <__c.3242>:
      b9:	4d 4f 54 49 4f 4e 20 44 45 54 45 43 54 45 44 00     MOTION DETECTED.

000000c9 <__c.3236>:
      c9:	25 64 00                                            %d.

000000cc <__c.3233>:
      cc:	49 6e 73 69 64 65 20 53 63 68 65 64 75 6c 65 00     Inside Schedule.

000000dc <__c.3230>:
      dc:	49 4e 73 69 64 65 20 53 77 69 74 63 68 00           INside Switch.

000000ea <__c.3227>:
      ea:	25 64 00                                            %d.

000000ed <__c.3225>:
      ed:	25 64 00                                            %d.

000000f0 <__c.3223>:
      f0:	25 64 00                                            %d.

000000f3 <__c.3221>:
      f3:	49 4e 73 69 64 65 20 44 61 74 65 63 68 67 00        INside Datechg.

00000102 <__c.3218>:
     102:	2d 2d 25 78 2d 2d 00                                --%x--.

00000109 <__c.3216>:
     109:	25 64 00                                            %d.

0000010c <__c.3214>:
     10c:	25 64 00                                            %d.

0000010f <__c.3212>:
     10f:	49 4e 73 69 64 65 20 54 49 6d 65 63 68 67 00        INside TImechg.

0000011e <__c.3208>:
     11e:	25 64 00                                            %d.

00000121 <__c.3206>:
     121:	69 6e 73 69 64 65 20 74 69 6d 65 00                 inside time.

0000012d <__c.3199>:
     12d:	0a 00                                               ..

0000012f <__c.3197>:
     12f:	25 64 00                                            %d.

00000132 <__c.3128>:
     132:	46 41 49 4c 55 52 45 00                             FAILURE.

0000013a <__c.3126>:
     13a:	53 55 43 43 45 53 53 00                             SUCCESS.

00000142 <__c.3124>:
     142:	49 6e 73 69 64 65 20 4e 50 52 20 25 64 00           Inside NPR %d.

00000150 <__c.3089>:
     150:	73 65 6e 64 25 64 00                                send%d.

00000157 <__c.2855>:
     157:	32 00                                               2.

00000159 <__c.2850>:
     159:	31 00                                               1.

0000015b <HexChars>:
     15b:	30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 46     0123456789ABCDEF
	...

0000016c <__ctors_end>:
     16c:	11 24       	eor	r1, r1
     16e:	1f be       	out	0x3f, r1	; 63
     170:	cf e5       	ldi	r28, 0x5F	; 95
     172:	d8 e0       	ldi	r29, 0x08	; 8
     174:	de bf       	out	0x3e, r29	; 62
     176:	cd bf       	out	0x3d, r28	; 61

00000178 <__do_copy_data>:
     178:	10 e0       	ldi	r17, 0x00	; 0
     17a:	a0 e6       	ldi	r26, 0x60	; 96
     17c:	b0 e0       	ldi	r27, 0x00	; 0
     17e:	e0 ed       	ldi	r30, 0xD0	; 208
     180:	f1 e2       	ldi	r31, 0x21	; 33
     182:	02 c0       	rjmp	.+4      	; 0x188 <.do_copy_data_start>

00000184 <.do_copy_data_loop>:
     184:	05 90       	lpm	r0, Z+
     186:	0d 92       	st	X+, r0

00000188 <.do_copy_data_start>:
     188:	a2 37       	cpi	r26, 0x72	; 114
     18a:	b1 07       	cpc	r27, r17
     18c:	d9 f7       	brne	.-10     	; 0x184 <.do_copy_data_loop>

0000018e <__do_clear_bss>:
     18e:	12 e0       	ldi	r17, 0x02	; 2
     190:	a2 e7       	ldi	r26, 0x72	; 114
     192:	b0 e0       	ldi	r27, 0x00	; 0
     194:	01 c0       	rjmp	.+2      	; 0x198 <.do_clear_bss_start>

00000196 <.do_clear_bss_loop>:
     196:	1d 92       	st	X+, r1

00000198 <.do_clear_bss_start>:
     198:	ad 3e       	cpi	r26, 0xED	; 237
     19a:	b1 07       	cpc	r27, r17
     19c:	e1 f7       	brne	.-8      	; 0x196 <.do_clear_bss_loop>
     19e:	0e 94 b4 0f 	call	0x1f68	; 0x1f68 <main>
     1a2:	0c 94 e7 10 	jmp	0x21ce	; 0x21ce <_exit>

000001a6 <__bad_interrupt>:
     1a6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001aa <uartInitBuffers>:
}

// create and initialize the uart transmit and receive buffers
void uartInitBuffers(void)
{
     1aa:	83 e7       	ldi	r24, 0x73	; 115
     1ac:	90 e0       	ldi	r25, 0x00	; 0
     1ae:	90 93 b9 01 	sts	0x01B9, r25
     1b2:	80 93 b8 01 	sts	0x01B8, r24
void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
	// set start pointer of the buffer
	buffer->dataptr = start;
	buffer->size = size;
     1b6:	20 e4       	ldi	r18, 0x40	; 64
     1b8:	30 e0       	ldi	r19, 0x00	; 0
     1ba:	30 93 bb 01 	sts	0x01BB, r19
     1be:	20 93 ba 01 	sts	0x01BA, r18
	// initialize index and length
	buffer->dataindex = 0;
     1c2:	10 92 bf 01 	sts	0x01BF, r1
     1c6:	10 92 be 01 	sts	0x01BE, r1
	buffer->datalength = 0;
     1ca:	10 92 bd 01 	sts	0x01BD, r1
     1ce:	10 92 bc 01 	sts	0x01BC, r1
     1d2:	83 eb       	ldi	r24, 0xB3	; 179
     1d4:	90 e0       	ldi	r25, 0x00	; 0
     1d6:	90 93 64 02 	sts	0x0264, r25
     1da:	80 93 63 02 	sts	0x0263, r24
     1de:	30 93 66 02 	sts	0x0266, r19
     1e2:	20 93 65 02 	sts	0x0265, r18
     1e6:	10 92 6a 02 	sts	0x026A, r1
     1ea:	10 92 69 02 	sts	0x0269, r1
     1ee:	10 92 68 02 	sts	0x0268, r1
     1f2:	10 92 67 02 	sts	0x0267, r1
     1f6:	08 95       	ret

000001f8 <uartSetRxHandler>:
	#ifndef UART_BUFFERS_EXTERNAL_RAM
		// initialize the UART receive buffer
		bufferInit(&uartRxBuffer, uartRxData, UART_RX_BUFFER_SIZE);
		// initialize the UART transmit buffer
		bufferInit(&uartTxBuffer, uartTxData, UART_TX_BUFFER_SIZE);
	#else
		// initialize the UART receive buffer
		bufferInit(&uartRxBuffer, (u08*) UART_RX_BUFFER_ADDR, UART_RX_BUFFER_SIZE);
		// initialize the UART transmit buffer
		bufferInit(&uartTxBuffer, (u08*) UART_TX_BUFFER_ADDR, UART_TX_BUFFER_SIZE);
	#endif
}

// redirects received data to a user function
void uartSetRxHandler(void (*rx_func)(unsigned char c))
{
     1f8:	90 93 f4 00 	sts	0x00F4, r25
     1fc:	80 93 f3 00 	sts	0x00F3, r24
     200:	08 95       	ret

00000202 <uartSetBaudRate>:
	// set the receive interrupt to run the supplied user function
	UartRxFunc = rx_func;
}

// set the uart baud rate
void uartSetBaudRate(u32 baudrate)
{
     202:	f3 e0       	ldi	r31, 0x03	; 3
     204:	66 0f       	add	r22, r22
     206:	77 1f       	adc	r23, r23
     208:	88 1f       	adc	r24, r24
     20a:	99 1f       	adc	r25, r25
     20c:	fa 95       	dec	r31
     20e:	d1 f7       	brne	.-12     	; 0x204 <uartSetBaudRate+0x2>
     210:	9b 01       	movw	r18, r22
     212:	ac 01       	movw	r20, r24
     214:	22 0f       	add	r18, r18
     216:	33 1f       	adc	r19, r19
     218:	44 1f       	adc	r20, r20
     21a:	55 1f       	adc	r21, r21
     21c:	60 5c       	subi	r22, 0xC0	; 192
     21e:	7d 4b       	sbci	r23, 0xBD	; 189
     220:	80 4f       	sbci	r24, 0xF0	; 240
     222:	9f 4f       	sbci	r25, 0xFF	; 255
     224:	0e 94 c5 10 	call	0x218a	; 0x218a <__udivmodsi4>
     228:	21 50       	subi	r18, 0x01	; 1
     22a:	30 40       	sbci	r19, 0x00	; 0
	// calculate division factor for requested baud rate, and set it
	u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
	outb(UBRRL, bauddiv);
     22c:	29 b9       	out	0x09, r18	; 9
	#ifdef UBRRH
	outb(UBRRH, bauddiv>>8);
     22e:	23 2f       	mov	r18, r19
     230:	33 27       	eor	r19, r19
     232:	20 bd       	out	0x20, r18	; 32
     234:	08 95       	ret

00000236 <uartInit>:
     236:	0e 94 d5 00 	call	0x1aa	; 0x1aa <uartInitBuffers>
     23a:	10 92 f4 00 	sts	0x00F4, r1
     23e:	10 92 f3 00 	sts	0x00F3, r1
     242:	88 ed       	ldi	r24, 0xD8	; 216
     244:	8a b9       	out	0x0a, r24	; 10
     246:	60 e8       	ldi	r22, 0x80	; 128
     248:	75 e2       	ldi	r23, 0x25	; 37
     24a:	80 e0       	ldi	r24, 0x00	; 0
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	0e 94 01 01 	call	0x202	; 0x202 <uartSetBaudRate>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	80 93 42 01 	sts	0x0142, r24
     258:	10 92 d5 01 	sts	0x01D5, r1
     25c:	10 92 6c 02 	sts	0x026C, r1
     260:	10 92 6b 02 	sts	0x026B, r1
     264:	78 94       	sei
     266:	08 95       	ret

00000268 <uartGetRxBuffer>:
	#endif
}

// returns the receive buffer structure 
cBuffer* uartGetRxBuffer(void)
{
     268:	88 eb       	ldi	r24, 0xB8	; 184
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	08 95       	ret

0000026e <uartGetTxBuffer>:
	// return rx buffer pointer
	return &uartRxBuffer;
}

// returns the transmit buffer structure 
cBuffer* uartGetTxBuffer(void)
{
     26e:	83 e6       	ldi	r24, 0x63	; 99
     270:	92 e0       	ldi	r25, 0x02	; 2
     272:	08 95       	ret

00000274 <uartSendByte>:
	// return tx buffer pointer
	return &uartTxBuffer;
}

// transmits a byte over the uart
void uartSendByte(u08 txData)
{
     274:	98 2f       	mov	r25, r24
	// wait for the transmitter to be ready
	while(!uartReadyTx);
     276:	80 91 42 01 	lds	r24, 0x0142
     27a:	88 23       	and	r24, r24
     27c:	e1 f3       	breq	.-8      	; 0x276 <uartSendByte+0x2>
	// send byte
	outb(UDR, txData);
     27e:	9c b9       	out	0x0c, r25	; 12
	// set ready state to FALSE
	uartReadyTx = FALSE;
     280:	10 92 42 01 	sts	0x0142, r1
     284:	08 95       	ret

00000286 <uartFlushReceiveBuffer>:
}

// gets a single byte from the uart receive buffer (getchar-style)
int uartGetByte(void)
{
	u08 c;
	if(uartReceiveByte(&c))
		return c;
	else
		return -1;
}

// gets a byte (if available) from the uart receive buffer
u08 uartReceiveByte(u08* rxData)
{
	// make sure we have a receive buffer
	if(uartRxBuffer.size)
	{
		// make sure we have data
		if(uartRxBuffer.datalength)
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer);
			return TRUE;
		}
		else
		{
			// no data
			return FALSE;
		}
	}
	else
	{
		// no buffer
		return FALSE;
	}
}

// flush all data out of the receive buffer
void uartFlushReceiveBuffer(void)
{
     286:	10 92 bd 01 	sts	0x01BD, r1
     28a:	10 92 bc 01 	sts	0x01BC, r1
     28e:	08 95       	ret

00000290 <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	//bufferFlush(&uartRxBuffer);
	// same effect as above
	uartRxBuffer.datalength = 0;
}

// return true if uart receive buffer is empty
u08 uartReceiveBufferIsEmpty(void)
{
     290:	80 91 bc 01 	lds	r24, 0x01BC
     294:	90 91 bd 01 	lds	r25, 0x01BD
     298:	89 2b       	or	r24, r25
     29a:	19 f4       	brne	.+6      	; 0x2a2 <uartReceiveBufferIsEmpty+0x12>
	if(uartRxBuffer.datalength == 0)
     29c:	8f ef       	ldi	r24, 0xFF	; 255
     29e:	90 e0       	ldi	r25, 0x00	; 0
     2a0:	08 95       	ret
     2a2:	80 e0       	ldi	r24, 0x00	; 0
     2a4:	90 e0       	ldi	r25, 0x00	; 0
	{
		return TRUE;
	}
	else
	{
		return FALSE;
	}
}
     2a6:	08 95       	ret

000002a8 <rprintfInit>:
// *** rprintf initialization ***
// you must call this function once and supply the character output
// routine before using other functions in this library
void rprintfInit(void (*putchar_func)(unsigned char c))
{
     2a8:	90 93 f6 00 	sts	0x00F6, r25
     2ac:	80 93 f5 00 	sts	0x00F5, r24
     2b0:	08 95       	ret

000002b2 <rprintfChar>:
	rputchar = putchar_func;
}

// *** rprintfChar ***
// send a character/byte to the current output device
inline void rprintfChar(unsigned char c)
{
     2b2:	e0 91 f5 00 	lds	r30, 0x00F5
     2b6:	f0 91 f6 00 	lds	r31, 0x00F6
     2ba:	09 95       	icall
     2bc:	08 95       	ret

000002be <rprintfStr>:
	// send character
	rputchar(c);
}

// *** rprintfStr ***
// prints a null-terminated string stored in RAM
void rprintfStr(char str[])
{
     2be:	cf 93       	push	r28
     2c0:	df 93       	push	r29
     2c2:	ec 01       	movw	r28, r24
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;
     2c4:	89 2b       	or	r24, r25
     2c6:	21 f4       	brne	.+8      	; 0x2d0 <rprintfStr+0x12>
     2c8:	06 c0       	rjmp	.+12     	; 0x2d6 <rprintfStr+0x18>

	// print the string until a null-terminator
	while (*str)
		rprintfChar(*str++);
     2ca:	21 96       	adiw	r28, 0x01	; 1
     2cc:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
     2d0:	88 81       	ld	r24, Y
     2d2:	88 23       	and	r24, r24
     2d4:	d1 f7       	brne	.-12     	; 0x2ca <rprintfStr+0xc>
     2d6:	df 91       	pop	r29
     2d8:	cf 91       	pop	r28
     2da:	08 95       	ret

000002dc <rprintfStrLen>:
}

// *** rprintfStrLen ***
// prints a section of a string stored in RAM
// begins printing at position indicated by <start>
// prints number of characters indicated by <len>
void rprintfStrLen(char str[], unsigned int start, unsigned int len)
{
     2dc:	ef 92       	push	r14
     2de:	ff 92       	push	r15
     2e0:	0f 93       	push	r16
     2e2:	1f 93       	push	r17
     2e4:	cf 93       	push	r28
     2e6:	df 93       	push	r29
     2e8:	7a 01       	movw	r14, r20
	register int i=0;

	// check to make sure we have a good pointer
	if (!str) return;
     2ea:	00 97       	sbiw	r24, 0x00	; 0
     2ec:	c9 f0       	breq	.+50     	; 0x320 <rprintfStrLen+0x44>
     2ee:	ec 01       	movw	r28, r24
     2f0:	68 0f       	add	r22, r24
     2f2:	79 1f       	adc	r23, r25
	// spin through characters up to requested start
	// keep going as long as there's no null
	while((i++<start) && (*str++));
     2f4:	c6 17       	cp	r28, r22
     2f6:	d7 07       	cpc	r29, r23
     2f8:	19 f0       	breq	.+6      	; 0x300 <rprintfStrLen+0x24>
     2fa:	89 91       	ld	r24, Y+
     2fc:	88 23       	and	r24, r24
     2fe:	d1 f7       	brne	.-12     	; 0x2f4 <rprintfStrLen+0x18>
     300:	00 e0       	ldi	r16, 0x00	; 0
     302:	10 e0       	ldi	r17, 0x00	; 0
     304:	0a c0       	rjmp	.+20     	; 0x31a <rprintfStrLen+0x3e>
//	for(i=0; i<start; i++)
//	{
//		// keep steping through string as long as there's no null
//		if(*str) str++;
//	}

	// then print exactly len characters
	for(i=0; i<len; i++)
	{
		// print data out of the string as long as we haven't reached a null yet
		// at the null, start printing spaces
		if(*str)
     306:	88 81       	ld	r24, Y
     308:	88 23       	and	r24, r24
     30a:	11 f0       	breq	.+4      	; 0x310 <rprintfStrLen+0x34>
			rprintfChar(*str++);
     30c:	21 96       	adiw	r28, 0x01	; 1
     30e:	01 c0       	rjmp	.+2      	; 0x312 <rprintfStrLen+0x36>
		else
			rprintfChar(' ');
     310:	80 e2       	ldi	r24, 0x20	; 32
     312:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
     316:	0f 5f       	subi	r16, 0xFF	; 255
     318:	1f 4f       	sbci	r17, 0xFF	; 255
     31a:	0e 15       	cp	r16, r14
     31c:	1f 05       	cpc	r17, r15
     31e:	99 f7       	brne	.-26     	; 0x306 <rprintfStrLen+0x2a>
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	1f 91       	pop	r17
     326:	0f 91       	pop	r16
     328:	ff 90       	pop	r15
     32a:	ef 90       	pop	r14
     32c:	08 95       	ret

0000032e <rprintfProgStr>:
	}

}

// *** rprintfProgStr ***
// prints a null-terminated string stored in program ROM
void rprintfProgStr(const prog_char str[])
{
     32e:	cf 93       	push	r28
     330:	df 93       	push	r29
     332:	ec 01       	movw	r28, r24
	// print a string stored in program memory
	register char c;

	// check to make sure we have a good pointer
	if (!str) return;
     334:	89 2b       	or	r24, r25
     336:	19 f4       	brne	.+6      	; 0x33e <rprintfProgStr+0x10>
     338:	07 c0       	rjmp	.+14     	; 0x348 <rprintfProgStr+0x1a>
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
		rprintfChar(c);
     33a:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
     33e:	fe 01       	movw	r30, r28
     340:	21 96       	adiw	r28, 0x01	; 1
     342:	84 91       	lpm	r24, Z
     344:	88 23       	and	r24, r24
     346:	c9 f7       	brne	.-14     	; 0x33a <rprintfProgStr+0xc>
     348:	df 91       	pop	r29
     34a:	cf 91       	pop	r28
     34c:	08 95       	ret

0000034e <rprintfCRLF>:
}

// *** rprintfCRLF ***
// prints carriage return and line feed
void rprintfCRLF(void)
{
     34e:	8d e0       	ldi	r24, 0x0D	; 13
     350:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
	// print CR/LF
	rprintfChar('\r');
	rprintfChar('\n');
     354:	8a e0       	ldi	r24, 0x0A	; 10
     356:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
     35a:	08 95       	ret

0000035c <rprintfu04>:
}

// *** rprintfu04 ***
// prints an unsigned 4-bit number in hex (1 digit)
void rprintfu04(unsigned char data)
{
     35c:	e8 2f       	mov	r30, r24
     35e:	ff 27       	eor	r31, r31
     360:	ef 70       	andi	r30, 0x0F	; 15
     362:	f0 70       	andi	r31, 0x00	; 0
     364:	e5 5a       	subi	r30, 0xA5	; 165
     366:	fe 4f       	sbci	r31, 0xFE	; 254
     368:	e4 91       	lpm	r30, Z
     36a:	8e 2f       	mov	r24, r30
     36c:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
     370:	08 95       	ret

00000372 <rprintfu08>:
	// print 4-bit hex value
//	char Character = data&0x0f;
//	if (Character>9)
//		Character+='A'-10;
//	else
//		Character+='0';
	rprintfChar(pgm_read_byte( HexChars+(data&0x0f) ));
}

// *** rprintfu08 ***
// prints an unsigned 8-bit number in hex (2 digits)
void rprintfu08(unsigned char data)
{
     372:	1f 93       	push	r17
     374:	18 2f       	mov	r17, r24
	// print 8-bit hex value
	rprintfu04(data>>4);
     376:	82 95       	swap	r24
     378:	8f 70       	andi	r24, 0x0F	; 15
     37a:	0e 94 ae 01 	call	0x35c	; 0x35c <rprintfu04>
	rprintfu04(data);
     37e:	81 2f       	mov	r24, r17
     380:	0e 94 ae 01 	call	0x35c	; 0x35c <rprintfu04>
     384:	1f 91       	pop	r17
     386:	08 95       	ret

00000388 <rprintfu16>:
}

// *** rprintfu16 ***
// prints an unsigned 16-bit number in hex (4 digits)
void rprintfu16(unsigned short data)
{
     388:	0f 93       	push	r16
     38a:	1f 93       	push	r17
     38c:	8c 01       	movw	r16, r24
	// print 16-bit hex value
	rprintfu08(data>>8);
     38e:	89 2f       	mov	r24, r25
     390:	99 27       	eor	r25, r25
     392:	0e 94 b9 01 	call	0x372	; 0x372 <rprintfu08>
	rprintfu08(data);
     396:	80 2f       	mov	r24, r16
     398:	0e 94 b9 01 	call	0x372	; 0x372 <rprintfu08>
     39c:	1f 91       	pop	r17
     39e:	0f 91       	pop	r16
     3a0:	08 95       	ret

000003a2 <rprintfu32>:
}

// *** rprintfu32 ***
// prints an unsigned 32-bit number in hex (8 digits)
void rprintfu32(unsigned long data)
{
     3a2:	ef 92       	push	r14
     3a4:	ff 92       	push	r15
     3a6:	0f 93       	push	r16
     3a8:	1f 93       	push	r17
     3aa:	7b 01       	movw	r14, r22
     3ac:	8c 01       	movw	r16, r24
	// print 32-bit hex value
	rprintfu16(data>>16);
     3ae:	aa 27       	eor	r26, r26
     3b0:	bb 27       	eor	r27, r27
     3b2:	0e 94 c4 01 	call	0x388	; 0x388 <rprintfu16>
	rprintfu16(data);
     3b6:	c7 01       	movw	r24, r14
     3b8:	0e 94 c4 01 	call	0x388	; 0x388 <rprintfu16>
     3bc:	1f 91       	pop	r17
     3be:	0f 91       	pop	r16
     3c0:	ff 90       	pop	r15
     3c2:	ef 90       	pop	r14
     3c4:	08 95       	ret

000003c6 <rprintfNum>:
}

// *** rprintfNum ***
// special printf for numbers only
// see formatting information below
//	Print the number "n" in the given "base"
//	using exactly "numDigits"
//	print +/- if signed flag "isSigned" is TRUE
//	use the character specified in "padchar" to pad extra characters
//
//	Examples:
//	uartPrintfNum(10, 6,  TRUE, ' ',   1234);  -->  " +1234"
//	uartPrintfNum(10, 6, FALSE, '0',   1234);  -->  "001234"
//	uartPrintfNum(16, 6, FALSE, '.', 0x5AA5);  -->  "..5AA5"
void rprintfNum(char base, char numDigits, char isSigned, char padchar, long n)
{
     3c6:	2f 92       	push	r2
     3c8:	3f 92       	push	r3
     3ca:	4f 92       	push	r4
     3cc:	5f 92       	push	r5
     3ce:	6f 92       	push	r6
     3d0:	7f 92       	push	r7
     3d2:	8f 92       	push	r8
     3d4:	9f 92       	push	r9
     3d6:	af 92       	push	r10
     3d8:	bf 92       	push	r11
     3da:	cf 92       	push	r12
     3dc:	df 92       	push	r13
     3de:	ef 92       	push	r14
     3e0:	ff 92       	push	r15
     3e2:	0f 93       	push	r16
     3e4:	1f 93       	push	r17
     3e6:	cf 93       	push	r28
     3e8:	df 93       	push	r29
     3ea:	cd b7       	in	r28, 0x3d	; 61
     3ec:	de b7       	in	r29, 0x3e	; 62
     3ee:	a2 97       	sbiw	r28, 0x22	; 34
     3f0:	0f b6       	in	r0, 0x3f	; 63
     3f2:	f8 94       	cli
     3f4:	de bf       	out	0x3e, r29	; 62
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	cd bf       	out	0x3d, r28	; 61
     3fa:	69 a3       	std	Y+33, r22	; 0x21
     3fc:	24 2e       	mov	r2, r20
     3fe:	2a a3       	std	Y+34, r18	; 0x22
     400:	27 01       	movw	r4, r14
     402:	38 01       	movw	r6, r16
	// define a global HexChars or use line below
	//static char HexChars[16] = "0123456789ABCDEF";
	char *p, buf[32];
	unsigned long x;
	unsigned char count;

	// prepare negative number
	if( isSigned && (n < 0) )
     404:	44 23       	and	r20, r20
     406:	51 f0       	breq	.+20     	; 0x41c <rprintfNum+0x56>
     408:	17 ff       	sbrs	r17, 7
     40a:	08 c0       	rjmp	.+16     	; 0x41c <rprintfNum+0x56>
	{
		x = -n;
     40c:	ee 24       	eor	r14, r14
     40e:	ff 24       	eor	r15, r15
     410:	87 01       	movw	r16, r14
     412:	e4 18       	sub	r14, r4
     414:	f5 08       	sbc	r15, r5
     416:	06 09       	sbc	r16, r6
     418:	17 09       	sbc	r17, r7
     41a:	02 c0       	rjmp	.+4      	; 0x420 <rprintfNum+0x5a>
	}
	else
	{
	 	x = n;
     41c:	83 01       	movw	r16, r6
     41e:	72 01       	movw	r14, r4
	}

	// setup little string buffer
	count = (numDigits-1)-(isSigned?1:0);
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	21 10       	cpse	r2, r1
     424:	91 e0       	ldi	r25, 0x01	; 1
     426:	39 a0       	ldd	r3, Y+33	; 0x21
     428:	39 1a       	sub	r3, r25
     42a:	3a 94       	dec	r3
  	p = buf + sizeof (buf);
  	*--p = '\0';
     42c:	18 a2       	std	Y+32, r1	; 0x20
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = pgm_read_byte(HexChars + (x%base)); x /= base;
     42e:	a8 2e       	mov	r10, r24
     430:	bb 24       	eor	r11, r11
     432:	cc 24       	eor	r12, r12
     434:	dd 24       	eor	r13, r13
     436:	c8 01       	movw	r24, r16
     438:	b7 01       	movw	r22, r14
     43a:	a6 01       	movw	r20, r12
     43c:	95 01       	movw	r18, r10
     43e:	0e 94 c5 10 	call	0x218a	; 0x218a <__udivmodsi4>
     442:	fb 01       	movw	r30, r22
     444:	e5 5a       	subi	r30, 0xA5	; 165
     446:	fe 4f       	sbci	r31, 0xFE	; 254
     448:	64 91       	lpm	r22, Z
     44a:	6f 8f       	std	Y+31, r22	; 0x1f
     44c:	c8 01       	movw	r24, r16
     44e:	b7 01       	movw	r22, r14
     450:	a6 01       	movw	r20, r12
     452:	95 01       	movw	r18, r10
     454:	0e 94 c5 10 	call	0x218a	; 0x218a <__udivmodsi4>
     458:	79 01       	movw	r14, r18
     45a:	8a 01       	movw	r16, r20
     45c:	8f e1       	ldi	r24, 0x1F	; 31
     45e:	88 2e       	mov	r8, r24
     460:	91 2c       	mov	r9, r1
     462:	8c 0e       	add	r8, r28
     464:	9d 1e       	adc	r9, r29
     466:	21 c0       	rjmp	.+66     	; 0x4aa <rprintfNum+0xe4>
     468:	c4 01       	movw	r24, r8
     46a:	01 97       	sbiw	r24, 0x01	; 1
	// calculate remaining digits
	while(count--)
	{
		if(x != 0)
     46c:	e1 14       	cp	r14, r1
     46e:	f1 04       	cpc	r15, r1
     470:	01 05       	cpc	r16, r1
     472:	11 05       	cpc	r17, r1
     474:	b1 f0       	breq	.+44     	; 0x4a2 <rprintfNum+0xdc>
		{
			// calculate next digit
			*--p = pgm_read_byte(HexChars + (x%base)); x /= base;
     476:	4c 01       	movw	r8, r24
     478:	c8 01       	movw	r24, r16
     47a:	b7 01       	movw	r22, r14
     47c:	a6 01       	movw	r20, r12
     47e:	95 01       	movw	r18, r10
     480:	0e 94 c5 10 	call	0x218a	; 0x218a <__udivmodsi4>
     484:	fb 01       	movw	r30, r22
     486:	e5 5a       	subi	r30, 0xA5	; 165
     488:	fe 4f       	sbci	r31, 0xFE	; 254
     48a:	64 91       	lpm	r22, Z
     48c:	f4 01       	movw	r30, r8
     48e:	60 83       	st	Z, r22
     490:	c8 01       	movw	r24, r16
     492:	b7 01       	movw	r22, r14
     494:	a6 01       	movw	r20, r12
     496:	95 01       	movw	r18, r10
     498:	0e 94 c5 10 	call	0x218a	; 0x218a <__udivmodsi4>
     49c:	79 01       	movw	r14, r18
     49e:	8a 01       	movw	r16, r20
     4a0:	04 c0       	rjmp	.+8      	; 0x4aa <rprintfNum+0xe4>
		}
		else
		{
			// no more digits left, pad out to desired length
			*--p = padchar;
     4a2:	4c 01       	movw	r8, r24
     4a4:	8a a1       	ldd	r24, Y+34	; 0x22
     4a6:	f4 01       	movw	r30, r8
     4a8:	80 83       	st	Z, r24
     4aa:	3a 94       	dec	r3
     4ac:	ef ef       	ldi	r30, 0xFF	; 255
     4ae:	3e 16       	cp	r3, r30
     4b0:	d9 f6       	brne	.-74     	; 0x468 <rprintfNum+0xa2>
		}
	}

	// apply signed notation if requested
	if( isSigned )
     4b2:	22 20       	and	r2, r2
     4b4:	a9 f0       	breq	.+42     	; 0x4e0 <rprintfNum+0x11a>
	{
		if(n < 0)
     4b6:	77 fe       	sbrs	r7, 7
     4b8:	05 c0       	rjmp	.+10     	; 0x4c4 <rprintfNum+0xfe>
		{
   			*--p = '-';
     4ba:	8d e2       	ldi	r24, 0x2D	; 45
     4bc:	f4 01       	movw	r30, r8
     4be:	82 93       	st	-Z, r24
     4c0:	4f 01       	movw	r8, r30
     4c2:	0e c0       	rjmp	.+28     	; 0x4e0 <rprintfNum+0x11a>
     4c4:	c4 01       	movw	r24, r8
     4c6:	01 97       	sbiw	r24, 0x01	; 1
		}
		else if(n > 0)
     4c8:	41 14       	cp	r4, r1
     4ca:	51 04       	cpc	r5, r1
     4cc:	61 04       	cpc	r6, r1
     4ce:	71 04       	cpc	r7, r1
     4d0:	19 f0       	breq	.+6      	; 0x4d8 <rprintfNum+0x112>
		{
	   		*--p = '+';
     4d2:	4c 01       	movw	r8, r24
     4d4:	8b e2       	ldi	r24, 0x2B	; 43
     4d6:	02 c0       	rjmp	.+4      	; 0x4dc <rprintfNum+0x116>
		}
		else
		{
	   		*--p = ' ';
     4d8:	4c 01       	movw	r8, r24
     4da:	80 e2       	ldi	r24, 0x20	; 32
     4dc:	f4 01       	movw	r30, r8
     4de:	80 83       	st	Z, r24
     4e0:	19 a1       	ldd	r17, Y+33	; 0x21
     4e2:	05 c0       	rjmp	.+10     	; 0x4ee <rprintfNum+0x128>
		}
	}

	// print the string right-justified
	count = numDigits;
	while(count--)
	{
		rprintfChar(*p++);
     4e4:	f4 01       	movw	r30, r8
     4e6:	81 91       	ld	r24, Z+
     4e8:	4f 01       	movw	r8, r30
     4ea:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
     4ee:	11 50       	subi	r17, 0x01	; 1
     4f0:	c8 f7       	brcc	.-14     	; 0x4e4 <rprintfNum+0x11e>
     4f2:	a2 96       	adiw	r28, 0x22	; 34
     4f4:	0f b6       	in	r0, 0x3f	; 63
     4f6:	f8 94       	cli
     4f8:	de bf       	out	0x3e, r29	; 62
     4fa:	0f be       	out	0x3f, r0	; 63
     4fc:	cd bf       	out	0x3d, r28	; 61
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	1f 91       	pop	r17
     504:	0f 91       	pop	r16
     506:	ff 90       	pop	r15
     508:	ef 90       	pop	r14
     50a:	df 90       	pop	r13
     50c:	cf 90       	pop	r12
     50e:	bf 90       	pop	r11
     510:	af 90       	pop	r10
     512:	9f 90       	pop	r9
     514:	8f 90       	pop	r8
     516:	7f 90       	pop	r7
     518:	6f 90       	pop	r6
     51a:	5f 90       	pop	r5
     51c:	4f 90       	pop	r4
     51e:	3f 90       	pop	r3
     520:	2f 90       	pop	r2
     522:	08 95       	ret

00000524 <bufferInit>:
     524:	fc 01       	movw	r30, r24
     526:	71 83       	std	Z+1, r23	; 0x01
     528:	60 83       	st	Z, r22
     52a:	53 83       	std	Z+3, r21	; 0x03
     52c:	42 83       	std	Z+2, r20	; 0x02
     52e:	17 82       	std	Z+7, r1	; 0x07
     530:	16 82       	std	Z+6, r1	; 0x06
     532:	15 82       	std	Z+5, r1	; 0x05
     534:	14 82       	std	Z+4, r1	; 0x04
     536:	08 95       	ret

00000538 <bufferGetFromFront>:
}

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
     538:	cf 93       	push	r28
     53a:	df 93       	push	r29
     53c:	ec 01       	movw	r28, r24
	unsigned char data = 0;
	
	// check to see if there's data in the buffer
	if(buffer->datalength)
     53e:	8c 81       	ldd	r24, Y+4	; 0x04
     540:	9d 81       	ldd	r25, Y+5	; 0x05
     542:	89 2b       	or	r24, r25
     544:	11 f4       	brne	.+4      	; 0x54a <bufferGetFromFront+0x12>
     546:	e0 e0       	ldi	r30, 0x00	; 0
     548:	18 c0       	rjmp	.+48     	; 0x57a <bufferGetFromFront+0x42>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
     54a:	8e 81       	ldd	r24, Y+6	; 0x06
     54c:	9f 81       	ldd	r25, Y+7	; 0x07
     54e:	e8 81       	ld	r30, Y
     550:	f9 81       	ldd	r31, Y+1	; 0x01
     552:	e8 0f       	add	r30, r24
     554:	f9 1f       	adc	r31, r25
     556:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
     558:	01 96       	adiw	r24, 0x01	; 1
     55a:	9f 83       	std	Y+7, r25	; 0x07
     55c:	8e 83       	std	Y+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     55e:	6a 81       	ldd	r22, Y+2	; 0x02
     560:	7b 81       	ldd	r23, Y+3	; 0x03
     562:	86 17       	cp	r24, r22
     564:	97 07       	cpc	r25, r23
     566:	20 f0       	brcs	.+8      	; 0x570 <bufferGetFromFront+0x38>
		{
			buffer->dataindex %= buffer->size;
     568:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
     56c:	9f 83       	std	Y+7, r25	; 0x07
     56e:	8e 83       	std	Y+6, r24	; 0x06
		}
		buffer->datalength--;
     570:	8c 81       	ldd	r24, Y+4	; 0x04
     572:	9d 81       	ldd	r25, Y+5	; 0x05
     574:	01 97       	sbiw	r24, 0x01	; 1
     576:	9d 83       	std	Y+5, r25	; 0x05
     578:	8c 83       	std	Y+4, r24	; 0x04
	}
	// return
	return data;
}
     57a:	8e 2f       	mov	r24, r30
     57c:	99 27       	eor	r25, r25
     57e:	df 91       	pop	r29
     580:	cf 91       	pop	r28
     582:	08 95       	ret

00000584 <__vector_15>:

// add byte to end of uart Tx buffer
u08 uartAddToTxBuffer(u08 data)
{
	// add data byte to the end of the tx buffer
	return bufferAddToEnd(&uartTxBuffer, data);
}

// start transmission of the current uart Tx buffer contents
void uartSendTxBuffer(void)
{
	// turn on buffered transmit
	uartBufferedTx = TRUE;
	// send the first byte to get things going by interrupts
	uartSendByte(bufferGetFromFront(&uartTxBuffer));
}
/*
// transmit nBytes from buffer out the uart
u08 uartSendBuffer(char *buffer, u16 nBytes)
{
	register u08 first;
	register u16 i;

	// check if there's space (and that we have any bytes to send at all)
	if((uartTxBuffer.datalength + nBytes < uartTxBuffer.size) && nBytes)
	{
		// grab first character
		first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer, *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx = TRUE;
		uartSendByte(first);
		// return success
		return TRUE;
	}
	else
	{
		// return failure
		return FALSE;
	}
}
*/
// UART Transmit Complete Interrupt Handler
UART_INTERRUPT_HANDLER(SIG_UART_TRANS)
{
     584:	1f 92       	push	r1
     586:	0f 92       	push	r0
     588:	0f b6       	in	r0, 0x3f	; 63
     58a:	0f 92       	push	r0
     58c:	11 24       	eor	r1, r1
     58e:	2f 93       	push	r18
     590:	3f 93       	push	r19
     592:	4f 93       	push	r20
     594:	5f 93       	push	r21
     596:	6f 93       	push	r22
     598:	7f 93       	push	r23
     59a:	8f 93       	push	r24
     59c:	9f 93       	push	r25
     59e:	af 93       	push	r26
     5a0:	bf 93       	push	r27
     5a2:	ef 93       	push	r30
     5a4:	ff 93       	push	r31
	// check if buffered tx is enabled
	if(uartBufferedTx)
     5a6:	80 91 d5 01 	lds	r24, 0x01D5
     5aa:	88 23       	and	r24, r24
     5ac:	71 f0       	breq	.+28     	; 0x5ca <__vector_15+0x46>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer.datalength)
     5ae:	80 91 67 02 	lds	r24, 0x0267
     5b2:	90 91 68 02 	lds	r25, 0x0268
     5b6:	89 2b       	or	r24, r25
     5b8:	31 f0       	breq	.+12     	; 0x5c6 <__vector_15+0x42>
		{
			// send byte from top of buffer
			outb(UDR, bufferGetFromFront(&uartTxBuffer));
     5ba:	83 e6       	ldi	r24, 0x63	; 99
     5bc:	92 e0       	ldi	r25, 0x02	; 2
     5be:	0e 94 9c 02 	call	0x538	; 0x538 <bufferGetFromFront>
     5c2:	8c b9       	out	0x0c, r24	; 12
     5c4:	05 c0       	rjmp	.+10     	; 0x5d0 <__vector_15+0x4c>
		}
		else
		{
			// no data left
			uartBufferedTx = FALSE;
     5c6:	10 92 d5 01 	sts	0x01D5, r1
			// return to ready state
			uartReadyTx = TRUE;
		}
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx = TRUE;
     5ca:	8f ef       	ldi	r24, 0xFF	; 255
     5cc:	80 93 42 01 	sts	0x0142, r24
     5d0:	ff 91       	pop	r31
     5d2:	ef 91       	pop	r30
     5d4:	bf 91       	pop	r27
     5d6:	af 91       	pop	r26
     5d8:	9f 91       	pop	r25
     5da:	8f 91       	pop	r24
     5dc:	7f 91       	pop	r23
     5de:	6f 91       	pop	r22
     5e0:	5f 91       	pop	r21
     5e2:	4f 91       	pop	r20
     5e4:	3f 91       	pop	r19
     5e6:	2f 91       	pop	r18
     5e8:	0f 90       	pop	r0
     5ea:	0f be       	out	0x3f, r0	; 63
     5ec:	0f 90       	pop	r0
     5ee:	1f 90       	pop	r1
     5f0:	18 95       	reti

000005f2 <uartReceiveByte>:
     5f2:	cf 93       	push	r28
     5f4:	df 93       	push	r29
     5f6:	ec 01       	movw	r28, r24
     5f8:	80 91 ba 01 	lds	r24, 0x01BA
     5fc:	90 91 bb 01 	lds	r25, 0x01BB
     600:	89 2b       	or	r24, r25
     602:	71 f0       	breq	.+28     	; 0x620 <uartReceiveByte+0x2e>
     604:	80 91 bc 01 	lds	r24, 0x01BC
     608:	90 91 bd 01 	lds	r25, 0x01BD
     60c:	89 2b       	or	r24, r25
     60e:	41 f0       	breq	.+16     	; 0x620 <uartReceiveByte+0x2e>
     610:	88 eb       	ldi	r24, 0xB8	; 184
     612:	91 e0       	ldi	r25, 0x01	; 1
     614:	0e 94 9c 02 	call	0x538	; 0x538 <bufferGetFromFront>
     618:	88 83       	st	Y, r24
     61a:	8f ef       	ldi	r24, 0xFF	; 255
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	02 c0       	rjmp	.+4      	; 0x624 <uartReceiveByte+0x32>
     620:	80 e0       	ldi	r24, 0x00	; 0
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	df 91       	pop	r29
     626:	cf 91       	pop	r28
     628:	08 95       	ret

0000062a <uartGetByte>:
     62a:	cf 93       	push	r28
     62c:	df 93       	push	r29
     62e:	cd b7       	in	r28, 0x3d	; 61
     630:	de b7       	in	r29, 0x3e	; 62
     632:	21 97       	sbiw	r28, 0x01	; 1
     634:	0f b6       	in	r0, 0x3f	; 63
     636:	f8 94       	cli
     638:	de bf       	out	0x3e, r29	; 62
     63a:	0f be       	out	0x3f, r0	; 63
     63c:	cd bf       	out	0x3d, r28	; 61
     63e:	ce 01       	movw	r24, r28
     640:	01 96       	adiw	r24, 0x01	; 1
     642:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <uartReceiveByte>
     646:	88 23       	and	r24, r24
     648:	19 f4       	brne	.+6      	; 0x650 <uartGetByte+0x26>
     64a:	8f ef       	ldi	r24, 0xFF	; 255
     64c:	9f ef       	ldi	r25, 0xFF	; 255
     64e:	02 c0       	rjmp	.+4      	; 0x654 <uartGetByte+0x2a>
     650:	89 81       	ldd	r24, Y+1	; 0x01
     652:	99 27       	eor	r25, r25
     654:	21 96       	adiw	r28, 0x01	; 1
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	f8 94       	cli
     65a:	de bf       	out	0x3e, r29	; 62
     65c:	0f be       	out	0x3f, r0	; 63
     65e:	cd bf       	out	0x3d, r28	; 61
     660:	df 91       	pop	r29
     662:	cf 91       	pop	r28
     664:	08 95       	ret

00000666 <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
     666:	fc 01       	movw	r30, r24
     668:	9b 01       	movw	r18, r22
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
     66a:	84 81       	ldd	r24, Z+4	; 0x04
     66c:	95 81       	ldd	r25, Z+5	; 0x05
     66e:	68 17       	cp	r22, r24
     670:	79 07       	cpc	r23, r25
     672:	b0 f4       	brcc	.+44     	; 0x6a0 <bufferDumpFromFront+0x3a>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
     674:	86 81       	ldd	r24, Z+6	; 0x06
     676:	97 81       	ldd	r25, Z+7	; 0x07
     678:	86 0f       	add	r24, r22
     67a:	97 1f       	adc	r25, r23
     67c:	97 83       	std	Z+7, r25	; 0x07
     67e:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     680:	62 81       	ldd	r22, Z+2	; 0x02
     682:	73 81       	ldd	r23, Z+3	; 0x03
     684:	86 17       	cp	r24, r22
     686:	97 07       	cpc	r25, r23
     688:	20 f0       	brcs	.+8      	; 0x692 <bufferDumpFromFront+0x2c>
		{
			buffer->dataindex %= buffer->size;
     68a:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
     68e:	97 83       	std	Z+7, r25	; 0x07
     690:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
     692:	84 81       	ldd	r24, Z+4	; 0x04
     694:	95 81       	ldd	r25, Z+5	; 0x05
     696:	82 1b       	sub	r24, r18
     698:	93 0b       	sbc	r25, r19
     69a:	95 83       	std	Z+5, r25	; 0x05
     69c:	84 83       	std	Z+4, r24	; 0x04
     69e:	08 95       	ret
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
     6a0:	15 82       	std	Z+5, r1	; 0x05
     6a2:	14 82       	std	Z+4, r1	; 0x04
     6a4:	08 95       	ret

000006a6 <bufferGetAtIndex>:
	}
}

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
     6a6:	fc 01       	movw	r30, r24
     6a8:	cb 01       	movw	r24, r22
     6aa:	26 81       	ldd	r18, Z+6	; 0x06
     6ac:	37 81       	ldd	r19, Z+7	; 0x07
     6ae:	62 81       	ldd	r22, Z+2	; 0x02
     6b0:	73 81       	ldd	r23, Z+3	; 0x03
     6b2:	82 0f       	add	r24, r18
     6b4:	93 1f       	adc	r25, r19
     6b6:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
     6ba:	01 90       	ld	r0, Z+
     6bc:	f0 81       	ld	r31, Z
     6be:	e0 2d       	mov	r30, r0
     6c0:	e8 0f       	add	r30, r24
     6c2:	f9 1f       	adc	r31, r25
     6c4:	80 81       	ld	r24, Z
	// return character at index in buffer
	return buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
}
     6c6:	99 27       	eor	r25, r25
     6c8:	08 95       	ret

000006ca <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
     6ca:	cf 93       	push	r28
     6cc:	df 93       	push	r29
     6ce:	ec 01       	movw	r28, r24
     6d0:	46 2f       	mov	r20, r22
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
     6d2:	2c 81       	ldd	r18, Y+4	; 0x04
     6d4:	3d 81       	ldd	r19, Y+5	; 0x05
     6d6:	6a 81       	ldd	r22, Y+2	; 0x02
     6d8:	7b 81       	ldd	r23, Y+3	; 0x03
     6da:	26 17       	cp	r18, r22
     6dc:	37 07       	cpc	r19, r23
     6de:	18 f0       	brcs	.+6      	; 0x6e6 <bufferAddToEnd+0x1c>
     6e0:	80 e0       	ldi	r24, 0x00	; 0
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	12 c0       	rjmp	.+36     	; 0x70a <bufferAddToEnd+0x40>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
     6e6:	8e 81       	ldd	r24, Y+6	; 0x06
     6e8:	9f 81       	ldd	r25, Y+7	; 0x07
     6ea:	82 0f       	add	r24, r18
     6ec:	93 1f       	adc	r25, r19
     6ee:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
     6f2:	e8 81       	ld	r30, Y
     6f4:	f9 81       	ldd	r31, Y+1	; 0x01
     6f6:	e8 0f       	add	r30, r24
     6f8:	f9 1f       	adc	r31, r25
     6fa:	40 83       	st	Z, r20
		// increment the length
		buffer->datalength++;
     6fc:	8c 81       	ldd	r24, Y+4	; 0x04
     6fe:	9d 81       	ldd	r25, Y+5	; 0x05
     700:	01 96       	adiw	r24, 0x01	; 1
     702:	9d 83       	std	Y+5, r25	; 0x05
     704:	8c 83       	std	Y+4, r24	; 0x04
     706:	8f ef       	ldi	r24, 0xFF	; 255
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	df 91       	pop	r29
     70c:	cf 91       	pop	r28
     70e:	08 95       	ret

00000710 <__vector_13>:
	}
}

// UART Receive Complete Interrupt Handler
UART_INTERRUPT_HANDLER(SIG_UART_RECV)
{
     710:	1f 92       	push	r1
     712:	0f 92       	push	r0
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	0f 92       	push	r0
     718:	11 24       	eor	r1, r1
     71a:	2f 93       	push	r18
     71c:	3f 93       	push	r19
     71e:	4f 93       	push	r20
     720:	5f 93       	push	r21
     722:	6f 93       	push	r22
     724:	7f 93       	push	r23
     726:	8f 93       	push	r24
     728:	9f 93       	push	r25
     72a:	af 93       	push	r26
     72c:	bf 93       	push	r27
     72e:	ef 93       	push	r30
     730:	ff 93       	push	r31
	u08 c;
	
	// get received char
	c = inb(UDR);
     732:	6c b1       	in	r22, 0x0c	; 12

	// if there's a user function to handle this receive event
	if(UartRxFunc)
     734:	80 91 f3 00 	lds	r24, 0x00F3
     738:	90 91 f4 00 	lds	r25, 0x00F4
     73c:	89 2b       	or	r24, r25
     73e:	39 f0       	breq	.+14     	; 0x74e <__vector_13+0x3e>
	{
		// call it and pass the received data
		UartRxFunc(c);
     740:	e0 91 f3 00 	lds	r30, 0x00F3
     744:	f0 91 f4 00 	lds	r31, 0x00F4
     748:	86 2f       	mov	r24, r22
     74a:	09 95       	icall
     74c:	0f c0       	rjmp	.+30     	; 0x76c <__vector_13+0x5c>
	}
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer, c) )
     74e:	88 eb       	ldi	r24, 0xB8	; 184
     750:	91 e0       	ldi	r25, 0x01	; 1
     752:	0e 94 65 03 	call	0x6ca	; 0x6ca <bufferAddToEnd>
     756:	88 23       	and	r24, r24
     758:	49 f4       	brne	.+18     	; 0x76c <__vector_13+0x5c>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow++;
     75a:	80 91 6b 02 	lds	r24, 0x026B
     75e:	90 91 6c 02 	lds	r25, 0x026C
     762:	01 96       	adiw	r24, 0x01	; 1
     764:	90 93 6c 02 	sts	0x026C, r25
     768:	80 93 6b 02 	sts	0x026B, r24
     76c:	ff 91       	pop	r31
     76e:	ef 91       	pop	r30
     770:	bf 91       	pop	r27
     772:	af 91       	pop	r26
     774:	9f 91       	pop	r25
     776:	8f 91       	pop	r24
     778:	7f 91       	pop	r23
     77a:	6f 91       	pop	r22
     77c:	5f 91       	pop	r21
     77e:	4f 91       	pop	r20
     780:	3f 91       	pop	r19
     782:	2f 91       	pop	r18
     784:	0f 90       	pop	r0
     786:	0f be       	out	0x3f, r0	; 63
     788:	0f 90       	pop	r0
     78a:	1f 90       	pop	r1
     78c:	18 95       	reti

0000078e <uartAddToTxBuffer>:
     78e:	68 2f       	mov	r22, r24
     790:	83 e6       	ldi	r24, 0x63	; 99
     792:	92 e0       	ldi	r25, 0x02	; 2
     794:	0e 94 65 03 	call	0x6ca	; 0x6ca <bufferAddToEnd>
     798:	99 27       	eor	r25, r25
     79a:	08 95       	ret

0000079c <bufferIsNotFull>:
		// return success
		return -1;
	}
	else return 0;
}

unsigned char bufferIsNotFull(cBuffer* buffer)
{
     79c:	fc 01       	movw	r30, r24
     79e:	40 e0       	ldi	r20, 0x00	; 0
     7a0:	50 e0       	ldi	r21, 0x00	; 0
     7a2:	24 81       	ldd	r18, Z+4	; 0x04
     7a4:	35 81       	ldd	r19, Z+5	; 0x05
     7a6:	82 81       	ldd	r24, Z+2	; 0x02
     7a8:	93 81       	ldd	r25, Z+3	; 0x03
     7aa:	28 17       	cp	r18, r24
     7ac:	39 07       	cpc	r19, r25
     7ae:	10 f4       	brcc	.+4      	; 0x7b4 <bufferIsNotFull+0x18>
     7b0:	41 e0       	ldi	r20, 0x01	; 1
     7b2:	50 e0       	ldi	r21, 0x00	; 0
	// check to see if the buffer has room
	// return true if there is room
	return (buffer->datalength < buffer->size);
}
     7b4:	ca 01       	movw	r24, r20
     7b6:	08 95       	ret

000007b8 <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
     7b8:	fc 01       	movw	r30, r24
     7ba:	15 82       	std	Z+5, r1	; 0x05
     7bc:	14 82       	std	Z+4, r1	; 0x04
     7be:	08 95       	ret

000007c0 <spiInit>:
#endif

// access routines
void spiInit()
{
     7c0:	c7 9a       	sbi	0x18, 7	; 24
#ifdef __AVR_ATmega128__
	// setup SPI I/O pins
	sbi(PORTB, 1);	// set SCK hi
	sbi(DDRB, 1);	// set SCK as output
	cbi(DDRB, 3);	// set MISO as input
	sbi(DDRB, 2);	// set MOSI as output
	sbi(DDRB, 0);	// SS must be output for Master mode to work
#elif __AVR_ATmega8__
    // setup SPI I/O pins
    sbi(PORTB, 5);  // set SCK hi
    sbi(DDRB, 5);   // set SCK as output
    cbi(DDRB, 4);   // set MISO as input
    sbi(DDRB, 3);   // set MOSI as output
    sbi(DDRB, 2);   // SS must be output for Master mode to work
#else
	// setup SPI I/O pins
	sbi(PORTB, 7);	// set SCK hi
	sbi(DDRB, 7);	// set SCK as output
     7c2:	bf 9a       	sbi	0x17, 7	; 23
	cbi(DDRB, 6);	// set MISO as input
     7c4:	be 98       	cbi	0x17, 6	; 23
	sbi(DDRB, 5);	// set MOSI as output
     7c6:	bd 9a       	sbi	0x17, 5	; 23
	sbi(DDRB, 4);	// SS must be output for Master mode to work
     7c8:	bc 9a       	sbi	0x17, 4	; 23
#endif
	
	// setup SPI interface :
	// master mode
	sbi(SPCR, MSTR);
     7ca:	6c 9a       	sbi	0x0d, 4	; 13
	// clock = f/4
//	cbi(SPCR, SPR0);
//	cbi(SPCR, SPR1);
	// clock = f/16
	cbi(SPCR, SPR0);
     7cc:	68 98       	cbi	0x0d, 0	; 13
	sbi(SPCR, SPR1);
     7ce:	69 9a       	sbi	0x0d, 1	; 13
	// select clock phase positive-going in middle of data
	cbi(SPCR, CPOL);
     7d0:	6b 98       	cbi	0x0d, 3	; 13
	// Data order MSB first
	cbi(SPCR,DORD);
     7d2:	6d 98       	cbi	0x0d, 5	; 13
	// enable SPI
	sbi(SPCR, SPE);
     7d4:	6e 9a       	sbi	0x0d, 6	; 13
		
	
	// some other possible configs
	//outp((1<<MSTR)|(1<<SPE)|(1<<SPR0), SPCR );
	//outp((1<<CPHA)|(1<<CPOL)|(1<<MSTR)|(1<<SPE)|(1<<SPR0)|(1<<SPR1), SPCR );
	//outp((1<<CPHA)|(1<<MSTR)|(1<<SPE)|(1<<SPR0), SPCR );
	
	// clear status
	inb(SPSR);
     7d6:	8e b1       	in	r24, 0x0e	; 14
	spiTransferComplete = TRUE;
     7d8:	8f ef       	ldi	r24, 0xFF	; 255
     7da:	80 93 d4 01 	sts	0x01D4, r24
     7de:	08 95       	ret

000007e0 <spiSendByte>:

	// enable SPI interrupt
	#ifdef SPI_USEINT
	sbi(SPCR, SPIE);
	#endif
}
/*
void spiSetBitrate(u08 spr)
{
	outb(SPCR, (inb(SPCR) & ((1<<SPR0)|(1<<SPR1))) | (spr&((1<<SPR0)|(1<<SPR1)))));
}
*/
void spiSendByte(u08 data)
{
     7e0:	77 9b       	sbis	0x0e, 7	; 14
     7e2:	fe cf       	rjmp	.-4      	; 0x7e0 <spiSendByte>
	// send a byte over SPI and ignore reply
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
	#endif

	spiTransferComplete = FALSE;
     7e4:	10 92 d4 01 	sts	0x01D4, r1
	outb(SPDR, data);
     7e8:	8f b9       	out	0x0f, r24	; 15
     7ea:	08 95       	ret

000007ec <spiTransferByte>:
}

u08 spiTransferByte(u08 data)
{
     7ec:	10 92 d4 01 	sts	0x01D4, r1
/*	// make sure interface is idle
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
	#endif
*/
	// send the given data
	spiTransferComplete = FALSE;
	outb(SPDR, data);
     7f0:	8f b9       	out	0x0f, r24	; 15

	// wait for transfer to complete
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
     7f2:	77 9b       	sbis	0x0e, 7	; 14
     7f4:	fe cf       	rjmp	.-4      	; 0x7f2 <spiTransferByte+0x6>
		// *** reading of the SPSR and SPDR are crucial
		// *** to the clearing of the SPIF flag
		// *** in non-interrupt mode
		//inb(SPDR);
		// set flag
		spiTransferComplete = TRUE;
     7f6:	8f ef       	ldi	r24, 0xFF	; 255
     7f8:	80 93 d4 01 	sts	0x01D4, r24
	#endif
	// return the received data
	return inb(SPDR);
     7fc:	8f b1       	in	r24, 0x0f	; 15
}
     7fe:	99 27       	eor	r25, r25
     800:	08 95       	ret

00000802 <spiTransferWord>:

u16 spiTransferWord(u16 data)
{
     802:	ef 92       	push	r14
     804:	ff 92       	push	r15
     806:	0f 93       	push	r16
     808:	1f 93       	push	r17
     80a:	7c 01       	movw	r14, r24
	u16 rxData = 0;

	// send MS byte of given data
	rxData = (spiTransferByte((data>>8) & 0x00FF))<<8;
     80c:	89 2f       	mov	r24, r25
     80e:	99 27       	eor	r25, r25
     810:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     814:	08 2f       	mov	r16, r24
     816:	11 27       	eor	r17, r17
     818:	10 2f       	mov	r17, r16
     81a:	00 27       	eor	r16, r16
	// send LS byte of given data
	rxData |= (spiTransferByte(data & 0x00FF));
     81c:	8e 2d       	mov	r24, r14
     81e:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     822:	99 27       	eor	r25, r25

	// return the received data
	return rxData;
}
     824:	80 2b       	or	r24, r16
     826:	91 2b       	or	r25, r17
     828:	1f 91       	pop	r17
     82a:	0f 91       	pop	r16
     82c:	ff 90       	pop	r15
     82e:	ef 90       	pop	r14
     830:	08 95       	ret

00000832 <a2dOff>:
}

// turn off a2d converter
void a2dOff(void)
{
     832:	33 98       	cbi	0x06, 3	; 6
	cbi(ADCSR, ADIE);				// disable ADC interrupts
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
     834:	37 98       	cbi	0x06, 7	; 6
     836:	08 95       	ret

00000838 <a2dSetPrescaler>:
}

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
     838:	96 b1       	in	r25, 0x06	; 6
     83a:	98 7f       	andi	r25, 0xF8	; 248
     83c:	98 2b       	or	r25, r24
     83e:	96 b9       	out	0x06, r25	; 6
     840:	08 95       	ret

00000842 <a2dSetReference>:
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
}

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
     842:	97 b1       	in	r25, 0x07	; 7
     844:	9f 73       	andi	r25, 0x3F	; 63
     846:	82 95       	swap	r24
     848:	88 0f       	add	r24, r24
     84a:	88 0f       	add	r24, r24
     84c:	80 7c       	andi	r24, 0xC0	; 192
     84e:	98 2b       	or	r25, r24
     850:	97 b9       	out	0x07, r25	; 7
     852:	08 95       	ret

00000854 <a2dInit>:
     854:	37 9a       	sbi	0x06, 7	; 6
     856:	35 98       	cbi	0x06, 5	; 6
     858:	86 b1       	in	r24, 0x06	; 6
     85a:	88 7f       	andi	r24, 0xF8	; 248
     85c:	86 60       	ori	r24, 0x06	; 6
     85e:	86 b9       	out	0x06, r24	; 6
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	0e 94 21 04 	call	0x842	; 0x842 <a2dSetReference>
     866:	3d 98       	cbi	0x07, 5	; 7
     868:	33 9a       	sbi	0x06, 3	; 6
     86a:	10 92 59 02 	sts	0x0259, r1
     86e:	78 94       	sei
     870:	08 95       	ret

00000872 <a2dSetChannel>:
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
}

// sets the a2d input channel
void a2dSetChannel(unsigned char ch)
{
     872:	97 b1       	in	r25, 0x07	; 7
     874:	90 7e       	andi	r25, 0xE0	; 224
     876:	8f 71       	andi	r24, 0x1F	; 31
     878:	98 2b       	or	r25, r24
     87a:	97 b9       	out	0x07, r25	; 7
     87c:	08 95       	ret

0000087e <a2dStartConvert>:
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
}

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
     87e:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
	sbi(ADCSR, ADSC);	// start conversion
     880:	36 9a       	sbi	0x06, 6	; 6
     882:	08 95       	ret

00000884 <a2dIsComplete>:
}

// return TRUE if conversion is complete
u08 a2dIsComplete(void)
{
     884:	86 b1       	in	r24, 0x06	; 6
     886:	99 27       	eor	r25, r25
	return bit_is_set(ADCSR, ADSC);
}
     888:	80 74       	andi	r24, 0x40	; 64
     88a:	90 70       	andi	r25, 0x00	; 0
     88c:	08 95       	ret

0000088e <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(unsigned char ch)
{
     88e:	10 92 59 02 	sts	0x0259, r1
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
     892:	97 b1       	in	r25, 0x07	; 7
     894:	90 7e       	andi	r25, 0xE0	; 224
     896:	8f 71       	andi	r24, 0x1F	; 31
     898:	98 2b       	or	r25, r24
     89a:	97 b9       	out	0x07, r25	; 7
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
     89c:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSR, ADSC);						// start conversion
     89e:	36 9a       	sbi	0x06, 6	; 6
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete
     8a0:	36 99       	sbic	0x06, 6	; 6
     8a2:	fe cf       	rjmp	.-4      	; 0x8a0 <a2dConvert10bit+0x12>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits);
     8a4:	84 b1       	in	r24, 0x04	; 4
     8a6:	25 b1       	in	r18, 0x05	; 5
     8a8:	99 27       	eor	r25, r25
     8aa:	33 27       	eor	r19, r19
     8ac:	32 2f       	mov	r19, r18
     8ae:	22 27       	eor	r18, r18
}
     8b0:	82 2b       	or	r24, r18
     8b2:	93 2b       	or	r25, r19
     8b4:	08 95       	ret

000008b6 <a2dConvert8bit>:

// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
unsigned char a2dConvert8bit(unsigned char ch)
{
     8b6:	0e 94 47 04 	call	0x88e	; 0x88e <a2dConvert10bit>
     8ba:	96 95       	lsr	r25
     8bc:	87 95       	ror	r24
     8be:	96 95       	lsr	r25
     8c0:	87 95       	ror	r24
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
}
     8c2:	99 27       	eor	r25, r25
     8c4:	08 95       	ret

000008c6 <__vector_16>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(SIG_ADC)
{
     8c6:	1f 92       	push	r1
     8c8:	0f 92       	push	r0
     8ca:	0f b6       	in	r0, 0x3f	; 63
     8cc:	0f 92       	push	r0
     8ce:	11 24       	eor	r1, r1
     8d0:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
     8d2:	8f ef       	ldi	r24, 0xFF	; 255
     8d4:	80 93 59 02 	sts	0x0259, r24
     8d8:	8f 91       	pop	r24
     8da:	0f 90       	pop	r0
     8dc:	0f be       	out	0x3f, r0	; 63
     8de:	0f 90       	pop	r0
     8e0:	1f 90       	pop	r1
     8e2:	18 95       	reti

000008e4 <i2cSetBitrate>:
	sei();
}

void i2cSetBitrate(u16 bitrateKHz)
{
     8e4:	bc 01       	movw	r22, r24
	u08 bitrate_div;
	// set i2c bitrate
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
     8e6:	08 98       	cbi	0x01, 0	; 1
		cbi(TWSR, TWPS1);
     8e8:	09 98       	cbi	0x01, 1	; 1
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
     8ea:	88 ee       	ldi	r24, 0xE8	; 232
     8ec:	93 e0       	ldi	r25, 0x03	; 3
     8ee:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
	if(bitrate_div >= 16)
     8f2:	60 31       	cpi	r22, 0x10	; 16
     8f4:	38 f0       	brcs	.+14     	; 0x904 <i2cSetBitrate+0x20>
		bitrate_div = (bitrate_div-16)/2;
     8f6:	86 2f       	mov	r24, r22
     8f8:	99 27       	eor	r25, r25
     8fa:	40 97       	sbiw	r24, 0x10	; 16
     8fc:	62 e0       	ldi	r22, 0x02	; 2
     8fe:	70 e0       	ldi	r23, 0x00	; 0
     900:	0e 94 b2 10 	call	0x2164	; 0x2164 <__divmodhi4>
	outb(TWBR, bitrate_div);
     904:	60 b9       	out	0x00, r22	; 0
     906:	08 95       	ret

00000908 <i2cInit>:
     908:	a8 9a       	sbi	0x15, 0	; 21
     90a:	a9 9a       	sbi	0x15, 1	; 21
     90c:	90 9a       	sbi	0x12, 0	; 18
     90e:	91 9a       	sbi	0x12, 1	; 18
     910:	10 92 3e 01 	sts	0x013E, r1
     914:	10 92 3d 01 	sts	0x013D, r1
     918:	10 92 40 01 	sts	0x0140, r1
     91c:	10 92 3f 01 	sts	0x013F, r1
     920:	84 e6       	ldi	r24, 0x64	; 100
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cSetBitrate>
     928:	86 b7       	in	r24, 0x36	; 54
     92a:	84 60       	ori	r24, 0x04	; 4
     92c:	86 bf       	out	0x36, r24	; 54
     92e:	10 92 f7 00 	sts	0x00F7, r1
     932:	86 b7       	in	r24, 0x36	; 54
     934:	81 60       	ori	r24, 0x01	; 1
     936:	86 bf       	out	0x36, r24	; 54
     938:	86 b7       	in	r24, 0x36	; 54
     93a:	80 64       	ori	r24, 0x40	; 64
     93c:	86 bf       	out	0x36, r24	; 54
     93e:	78 94       	sei
     940:	08 95       	ret

00000942 <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
     942:	8e 7f       	andi	r24, 0xFE	; 254
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	61 11       	cpse	r22, r1
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
     948:	91 e0       	ldi	r25, 0x01	; 1
     94a:	89 2b       	or	r24, r25
     94c:	82 b9       	out	0x02, r24	; 2
     94e:	08 95       	ret

00000950 <i2cSetSlaveReceiveHandler>:
}

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
     950:	90 93 3e 01 	sts	0x013E, r25
     954:	80 93 3d 01 	sts	0x013D, r24
     958:	08 95       	ret

0000095a <i2cSetSlaveTransmitHandler>:
	i2cSlaveReceive = i2cSlaveRx_func;
}

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
     95a:	90 93 40 01 	sts	0x0140, r25
     95e:	80 93 3f 01 	sts	0x013F, r24
     962:	08 95       	ret

00000964 <i2cSendStart>:
	i2cSlaveTransmit = i2cSlaveTx_func;
}

inline void i2cSendStart(void)
{
     964:	86 b7       	in	r24, 0x36	; 54
     966:	8f 70       	andi	r24, 0x0F	; 15
     968:	80 6a       	ori	r24, 0xA0	; 160
     96a:	86 bf       	out	0x36, r24	; 54
     96c:	08 95       	ret

0000096e <i2cSendStop>:
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
}

inline void i2cSendStop(void)
{
     96e:	86 b7       	in	r24, 0x36	; 54
     970:	8f 70       	andi	r24, 0x0F	; 15
     972:	80 6d       	ori	r24, 0xD0	; 208
     974:	86 bf       	out	0x36, r24	; 54
     976:	08 95       	ret

00000978 <i2cWaitForComplete>:
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
}

inline void i2cWaitForComplete(void)
{
     978:	06 b6       	in	r0, 0x36	; 54
     97a:	07 fe       	sbrs	r0, 7
     97c:	fd cf       	rjmp	.-6      	; 0x978 <i2cWaitForComplete>
     97e:	08 95       	ret

00000980 <i2cSendByte>:
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
}

inline void i2cSendByte(u08 data)
{
     980:	83 b9       	out	0x03, r24	; 3
	// save data to the TWDR
	outb(TWDR, data);
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
     982:	86 b7       	in	r24, 0x36	; 54
     984:	8f 70       	andi	r24, 0x0F	; 15
     986:	80 68       	ori	r24, 0x80	; 128
     988:	86 bf       	out	0x36, r24	; 54
     98a:	08 95       	ret

0000098c <i2cReceiveByte>:
}

inline void i2cReceiveByte(u08 ackFlag)
{
     98c:	88 23       	and	r24, r24
     98e:	21 f0       	breq	.+8      	; 0x998 <i2cReceiveByte+0xc>
	// begin receive over i2c
	if( ackFlag )
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
     990:	86 b7       	in	r24, 0x36	; 54
     992:	8f 70       	andi	r24, 0x0F	; 15
     994:	80 6c       	ori	r24, 0xC0	; 192
     996:	03 c0       	rjmp	.+6      	; 0x99e <i2cReceiveByte+0x12>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
     998:	86 b7       	in	r24, 0x36	; 54
     99a:	8f 70       	andi	r24, 0x0F	; 15
     99c:	80 68       	ori	r24, 0x80	; 128
     99e:	86 bf       	out	0x36, r24	; 54
     9a0:	08 95       	ret

000009a2 <i2cGetReceivedByte>:
	}
}

inline u08 i2cGetReceivedByte(void)
{
     9a2:	83 b1       	in	r24, 0x03	; 3
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
}
     9a4:	99 27       	eor	r25, r25
     9a6:	08 95       	ret

000009a8 <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
     9a8:	81 b1       	in	r24, 0x01	; 1
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
}
     9aa:	99 27       	eor	r25, r25
     9ac:	08 95       	ret

000009ae <i2cMasterSendNI>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
	u08 i;
	// wait for interface to be ready
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
	u08 i;
	// wait for interface to be ready
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_RX;
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
}

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
     9ae:	98 2f       	mov	r25, r24
     9b0:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
     9b2:	86 b7       	in	r24, 0x36	; 54
     9b4:	8e 7f       	andi	r24, 0xFE	; 254
     9b6:	86 bf       	out	0x36, r24	; 54
     9b8:	86 b7       	in	r24, 0x36	; 54
     9ba:	8f 70       	andi	r24, 0x0F	; 15
     9bc:	80 6a       	ori	r24, 0xA0	; 160
     9be:	86 bf       	out	0x36, r24	; 54
     9c0:	06 b6       	in	r0, 0x36	; 54
     9c2:	07 fe       	sbrs	r0, 7
     9c4:	fd cf       	rjmp	.-6      	; 0x9c0 <i2cMasterSendNI+0x12>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
     9c6:	9e 7f       	andi	r25, 0xFE	; 254
     9c8:	93 b9       	out	0x03, r25	; 3
     9ca:	86 b7       	in	r24, 0x36	; 54
     9cc:	8f 70       	andi	r24, 0x0F	; 15
     9ce:	80 68       	ori	r24, 0x80	; 128
     9d0:	86 bf       	out	0x36, r24	; 54
     9d2:	06 b6       	in	r0, 0x36	; 54
     9d4:	07 fe       	sbrs	r0, 7
     9d6:	fd cf       	rjmp	.-6      	; 0x9d2 <i2cMasterSendNI+0x24>
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
     9d8:	81 b1       	in	r24, 0x01	; 1
     9da:	88 31       	cpi	r24, 0x18	; 24
     9dc:	69 f0       	breq	.+26     	; 0x9f8 <i2cMasterSendNI+0x4a>
     9de:	91 e0       	ldi	r25, 0x01	; 1
     9e0:	0e c0       	rjmp	.+28     	; 0x9fe <i2cMasterSendNI+0x50>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
     9e2:	80 81       	ld	r24, Z
     9e4:	83 b9       	out	0x03, r24	; 3
     9e6:	86 b7       	in	r24, 0x36	; 54
     9e8:	8f 70       	andi	r24, 0x0F	; 15
     9ea:	80 68       	ori	r24, 0x80	; 128
     9ec:	86 bf       	out	0x36, r24	; 54
     9ee:	06 b6       	in	r0, 0x36	; 54
     9f0:	07 fe       	sbrs	r0, 7
     9f2:	fd cf       	rjmp	.-6      	; 0x9ee <i2cMasterSendNI+0x40>
     9f4:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
     9f6:	61 50       	subi	r22, 0x01	; 1
     9f8:	66 23       	and	r22, r22
     9fa:	99 f7       	brne	.-26     	; 0x9e2 <i2cMasterSendNI+0x34>
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	86 b7       	in	r24, 0x36	; 54
     a00:	8f 70       	andi	r24, 0x0F	; 15
     a02:	80 6d       	ori	r24, 0xD0	; 208
     a04:	86 bf       	out	0x36, r24	; 54
		}
	}
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     a06:	06 b6       	in	r0, 0x36	; 54
     a08:	04 fe       	sbrs	r0, 4
     a0a:	fd cf       	rjmp	.-6      	; 0xa06 <i2cMasterSendNI+0x58>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     a0c:	86 b7       	in	r24, 0x36	; 54
     a0e:	81 60       	ori	r24, 0x01	; 1
     a10:	86 bf       	out	0x36, r24	; 54

	return retval;
}
     a12:	89 2f       	mov	r24, r25
     a14:	99 27       	eor	r25, r25
     a16:	08 95       	ret

00000a18 <i2cGetState>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
	{
		// accept receive data and ack it
		while(length > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
			// decrement length
			length--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
	}
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);

	return retval;
}
/*
void i2cMasterTransferNI(u08 deviceAddr, u08 sendlength, u08* senddata, u08 receivelength, u08* receivedata)
{
	// disable TWI interrupt
	cbi(TWCR, TWIE);

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it
	if(sendlength)
	{
		// send device address with write
		i2cSendByte( deviceAddr & 0xFE );
		i2cWaitForComplete();
		
		// send data
		while(sendlength)
		{
			i2cSendByte( *senddata++ );
			i2cWaitForComplete();
			sendlength--;
		}
	}

	// if there's data to be received, do it
	if(receivelength)
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( deviceAddr | 0x01 );
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
			// decrement length
			receivelength--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(TRUE);
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );

	// enable TWI interrupt
	sbi(TWCR, TWIE);
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(SIG_2WIRE_SERIAL)
{
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;

	switch(status)
	{
	// Master General
	case TW_START:						// 0x08: Sent start condition
	case TW_REP_START:					// 0x10: Sent repeated start condition
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: M->START\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
		break;
	
	// Master Transmitter & Receiver status codes
	case TW_MT_SLA_ACK:					// 0x18: Slave address acknowledged
	case TW_MT_DATA_ACK:				// 0x28: Data acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
		}
		else
		{
			// transmit stop condition, enable SLA ACK
			i2cSendStop();
			// set state
			I2cState = I2C_IDLE;
		}
		break;
	case TW_MR_DATA_NACK:				// 0x58: Data received, NACK reply issued
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// continue to transmit STOP condition
	case TW_MR_SLA_NACK:				// 0x48: Slave address not acknowledged
	case TW_MT_SLA_NACK:				// 0x20: Slave address not acknowledged
	case TW_MT_DATA_NACK:				// 0x30: Data not acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MTR->SLA_NACK or MT->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit stop condition, enable SLA ACK
		i2cSendStop();
		// set state
		I2cState = I2C_IDLE;
		break;
	case TW_MT_ARB_LOST:				// 0x38: Bus arbitration lost
	//case TW_MR_ARB_LOST:				// 0x38: Bus arbitration lost
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->ARB_LOST\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		// set state
		I2cState = I2C_IDLE;
		// release bus and transmit start when bus is free
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
		break;
	case TW_MR_DATA_ACK:				// 0x50: Data acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// fall-through to see if more bytes will be received
	case TW_MR_SLA_ACK:					// 0x40: Slave address acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
			// data byte will be received, reply with ACK (more bytes in transfer)
			i2cReceiveByte(TRUE);
		else
			// data byte will be received, reply with NACK (final byte in transfer)
			i2cReceiveByte(FALSE);
		break;

	// Slave Receiver status codes
	case TW_SR_SLA_ACK:					// 0x60: own SLA+W has been received, ACK has been returned
	case TW_SR_ARB_LOST_SLA_ACK:		// 0x68: own SLA+W has been received, ACK has been returned
	case TW_SR_GCALL_ACK:				// 0x70:     GCA+W has been received, ACK has been returned
	case TW_SR_ARB_LOST_GCALL_ACK:		// 0x78:     GCA+W has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
		// prepare buffer
		I2cReceiveDataIndex = 0;
		// receive data byte and return ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		break;
	case TW_SR_DATA_ACK:				// 0x80: data byte has been received, ACK has been returned
	case TW_SR_GCALL_DATA_ACK:			// 0x90: data byte has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
		{
			// receive data byte and return ACK
			i2cReceiveByte(TRUE);
			//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		}
		else
		{
			// receive data byte and return NACK
			i2cReceiveByte(FALSE);
			//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		}
		break;
	case TW_SR_DATA_NACK:				// 0x88: data byte has been received, NACK has been returned
	case TW_SR_GCALL_DATA_NACK:			// 0x98: data byte has been received, NACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// receive data byte and return NACK
		i2cReceiveByte(FALSE);
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
	case TW_SR_STOP:					// 0xA0: STOP or REPEATED START has been received while addressed as slave
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SR_STOP\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
		// set state
		I2cState = I2C_IDLE;
		break;

	// Slave Transmitter
	case TW_ST_SLA_ACK:					// 0xA8: own SLA+R has been received, ACK has been returned
	case TW_ST_ARB_LOST_SLA_ACK:		// 0xB0:     GCA+R has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
		// reset data index
		I2cSendDataIndex = 0;
		// fall-through to transmit first data byte
	case TW_ST_DATA_ACK:				// 0xB8: data byte has been transmitted, ACK has been received
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
		if(I2cSendDataIndex < I2cSendDataLength)
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
	case TW_ST_DATA_NACK:				// 0xC0: data byte has been transmitted, NACK has been received
	case TW_ST_LAST_DATA:				// 0xC8:
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		// set state
		I2cState = I2C_IDLE;
		break;

	// Misc
	case TW_NO_INFO:					// 0xF8: No relevant state information
		// do nothing
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: NO_INFO\r\n");
		rprintfInit(uart1SendByte);
		#endif
		break;
	case TW_BUS_ERROR:					// 0x00: Bus error due to illegal start or stop condition
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: BUS_ERROR\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
		// set state
		I2cState = I2C_IDLE;
		break;
	}
}

eI2cStateType i2cGetState(void)
{
     a18:	80 91 f7 00 	lds	r24, 0x00F7
	return I2cState;
}
     a1c:	99 27       	eor	r25, r25
     a1e:	08 95       	ret

00000a20 <ds1624_config>:
RX  TX      ACK           DS1624 generates acknowledge bit. 2, 4
TX  RX      STOP          Bus Master initiates the STOP condition.
*/
void ds1624_config(void)
{
     a20:	cf 93       	push	r28
     a22:	df 93       	push	r29
     a24:	cd b7       	in	r28, 0x3d	; 61
     a26:	de b7       	in	r29, 0x3e	; 62
     a28:	22 97       	sbiw	r28, 0x02	; 2
     a2a:	0f b6       	in	r0, 0x3f	; 63
     a2c:	f8 94       	cli
     a2e:	de bf       	out	0x3e, r29	; 62
     a30:	0f be       	out	0x3f, r0	; 63
     a32:	cd bf       	out	0x3d, r28	; 61
   u08 data[2];
   data[0]=0xAC;data[1]=0x00;
     a34:	8c ea       	ldi	r24, 0xAC	; 172
     a36:	89 83       	std	Y+1, r24	; 0x01
     a38:	1a 82       	std	Y+2, r1	; 0x02
   i2cMasterSendNI(Addr1624, 2, data);
     a3a:	ae 01       	movw	r20, r28
     a3c:	4f 5f       	subi	r20, 0xFF	; 255
     a3e:	5f 4f       	sbci	r21, 0xFF	; 255
     a40:	62 e0       	ldi	r22, 0x02	; 2
     a42:	80 e9       	ldi	r24, 0x90	; 144
     a44:	0e 94 d7 04 	call	0x9ae	; 0x9ae <i2cMasterSendNI>
     a48:	22 96       	adiw	r28, 0x02	; 2
     a4a:	0f b6       	in	r0, 0x3f	; 63
     a4c:	f8 94       	cli
     a4e:	de bf       	out	0x3e, r29	; 62
     a50:	0f be       	out	0x3f, r0	; 63
     a52:	cd bf       	out	0x3d, r28	; 61
     a54:	df 91       	pop	r29
     a56:	cf 91       	pop	r28
     a58:	08 95       	ret

00000a5a <ds1624_startconvert>:
}
/*
uC DS1624 DATA(MSB FIRST) COMMENTS
TX  RX      START         Bus Master initiates a Start condition.
TX  RX      Addr          Bus Master sends DS1624 address;R/W =0;
RX  TX      ACK           DS1624 generates acknowledge bit.
TX  RX      EEh           Bus Master sends Start Convert Tcommand protocol.
RX  TX      ACK           DS1624 generates acknowledge bit. 1
TX  RX      STOP          Bus Master initiates the STOP condition.
*/
void ds1624_startconvert(void)
{
     a5a:	cf 93       	push	r28
     a5c:	df 93       	push	r29
     a5e:	cd b7       	in	r28, 0x3d	; 61
     a60:	de b7       	in	r29, 0x3e	; 62
     a62:	21 97       	sbiw	r28, 0x01	; 1
     a64:	0f b6       	in	r0, 0x3f	; 63
     a66:	f8 94       	cli
     a68:	de bf       	out	0x3e, r29	; 62
     a6a:	0f be       	out	0x3f, r0	; 63
     a6c:	cd bf       	out	0x3d, r28	; 61
   u08 data[1];
   data[0]=0xEE;
     a6e:	8e ee       	ldi	r24, 0xEE	; 238
     a70:	89 83       	std	Y+1, r24	; 0x01
   i2cMasterSendNI(Addr1624, 1, data);
     a72:	ae 01       	movw	r20, r28
     a74:	4f 5f       	subi	r20, 0xFF	; 255
     a76:	5f 4f       	sbci	r21, 0xFF	; 255
     a78:	61 e0       	ldi	r22, 0x01	; 1
     a7a:	80 e9       	ldi	r24, 0x90	; 144
     a7c:	0e 94 d7 04 	call	0x9ae	; 0x9ae <i2cMasterSendNI>
     a80:	21 96       	adiw	r28, 0x01	; 1
     a82:	0f b6       	in	r0, 0x3f	; 63
     a84:	f8 94       	cli
     a86:	de bf       	out	0x3e, r29	; 62
     a88:	0f be       	out	0x3f, r0	; 63
     a8a:	cd bf       	out	0x3d, r28	; 61
     a8c:	df 91       	pop	r29
     a8e:	cf 91       	pop	r28
     a90:	08 95       	ret

00000a92 <ds1624_check>:
}
// used to format and print temperature value
u16 ds1624_readtemp(void)
  {
   u08 ret[2];
   s16 T;
   readtemp(Addr1624, 1, 2, ret);
   T = (s16)((ret[0]<<8) | ret[1]);
   return T;
	    
   /*rprintf("Temp is: ");
   rprintfNum(10, 4, FALSE , ' ', T>>8);
   rprintf(".");
   rprintfNum(10, 4, FALSE, '0', (10000*((u32)(T&0x00FF)))/256 );*/
  }
// to check if DS1624 is acknowledging or not
u08 ds1624_check(void)
 {
     a92:	cf 93       	push	r28
     a94:	df 93       	push	r29
     a96:	cd b7       	in	r28, 0x3d	; 61
     a98:	de b7       	in	r29, 0x3e	; 62
     a9a:	21 97       	sbiw	r28, 0x01	; 1
     a9c:	0f b6       	in	r0, 0x3f	; 63
     a9e:	f8 94       	cli
     aa0:	de bf       	out	0x3e, r29	; 62
     aa2:	0f be       	out	0x3f, r0	; 63
     aa4:	cd bf       	out	0x3d, r28	; 61
  u08 data=0;
     aa6:	19 82       	std	Y+1, r1	; 0x01
  return(!i2cMasterSendNI(Addr1624, 1, &data));
     aa8:	ae 01       	movw	r20, r28
     aaa:	4f 5f       	subi	r20, 0xFF	; 255
     aac:	5f 4f       	sbci	r21, 0xFF	; 255
     aae:	61 e0       	ldi	r22, 0x01	; 1
     ab0:	80 e9       	ldi	r24, 0x90	; 144
     ab2:	0e 94 d7 04 	call	0x9ae	; 0x9ae <i2cMasterSendNI>
     ab6:	20 e0       	ldi	r18, 0x00	; 0
     ab8:	30 e0       	ldi	r19, 0x00	; 0
     aba:	88 23       	and	r24, r24
     abc:	11 f4       	brne	.+4      	; 0xac2 <ds1624_check+0x30>
     abe:	21 e0       	ldi	r18, 0x01	; 1
     ac0:	30 e0       	ldi	r19, 0x00	; 0
 }
     ac2:	c9 01       	movw	r24, r18
     ac4:	21 96       	adiw	r28, 0x01	; 1
     ac6:	0f b6       	in	r0, 0x3f	; 63
     ac8:	f8 94       	cli
     aca:	de bf       	out	0x3e, r29	; 62
     acc:	0f be       	out	0x3f, r0	; 63
     ace:	cd bf       	out	0x3d, r28	; 61
     ad0:	df 91       	pop	r29
     ad2:	cf 91       	pop	r28
     ad4:	08 95       	ret

00000ad6 <readtemp>:

/*
uC DS1624 DATA(MSB FIRST) COMMENTS
TX  RX       START        Bus Master initiates a Start condition.
TX  RX       Addr         Bus Master sends DS1624 address;R/W =0;
RX  TX       ACK          DS1624 generates acknowledge bit.
TX  RX       AAh          Bus Master sends Read Temp commandprotocol.
RX  TX       ACK          DS1624 generates acknowledge bit. 1
TX  RX       START        Bus Master initiates a Repeated Startcondition.
TX  RX       Addr         Bus Master sends DS1624 address;R/W =1;
RX  TX       ACK          DS1624 generates acknowledge bit.
RX  TX       <data>       DS1624 sends the MSB byte ofTemperature.
TX  RX       ACK          Bus Master generates acknowledge bit.
RX  TX       <data>       DS1624 sends the LSB byte ofTemperature.
TX  RX       NACK         Bus Master sends NO ACKNOWLEDGE bit.
TX  RX       STOP         Bus Master initiates the STOP condition.
*/
void readtemp(u08 deviceAddr, u08 sendlength,u08 receivelength, u08* receivedata)
{
     ad6:	ef 92       	push	r14
     ad8:	ff 92       	push	r15
     ada:	0f 93       	push	r16
     adc:	1f 93       	push	r17
     ade:	cf 93       	push	r28
     ae0:	df 93       	push	r29
     ae2:	04 2f       	mov	r16, r20
     ae4:	79 01       	movw	r14, r18
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     ae6:	86 b7       	in	r24, 0x36	; 54
     ae8:	8e 7f       	andi	r24, 0xFE	; 254
     aea:	86 bf       	out	0x36, r24	; 54
     aec:	86 b7       	in	r24, 0x36	; 54
     aee:	8f 70       	andi	r24, 0x0F	; 15
     af0:	80 6a       	ori	r24, 0xA0	; 160
     af2:	86 bf       	out	0x36, r24	; 54
     af4:	06 b6       	in	r0, 0x36	; 54
     af6:	07 fe       	sbrs	r0, 7
     af8:	fd cf       	rjmp	.-6      	; 0xaf4 <readtemp+0x1e>
     afa:	80 e9       	ldi	r24, 0x90	; 144
     afc:	83 b9       	out	0x03, r24	; 3
     afe:	86 b7       	in	r24, 0x36	; 54
     b00:	8f 70       	andi	r24, 0x0F	; 15
     b02:	80 68       	ori	r24, 0x80	; 128
     b04:	86 bf       	out	0x36, r24	; 54
     b06:	06 b6       	in	r0, 0x36	; 54
     b08:	07 fe       	sbrs	r0, 7
     b0a:	fd cf       	rjmp	.-6      	; 0xb06 <readtemp+0x30>
     b0c:	8a ea       	ldi	r24, 0xAA	; 170
     b0e:	83 b9       	out	0x03, r24	; 3
     b10:	86 b7       	in	r24, 0x36	; 54
     b12:	8f 70       	andi	r24, 0x0F	; 15
     b14:	80 68       	ori	r24, 0x80	; 128
     b16:	86 bf       	out	0x36, r24	; 54
     b18:	06 b6       	in	r0, 0x36	; 54
     b1a:	07 fe       	sbrs	r0, 7
     b1c:	fd cf       	rjmp	.-6      	; 0xb18 <readtemp+0x42>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it

		// send device address with write
		i2cSendByte( Addr1624 & 0xFE );
		i2cWaitForComplete();
		
		i2cSendByte(0xAA);
		i2cWaitForComplete();	
		
			

	// if there's data to be received, do it
	if(receivelength)
     b1e:	00 23       	and	r16, r16
     b20:	51 f1       	breq	.+84     	; 0xb76 <readtemp+0xa0>
     b22:	86 b7       	in	r24, 0x36	; 54
     b24:	8f 70       	andi	r24, 0x0F	; 15
     b26:	80 6a       	ori	r24, 0xA0	; 160
     b28:	86 bf       	out	0x36, r24	; 54
     b2a:	06 b6       	in	r0, 0x36	; 54
     b2c:	07 fe       	sbrs	r0, 7
     b2e:	fd cf       	rjmp	.-6      	; 0xb2a <readtemp+0x54>
     b30:	81 e9       	ldi	r24, 0x91	; 145
     b32:	83 b9       	out	0x03, r24	; 3
     b34:	86 b7       	in	r24, 0x36	; 54
     b36:	8f 70       	andi	r24, 0x0F	; 15
     b38:	80 68       	ori	r24, 0x80	; 128
     b3a:	86 bf       	out	0x36, r24	; 54
     b3c:	06 b6       	in	r0, 0x36	; 54
     b3e:	07 fe       	sbrs	r0, 7
     b40:	fd cf       	rjmp	.-6      	; 0xb3c <readtemp+0x66>
     b42:	10 2f       	mov	r17, r16
     b44:	e7 01       	movw	r28, r14
     b46:	09 c0       	rjmp	.+18     	; 0xb5a <readtemp+0x84>
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( Addr1624 | 0x01 );
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
     b48:	8f ef       	ldi	r24, 0xFF	; 255
     b4a:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
     b4e:	06 b6       	in	r0, 0x36	; 54
     b50:	07 fe       	sbrs	r0, 7
     b52:	fd cf       	rjmp	.-6      	; 0xb4e <readtemp+0x78>
     b54:	83 b1       	in	r24, 0x03	; 3
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
     b56:	89 93       	st	Y+, r24
			// decrement length
			receivelength--;
     b58:	11 50       	subi	r17, 0x01	; 1
     b5a:	11 30       	cpi	r17, 0x01	; 1
     b5c:	a9 f7       	brne	.-22     	; 0xb48 <readtemp+0x72>
     b5e:	01 50       	subi	r16, 0x01	; 1
     b60:	e7 01       	movw	r28, r14
     b62:	c0 0f       	add	r28, r16
     b64:	d1 1d       	adc	r29, r1
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
     b66:	80 e0       	ldi	r24, 0x00	; 0
     b68:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
     b6c:	06 b6       	in	r0, 0x36	; 54
     b6e:	07 fe       	sbrs	r0, 7
     b70:	fd cf       	rjmp	.-6      	; 0xb6c <readtemp+0x96>
     b72:	83 b1       	in	r24, 0x03	; 3
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
     b74:	88 83       	st	Y, r24
     b76:	86 b7       	in	r24, 0x36	; 54
     b78:	8f 70       	andi	r24, 0x0F	; 15
     b7a:	80 6d       	ori	r24, 0xD0	; 208
     b7c:	86 bf       	out	0x36, r24	; 54
		//rprintfu08(*receivedata);
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     b7e:	06 b6       	in	r0, 0x36	; 54
     b80:	04 fe       	sbrs	r0, 4
     b82:	fd cf       	rjmp	.-6      	; 0xb7e <readtemp+0xa8>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     b84:	86 b7       	in	r24, 0x36	; 54
     b86:	81 60       	ori	r24, 0x01	; 1
     b88:	86 bf       	out	0x36, r24	; 54
     b8a:	df 91       	pop	r29
     b8c:	cf 91       	pop	r28
     b8e:	1f 91       	pop	r17
     b90:	0f 91       	pop	r16
     b92:	ff 90       	pop	r15
     b94:	ef 90       	pop	r14
     b96:	08 95       	ret

00000b98 <ds1624_readtemp>:
     b98:	cf 93       	push	r28
     b9a:	df 93       	push	r29
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
     ba0:	22 97       	sbiw	r28, 0x02	; 2
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	f8 94       	cli
     ba6:	de bf       	out	0x3e, r29	; 62
     ba8:	0f be       	out	0x3f, r0	; 63
     baa:	cd bf       	out	0x3d, r28	; 61
     bac:	9e 01       	movw	r18, r28
     bae:	2f 5f       	subi	r18, 0xFF	; 255
     bb0:	3f 4f       	sbci	r19, 0xFF	; 255
     bb2:	42 e0       	ldi	r20, 0x02	; 2
     bb4:	61 e0       	ldi	r22, 0x01	; 1
     bb6:	80 e9       	ldi	r24, 0x90	; 144
     bb8:	0e 94 6b 05 	call	0xad6	; 0xad6 <readtemp>
     bbc:	89 81       	ldd	r24, Y+1	; 0x01
     bbe:	99 27       	eor	r25, r25
     bc0:	98 2f       	mov	r25, r24
     bc2:	88 27       	eor	r24, r24
     bc4:	2a 81       	ldd	r18, Y+2	; 0x02
     bc6:	33 27       	eor	r19, r19
     bc8:	82 2b       	or	r24, r18
     bca:	93 2b       	or	r25, r19
     bcc:	22 96       	adiw	r28, 0x02	; 2
     bce:	0f b6       	in	r0, 0x3f	; 63
     bd0:	f8 94       	cli
     bd2:	de bf       	out	0x3e, r29	; 62
     bd4:	0f be       	out	0x3f, r0	; 63
     bd6:	cd bf       	out	0x3d, r28	; 61
     bd8:	df 91       	pop	r29
     bda:	cf 91       	pop	r28
     bdc:	08 95       	ret

00000bde <initI2c>:
		}

//to initialize the i2c subroutine
void initI2c(void)
 {
     bde:	0e 94 84 04 	call	0x908	; 0x908 <i2cInit>
  i2cInit();
  i2cSetBitrate(100);
     be2:	84 e6       	ldi	r24, 0x64	; 100
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cSetBitrate>
     bea:	08 95       	ret

00000bec <ds1307_check>:
 }


 //to check the working of ds1307 returns 1 if success else 0
u08 ds1307_check(void)
 {
     bec:	cf 93       	push	r28
     bee:	df 93       	push	r29
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
     bf4:	21 97       	sbiw	r28, 0x01	; 1
     bf6:	0f b6       	in	r0, 0x3f	; 63
     bf8:	f8 94       	cli
     bfa:	de bf       	out	0x3e, r29	; 62
     bfc:	0f be       	out	0x3f, r0	; 63
     bfe:	cd bf       	out	0x3d, r28	; 61
  u08 data=0;
     c00:	19 82       	std	Y+1, r1	; 0x01
  return(!i2cMasterSendNI(DS1307_ID, 1, &data));
     c02:	ae 01       	movw	r20, r28
     c04:	4f 5f       	subi	r20, 0xFF	; 255
     c06:	5f 4f       	sbci	r21, 0xFF	; 255
     c08:	61 e0       	ldi	r22, 0x01	; 1
     c0a:	80 ed       	ldi	r24, 0xD0	; 208
     c0c:	0e 94 d7 04 	call	0x9ae	; 0x9ae <i2cMasterSendNI>
     c10:	20 e0       	ldi	r18, 0x00	; 0
     c12:	30 e0       	ldi	r19, 0x00	; 0
     c14:	88 23       	and	r24, r24
     c16:	11 f4       	brne	.+4      	; 0xc1c <ds1307_check+0x30>
     c18:	21 e0       	ldi	r18, 0x01	; 1
     c1a:	30 e0       	ldi	r19, 0x00	; 0
 }
     c1c:	c9 01       	movw	r24, r18
     c1e:	21 96       	adiw	r28, 0x01	; 1
     c20:	0f b6       	in	r0, 0x3f	; 63
     c22:	f8 94       	cli
     c24:	de bf       	out	0x3e, r29	; 62
     c26:	0f be       	out	0x3f, r0	; 63
     c28:	cd bf       	out	0x3d, r28	; 61
     c2a:	df 91       	pop	r29
     c2c:	cf 91       	pop	r28
     c2e:	08 95       	ret

00000c30 <DS1307_settime>:


 //TO GET THE DATA FROM THE DS1307
 unsigned char DS1307_get(unsigned char addr)
  {
   u08 ret=0;
   i2cMasterTransferNI(DS1307_ID, 1, &addr, 1, &ret);
   return ret;
  }



//TO SET THE TIME 
void DS1307_settime(unsigned char hh, unsigned char mm, unsigned char ss)
   {
     c30:	cf 93       	push	r28
     c32:	df 93       	push	r29
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62
     c38:	24 97       	sbiw	r28, 0x04	; 4
     c3a:	0f b6       	in	r0, 0x3f	; 63
     c3c:	f8 94       	cli
     c3e:	de bf       	out	0x3e, r29	; 62
     c40:	0f be       	out	0x3f, r0	; 63
     c42:	cd bf       	out	0x3d, r28	; 61
        u08 data[4];
	    data[0]=0;data[1]=ss;data[2]=mm;data[3]=hh;
     c44:	19 82       	std	Y+1, r1	; 0x01
     c46:	4a 83       	std	Y+2, r20	; 0x02
     c48:	6b 83       	std	Y+3, r22	; 0x03
     c4a:	8c 83       	std	Y+4, r24	; 0x04
	    i2cMasterSendNI(DS1307_ID, 4, data);
     c4c:	ae 01       	movw	r20, r28
     c4e:	4f 5f       	subi	r20, 0xFF	; 255
     c50:	5f 4f       	sbci	r21, 0xFF	; 255
     c52:	64 e0       	ldi	r22, 0x04	; 4
     c54:	80 ed       	ldi	r24, 0xD0	; 208
     c56:	0e 94 d7 04 	call	0x9ae	; 0x9ae <i2cMasterSendNI>
     c5a:	24 96       	adiw	r28, 0x04	; 4
     c5c:	0f b6       	in	r0, 0x3f	; 63
     c5e:	f8 94       	cli
     c60:	de bf       	out	0x3e, r29	; 62
     c62:	0f be       	out	0x3f, r0	; 63
     c64:	cd bf       	out	0x3d, r28	; 61
     c66:	df 91       	pop	r29
     c68:	cf 91       	pop	r28
     c6a:	08 95       	ret

00000c6c <DS1307_setdate>:
   }

//  TO SET THE DATE 
void DS1307_setdate(unsigned char dd, unsigned char mm, unsigned char yy)
{
     c6c:	cf 93       	push	r28
     c6e:	df 93       	push	r29
     c70:	cd b7       	in	r28, 0x3d	; 61
     c72:	de b7       	in	r29, 0x3e	; 62
     c74:	24 97       	sbiw	r28, 0x04	; 4
     c76:	0f b6       	in	r0, 0x3f	; 63
     c78:	f8 94       	cli
     c7a:	de bf       	out	0x3e, r29	; 62
     c7c:	0f be       	out	0x3f, r0	; 63
     c7e:	cd bf       	out	0x3d, r28	; 61
        u08 data[4];
	    data[0]=4;data[1]=dd;data[2]=mm;data[3]=yy;
     c80:	94 e0       	ldi	r25, 0x04	; 4
     c82:	99 83       	std	Y+1, r25	; 0x01
     c84:	8a 83       	std	Y+2, r24	; 0x02
     c86:	6b 83       	std	Y+3, r22	; 0x03
     c88:	4c 83       	std	Y+4, r20	; 0x04
	    i2cMasterSendNI(DS1307_ID, 4, data);
     c8a:	ae 01       	movw	r20, r28
     c8c:	4f 5f       	subi	r20, 0xFF	; 255
     c8e:	5f 4f       	sbci	r21, 0xFF	; 255
     c90:	64 e0       	ldi	r22, 0x04	; 4
     c92:	80 ed       	ldi	r24, 0xD0	; 208
     c94:	0e 94 d7 04 	call	0x9ae	; 0x9ae <i2cMasterSendNI>
     c98:	24 96       	adiw	r28, 0x04	; 4
     c9a:	0f b6       	in	r0, 0x3f	; 63
     c9c:	f8 94       	cli
     c9e:	de bf       	out	0x3e, r29	; 62
     ca0:	0f be       	out	0x3f, r0	; 63
     ca2:	cd bf       	out	0x3d, r28	; 61
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	08 95       	ret

00000caa <i2cMasterTransferNI>:
}


// USED TO GET VALUES FROM I2C
void i2cMasterTransferNI(u08 deviceAddr, u08 sendlength, u08* senddata, u08 receivelength, u08* receivedata)
{
     caa:	cf 92       	push	r12
     cac:	df 92       	push	r13
     cae:	ff 92       	push	r15
     cb0:	0f 93       	push	r16
     cb2:	1f 93       	push	r17
     cb4:	cf 93       	push	r28
     cb6:	df 93       	push	r29
     cb8:	98 2f       	mov	r25, r24
     cba:	fa 01       	movw	r30, r20
     cbc:	f2 2e       	mov	r15, r18
     cbe:	68 01       	movw	r12, r16
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     cc0:	86 b7       	in	r24, 0x36	; 54
     cc2:	8e 7f       	andi	r24, 0xFE	; 254
     cc4:	86 bf       	out	0x36, r24	; 54
     cc6:	86 b7       	in	r24, 0x36	; 54
     cc8:	8f 70       	andi	r24, 0x0F	; 15
     cca:	80 6a       	ori	r24, 0xA0	; 160
     ccc:	86 bf       	out	0x36, r24	; 54
     cce:	06 b6       	in	r0, 0x36	; 54
     cd0:	07 fe       	sbrs	r0, 7
     cd2:	fd cf       	rjmp	.-6      	; 0xcce <i2cMasterTransferNI+0x24>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it
	if(sendlength)
     cd4:	66 23       	and	r22, r22
     cd6:	a9 f0       	breq	.+42     	; 0xd02 <i2cMasterTransferNI+0x58>
	{
		// send device address with write
		i2cSendByte( deviceAddr & 0xFE );
     cd8:	89 2f       	mov	r24, r25
     cda:	8e 7f       	andi	r24, 0xFE	; 254
     cdc:	83 b9       	out	0x03, r24	; 3
     cde:	86 b7       	in	r24, 0x36	; 54
     ce0:	8f 70       	andi	r24, 0x0F	; 15
     ce2:	80 68       	ori	r24, 0x80	; 128
     ce4:	86 bf       	out	0x36, r24	; 54
     ce6:	06 b6       	in	r0, 0x36	; 54
     ce8:	07 fe       	sbrs	r0, 7
     cea:	fd cf       	rjmp	.-6      	; 0xce6 <i2cMasterTransferNI+0x3c>
		i2cWaitForComplete();
		
		// send data
		while(sendlength)
		{
			i2cSendByte( *senddata++ );
     cec:	81 91       	ld	r24, Z+
     cee:	83 b9       	out	0x03, r24	; 3
     cf0:	86 b7       	in	r24, 0x36	; 54
     cf2:	8f 70       	andi	r24, 0x0F	; 15
     cf4:	80 68       	ori	r24, 0x80	; 128
     cf6:	86 bf       	out	0x36, r24	; 54
     cf8:	06 b6       	in	r0, 0x36	; 54
     cfa:	07 fe       	sbrs	r0, 7
     cfc:	fd cf       	rjmp	.-6      	; 0xcf8 <i2cMasterTransferNI+0x4e>
			i2cWaitForComplete();
			sendlength--;
     cfe:	61 50       	subi	r22, 0x01	; 1
     d00:	a9 f7       	brne	.-22     	; 0xcec <i2cMasterTransferNI+0x42>
		}
	}

	// if there's data to be received, do it
	if(receivelength)
     d02:	ff 20       	and	r15, r15
     d04:	51 f1       	breq	.+84     	; 0xd5a <i2cMasterTransferNI+0xb0>
     d06:	86 b7       	in	r24, 0x36	; 54
     d08:	8f 70       	andi	r24, 0x0F	; 15
     d0a:	80 6a       	ori	r24, 0xA0	; 160
     d0c:	86 bf       	out	0x36, r24	; 54
     d0e:	06 b6       	in	r0, 0x36	; 54
     d10:	07 fe       	sbrs	r0, 7
     d12:	fd cf       	rjmp	.-6      	; 0xd0e <i2cMasterTransferNI+0x64>
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( deviceAddr | 0x01 );
     d14:	91 60       	ori	r25, 0x01	; 1
     d16:	93 b9       	out	0x03, r25	; 3
     d18:	86 b7       	in	r24, 0x36	; 54
     d1a:	8f 70       	andi	r24, 0x0F	; 15
     d1c:	80 68       	ori	r24, 0x80	; 128
     d1e:	86 bf       	out	0x36, r24	; 54
     d20:	06 b6       	in	r0, 0x36	; 54
     d22:	07 fe       	sbrs	r0, 7
     d24:	fd cf       	rjmp	.-6      	; 0xd20 <i2cMasterTransferNI+0x76>
     d26:	1f 2d       	mov	r17, r15
     d28:	e6 01       	movw	r28, r12
     d2a:	09 c0       	rjmp	.+18     	; 0xd3e <i2cMasterTransferNI+0x94>
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
     d2c:	8f ef       	ldi	r24, 0xFF	; 255
     d2e:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
     d32:	06 b6       	in	r0, 0x36	; 54
     d34:	07 fe       	sbrs	r0, 7
     d36:	fd cf       	rjmp	.-6      	; 0xd32 <i2cMasterTransferNI+0x88>
     d38:	83 b1       	in	r24, 0x03	; 3
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
     d3a:	89 93       	st	Y+, r24
			// decrement length
			receivelength--;
     d3c:	11 50       	subi	r17, 0x01	; 1
     d3e:	11 30       	cpi	r17, 0x01	; 1
     d40:	a9 f7       	brne	.-22     	; 0xd2c <i2cMasterTransferNI+0x82>
     d42:	fa 94       	dec	r15
     d44:	e6 01       	movw	r28, r12
     d46:	cf 0d       	add	r28, r15
     d48:	d1 1d       	adc	r29, r1
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
     d50:	06 b6       	in	r0, 0x36	; 54
     d52:	07 fe       	sbrs	r0, 7
     d54:	fd cf       	rjmp	.-6      	; 0xd50 <i2cMasterTransferNI+0xa6>
     d56:	83 b1       	in	r24, 0x03	; 3
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
     d58:	88 83       	st	Y, r24
     d5a:	86 b7       	in	r24, 0x36	; 54
     d5c:	8f 70       	andi	r24, 0x0F	; 15
     d5e:	80 6d       	ori	r24, 0xD0	; 208
     d60:	86 bf       	out	0x36, r24	; 54
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     d62:	06 b6       	in	r0, 0x36	; 54
     d64:	04 fe       	sbrs	r0, 4
     d66:	fd cf       	rjmp	.-6      	; 0xd62 <i2cMasterTransferNI+0xb8>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     d68:	86 b7       	in	r24, 0x36	; 54
     d6a:	81 60       	ori	r24, 0x01	; 1
     d6c:	86 bf       	out	0x36, r24	; 54
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	ff 90       	pop	r15
     d78:	df 90       	pop	r13
     d7a:	cf 90       	pop	r12
     d7c:	08 95       	ret

00000d7e <DS1307_get>:
     d7e:	0f 93       	push	r16
     d80:	1f 93       	push	r17
     d82:	cf 93       	push	r28
     d84:	df 93       	push	r29
     d86:	cd b7       	in	r28, 0x3d	; 61
     d88:	de b7       	in	r29, 0x3e	; 62
     d8a:	22 97       	sbiw	r28, 0x02	; 2
     d8c:	0f b6       	in	r0, 0x3f	; 63
     d8e:	f8 94       	cli
     d90:	de bf       	out	0x3e, r29	; 62
     d92:	0f be       	out	0x3f, r0	; 63
     d94:	cd bf       	out	0x3d, r28	; 61
     d96:	8a 83       	std	Y+2, r24	; 0x02
     d98:	19 82       	std	Y+1, r1	; 0x01
     d9a:	8e 01       	movw	r16, r28
     d9c:	0f 5f       	subi	r16, 0xFF	; 255
     d9e:	1f 4f       	sbci	r17, 0xFF	; 255
     da0:	21 e0       	ldi	r18, 0x01	; 1
     da2:	ae 01       	movw	r20, r28
     da4:	4e 5f       	subi	r20, 0xFE	; 254
     da6:	5f 4f       	sbci	r21, 0xFF	; 255
     da8:	61 e0       	ldi	r22, 0x01	; 1
     daa:	80 ed       	ldi	r24, 0xD0	; 208
     dac:	0e 94 55 06 	call	0xcaa	; 0xcaa <i2cMasterTransferNI>
     db0:	89 81       	ldd	r24, Y+1	; 0x01
     db2:	99 27       	eor	r25, r25
     db4:	22 96       	adiw	r28, 0x02	; 2
     db6:	0f b6       	in	r0, 0x3f	; 63
     db8:	f8 94       	cli
     dba:	de bf       	out	0x3e, r29	; 62
     dbc:	0f be       	out	0x3f, r0	; 63
     dbe:	cd bf       	out	0x3d, r28	; 61
     dc0:	df 91       	pop	r29
     dc2:	cf 91       	pop	r28
     dc4:	1f 91       	pop	r17
     dc6:	0f 91       	pop	r16
     dc8:	08 95       	ret

00000dca <cc2420WriteReg>:


#include "cc2420.h"
	void cc2420WriteReg(u08 addr, u16 data)
	{
     dca:	0f 93       	push	r16
     dcc:	1f 93       	push	r17
     dce:	8b 01       	movw	r16, r22
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     dd0:	c4 98       	cbi	0x18, 4	; 24
		// send command
		spiTransferByte(addr);
     dd2:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
		// write data
		spiTransferByte(data>>8);
     dd6:	81 2f       	mov	r24, r17
     dd8:	99 27       	eor	r25, r25
     dda:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
		spiTransferByte(data);
     dde:	80 2f       	mov	r24, r16
     de0:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     de4:	c4 9a       	sbi	0x18, 4	; 24
     de6:	1f 91       	pop	r17
     de8:	0f 91       	pop	r16
     dea:	08 95       	ret

00000dec <cc2420WriteRam>:
	}

	void cc2420WriteRam(u16 addr, u08* data, u16 nBytes)
	{
     dec:	ef 92       	push	r14
     dee:	ff 92       	push	r15
     df0:	0f 93       	push	r16
     df2:	1f 93       	push	r17
     df4:	cf 93       	push	r28
     df6:	df 93       	push	r29
     df8:	8c 01       	movw	r16, r24
     dfa:	7b 01       	movw	r14, r22
     dfc:	ea 01       	movw	r28, r20
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     dfe:	c4 98       	cbi	0x18, 4	; 24
	// send command
		spiTransferByte(0x80|addr);
     e00:	80 68       	ori	r24, 0x80	; 128
     e02:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
		spiTransferByte((addr>>1) & 0xC0);
     e06:	16 95       	lsr	r17
     e08:	07 95       	ror	r16
     e0a:	80 2f       	mov	r24, r16
     e0c:	80 7c       	andi	r24, 0xC0	; 192
     e0e:	03 c0       	rjmp	.+6      	; 0xe16 <cc2420WriteRam+0x2a>
		while(nBytes--)
			spiTransferByte(*data++);
     e10:	f7 01       	movw	r30, r14
     e12:	81 91       	ld	r24, Z+
     e14:	7f 01       	movw	r14, r30
     e16:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     e1a:	21 97       	sbiw	r28, 0x01	; 1
     e1c:	ff ef       	ldi	r31, 0xFF	; 255
     e1e:	cf 3f       	cpi	r28, 0xFF	; 255
     e20:	df 07       	cpc	r29, r31
     e22:	b1 f7       	brne	.-20     	; 0xe10 <cc2420WriteRam+0x24>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e24:	c4 9a       	sbi	0x18, 4	; 24
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	1f 91       	pop	r17
     e2c:	0f 91       	pop	r16
     e2e:	ff 90       	pop	r15
     e30:	ef 90       	pop	r14
     e32:	08 95       	ret

00000e34 <cc2420WriteFifo>:
	 }

	void cc2420WriteFifo(u08* data, u16 nBytes)
	{
     e34:	0f 93       	push	r16
     e36:	1f 93       	push	r17
     e38:	cf 93       	push	r28
     e3a:	df 93       	push	r29
     e3c:	8c 01       	movw	r16, r24
     e3e:	eb 01       	movw	r28, r22
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     e40:	c4 98       	cbi	0x18, 4	; 24
		// send command
		spiTransferByte(CC2420_TXFIFO);
     e42:	8e e3       	ldi	r24, 0x3E	; 62
     e44:	03 c0       	rjmp	.+6      	; 0xe4c <cc2420WriteFifo+0x18>
		while(nBytes--)
			spiTransferByte(*data++);
     e46:	f8 01       	movw	r30, r16
     e48:	81 91       	ld	r24, Z+
     e4a:	8f 01       	movw	r16, r30
     e4c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     e50:	21 97       	sbiw	r28, 0x01	; 1
     e52:	ff ef       	ldi	r31, 0xFF	; 255
     e54:	cf 3f       	cpi	r28, 0xFF	; 255
     e56:	df 07       	cpc	r29, r31
     e58:	b1 f7       	brne	.-20     	; 0xe46 <cc2420WriteFifo+0x12>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e5a:	c4 9a       	sbi	0x18, 4	; 24
     e5c:	df 91       	pop	r29
     e5e:	cf 91       	pop	r28
     e60:	1f 91       	pop	r17
     e62:	0f 91       	pop	r16
     e64:	08 95       	ret

00000e66 <cc2420SetChannel>:
	}

	void cc2420SetChannel(u08 channel)
	{
     e66:	99 27       	eor	r25, r25
		u16 f;
	
		// Derive frequency programming from the given channel number
		f = (u16)(channel-11);	// Subtract the base channel 
		f = f + (f << 2);    	// Multiply with 5, which is the channel spacing
     e68:	9c 01       	movw	r18, r24
     e6a:	26 5a       	subi	r18, 0xA6	; 166
     e6c:	3e 4b       	sbci	r19, 0xBE	; 190
     e6e:	0b 97       	sbiw	r24, 0x0b	; 11
		f = f + 357 + 0x4000;	// 357 is 2405-2048, 0x4000 is LOCK_THR = 1
	
	    // Write it to the CC2420
		cc2420WriteReg(CC2420_FSCTRL, f);
     e70:	88 0f       	add	r24, r24
     e72:	99 1f       	adc	r25, r25
     e74:	88 0f       	add	r24, r24
     e76:	99 1f       	adc	r25, r25
     e78:	82 0f       	add	r24, r18
     e7a:	93 1f       	adc	r25, r19
     e7c:	bc 01       	movw	r22, r24
     e7e:	88 e1       	ldi	r24, 0x18	; 24
     e80:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>
     e84:	08 95       	ret

00000e86 <cc2420Command>:
	}


	void cc2420Command(u08 cmd)
	{
     e86:	c4 98       	cbi	0x18, 4	; 24
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// send command
		spiTransferByte(cmd);
     e88:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e8c:	c4 9a       	sbi	0x18, 4	; 24
     e8e:	08 95       	ret

00000e90 <cc2420GetStatus>:
	}


	u08 cc2420GetStatus(void)
	{
     e90:	c4 98       	cbi	0x18, 4	; 24
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// get status
		spiTransferByte(CC2420_SNOP);
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e98:	c4 9a       	sbi	0x18, 4	; 24
		// return the received data
		return inb(SPDR);
     e9a:	8f b1       	in	r24, 0x0f	; 15
	}
     e9c:	99 27       	eor	r25, r25
     e9e:	08 95       	ret

00000ea0 <cc2420ReadFifo>:
	    
void cc2420ReadFifo(u08* data, u16 nBytes)
{
     ea0:	0f 93       	push	r16
     ea2:	1f 93       	push	r17
     ea4:	cf 93       	push	r28
     ea6:	df 93       	push	r29
     ea8:	8c 01       	movw	r16, r24
     eaa:	eb 01       	movw	r28, r22
	// assert chip select
	cbi(PORTB, CC2420_PIN_CS);
     eac:	c4 98       	cbi	0x18, 4	; 24
	// send command
	spiTransferByte(CC2420_RXFIFO | 0x40);
     eae:	8f e7       	ldi	r24, 0x7F	; 127
     eb0:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     eb4:	06 c0       	rjmp	.+12     	; 0xec2 <cc2420ReadFifo+0x22>
	while(nBytes--)
		*data++ = spiTransferByte(0x00);
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     ebc:	f8 01       	movw	r30, r16
     ebe:	81 93       	st	Z+, r24
     ec0:	8f 01       	movw	r16, r30
     ec2:	21 97       	sbiw	r28, 0x01	; 1
     ec4:	ff ef       	ldi	r31, 0xFF	; 255
     ec6:	cf 3f       	cpi	r28, 0xFF	; 255
     ec8:	df 07       	cpc	r29, r31
     eca:	a9 f7       	brne	.-22     	; 0xeb6 <cc2420ReadFifo+0x16>
	// release chip select
	sbi(PORTB, CC2420_PIN_CS);
     ecc:	c4 9a       	sbi	0x18, 4	; 24
     ece:	df 91       	pop	r29
     ed0:	cf 91       	pop	r28
     ed2:	1f 91       	pop	r17
     ed4:	0f 91       	pop	r16
     ed6:	08 95       	ret

00000ed8 <cc2420DumpFifo>:
}

void cc2420DumpFifo(u16 nBytes)
{
     ed8:	cf 93       	push	r28
     eda:	df 93       	push	r29
     edc:	ec 01       	movw	r28, r24
	// assert chip select
	cbi(PORTB, CC2420_PIN_CS);
     ede:	c4 98       	cbi	0x18, 4	; 24
	// send command
	spiTransferByte(CC2420_RXFIFO | 0x40);
     ee0:	8f e7       	ldi	r24, 0x7F	; 127
     ee2:	01 c0       	rjmp	.+2      	; 0xee6 <cc2420DumpFifo+0xe>
	while(nBytes--)
		spiTransferByte(0x00);
     ee4:	80 e0       	ldi	r24, 0x00	; 0
     ee6:	0e 94 f6 03 	call	0x7ec	; 0x7ec <spiTransferByte>
     eea:	21 97       	sbiw	r28, 0x01	; 1
     eec:	8f ef       	ldi	r24, 0xFF	; 255
     eee:	cf 3f       	cpi	r28, 0xFF	; 255
     ef0:	d8 07       	cpc	r29, r24
     ef2:	c1 f7       	brne	.-16     	; 0xee4 <cc2420DumpFifo+0xc>
	// release chip select
	sbi(PORTB, CC2420_PIN_CS);
     ef4:	c4 9a       	sbi	0x18, 4	; 24
     ef6:	df 91       	pop	r29
     ef8:	cf 91       	pop	r28
     efa:	08 95       	ret

00000efc <cc2420SendPck>:
#include "packetsend.h"


u08 cc2420SendPck(BASIC_RF_TX_INFO *pRTI)
	{
     efc:	0f 93       	push	r16
     efe:	1f 93       	push	r17
     f00:	cf 93       	push	r28
     f02:	df 93       	push	r29
     f04:	cd b7       	in	r28, 0x3d	; 61
     f06:	de b7       	in	r29, 0x3e	; 62
     f08:	23 97       	sbiw	r28, 0x03	; 3
     f0a:	0f b6       	in	r0, 0x3f	; 63
     f0c:	f8 94       	cli
     f0e:	de bf       	out	0x3e, r29	; 62
     f10:	0f be       	out	0x3f, r0	; 63
     f12:	cd bf       	out	0x3d, r28	; 61
     f14:	8c 01       	movw	r16, r24
     	
	u16 frameControlField;
    u08 packetLength;
    u08 success;
    u08 spiStatusByte;
	u08 status;
	u08 _count;

    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
     f16:	83 99       	sbic	0x10, 3	; 16
     f18:	fe cf       	rjmp	.-4      	; 0xf16 <cc2420SendPck+0x1a>
     f1a:	86 99       	sbic	0x10, 6	; 16
     f1c:	fc cf       	rjmp	.-8      	; 0xf16 <cc2420SendPck+0x1a>
    //rprintf("inside send");


	// Flush the TX FIFO just in case...
	cc2420Command(CC2420_SFLUSHTX);
     f1e:	89 e0       	ldi	r24, 0x09	; 9
     f20:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
	    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
     f24:	f8 94       	cli

    // Turn on RX if necessary
    if (!rfSettings.receiveOn) cc2420Command(CC2420_SRXON);
     f26:	80 91 c8 01 	lds	r24, 0x01C8
     f2a:	88 23       	and	r24, r24
     f2c:	19 f4       	brne	.+6      	; 0xf34 <cc2420SendPck+0x38>
     f2e:	83 e0       	ldi	r24, 0x03	; 3
     f30:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>

    // Wait for the RSSI value to become valid
    do {
        status = cc2420GetStatus();
     f34:	0e 94 48 07 	call	0xe90	; 0xe90 <cc2420GetStatus>
    } while (!(status & (1 << CC2420_RSSI_VALID)));
     f38:	81 ff       	sbrs	r24, 1
     f3a:	fc cf       	rjmp	.-8      	; 0xf34 <cc2420SendPck+0x38>
	  

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    packetLength = pRTI->length + BASIC_RF_PACKET_OVERHEAD_SIZE;
     f3c:	f8 01       	movw	r30, r16
     f3e:	84 81       	ldd	r24, Z+4	; 0x04
     f40:	85 5f       	subi	r24, 0xF5	; 245
     f42:	89 83       	std	Y+1, r24	; 0x01
    cc2420WriteFifo((u08*)&packetLength, 1);               // Packet length
     f44:	61 e0       	ldi	r22, 0x01	; 1
     f46:	70 e0       	ldi	r23, 0x00	; 0
     f48:	ce 01       	movw	r24, r28
     f4a:	01 96       	adiw	r24, 0x01	; 1
     f4c:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>
    frameControlField = pRTI->ackRequest ? BASIC_RF_FCF_ACK : BASIC_RF_FCF_NOACK;
     f50:	f8 01       	movw	r30, r16
     f52:	87 81       	ldd	r24, Z+7	; 0x07
     f54:	88 23       	and	r24, r24
     f56:	19 f0       	breq	.+6      	; 0xf5e <cc2420SendPck+0x62>
     f58:	81 e6       	ldi	r24, 0x61	; 97
     f5a:	98 e8       	ldi	r25, 0x88	; 136
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <cc2420SendPck+0x66>
     f5e:	81 e4       	ldi	r24, 0x41	; 65
     f60:	98 e8       	ldi	r25, 0x88	; 136
     f62:	9b 83       	std	Y+3, r25	; 0x03
     f64:	8a 83       	std	Y+2, r24	; 0x02
    cc2420WriteFifo((u08*) &frameControlField, 2);         // Frame control field
     f66:	62 e0       	ldi	r22, 0x02	; 2
     f68:	70 e0       	ldi	r23, 0x00	; 0
     f6a:	ce 01       	movw	r24, r28
     f6c:	02 96       	adiw	r24, 0x02	; 2
     f6e:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.txSeqNumber, 1);    // Sequence number
     f72:	61 e0       	ldi	r22, 0x01	; 1
     f74:	70 e0       	ldi	r23, 0x00	; 0
     f76:	82 ec       	ldi	r24, 0xC2	; 194
     f78:	91 e0       	ldi	r25, 0x01	; 1
     f7a:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.panId, 2);          // Dest. PAN ID
     f7e:	62 e0       	ldi	r22, 0x02	; 2
     f80:	70 e0       	ldi	r23, 0x00	; 0
     f82:	84 ec       	ldi	r24, 0xC4	; 196
     f84:	91 e0       	ldi	r25, 0x01	; 1
     f86:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &pRTI->destAddr, 2);            // Dest. address
     f8a:	62 e0       	ldi	r22, 0x02	; 2
     f8c:	70 e0       	ldi	r23, 0x00	; 0
     f8e:	c8 01       	movw	r24, r16
     f90:	02 96       	adiw	r24, 0x02	; 2
     f92:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.nodeId, 2);         // Source address
     f96:	62 e0       	ldi	r22, 0x02	; 2
     f98:	70 e0       	ldi	r23, 0x00	; 0
     f9a:	86 ec       	ldi	r24, 0xC6	; 198
     f9c:	91 e0       	ldi	r25, 0x01	; 1
     f9e:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>
	cc2420WriteFifo((u08*) pRTI->pPayload, pRTI->length);  // Payload
     fa2:	f8 01       	movw	r30, r16
     fa4:	64 81       	ldd	r22, Z+4	; 0x04
     fa6:	77 27       	eor	r23, r23
     fa8:	85 81       	ldd	r24, Z+5	; 0x05
     faa:	96 81       	ldd	r25, Z+6	; 0x06
     fac:	0e 94 1a 07 	call	0xe34	; 0xe34 <cc2420WriteFifo>

// TX begins after the CCA check has passed
do {
		cc2420Command(CC2420_STXONCCA);
     fb0:	85 e0       	ldi	r24, 0x05	; 5
     fb2:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
		status = cc2420GetStatus();
     fb6:	0e 94 48 07 	call	0xe90	; 0xe90 <cc2420GetStatus>
		for(_count=0;_count<=100;_count++);
    } while (!(status & (1 << CC2420_TX_ACTIVE)));
     fba:	83 ff       	sbrs	r24, 3
     fbc:	f9 cf       	rjmp	.-14     	; 0xfb0 <cc2420SendPck+0xb4>

	// Wait for the transmission to begin before exiting (makes sure that this function cannot be called
	// a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
	while (!SFD_IS_1);
     fbe:	86 9b       	sbis	0x10, 6	; 16
     fc0:	fe cf       	rjmp	.-4      	; 0xfbe <cc2420SendPck+0xc2>
	success = TRUE;

	// Turn interrupts back on
	ENABLE_GLOBAL_INT();
     fc2:	78 94       	sei

    // Wait for the acknowledge to be received, if any
    if (pRTI->ackRequest) {
     fc4:	f8 01       	movw	r30, r16
     fc6:	87 81       	ldd	r24, Z+7	; 0x07
     fc8:	88 23       	and	r24, r24
     fca:	11 f4       	brne	.+4      	; 0xfd0 <cc2420SendPck+0xd4>
     fcc:	1f ef       	ldi	r17, 0xFF	; 255
     fce:	0a c0       	rjmp	.+20     	; 0xfe4 <cc2420SendPck+0xe8>
		rfSettings.ackReceived = FALSE;
     fd0:	10 92 c3 01 	sts	0x01C3, r1

		// Wait for the SFD to go low again
		while (SFD_IS_1);
     fd4:	86 99       	sbic	0x10, 6	; 16
     fd6:	fe cf       	rjmp	.-4      	; 0xfd4 <cc2420SendPck+0xd8>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fd8:	88 ea       	ldi	r24, 0xA8	; 168
     fda:	91 e6       	ldi	r25, 0x61	; 97
     fdc:	01 97       	sbiw	r24, 0x01	; 1
     fde:	f1 f7       	brne	.-4      	; 0xfdc <cc2420SendPck+0xe0>

        // We'll enter RX automatically, so just wait until we can be sure that the ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration, and a small margin
        _delay_ms(100);

		// If an acknowledgment has been received (by the FIFOP interrupt), the ackReceived flag should be set
		success = rfSettings.ackReceived;
     fe0:	10 91 c3 01 	lds	r17, 0x01C3
    }

	// Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
     fe4:	f8 94       	cli
	if (!rfSettings.receiveOn) cc2420Command(CC2420_SRFOFF);
     fe6:	80 91 c8 01 	lds	r24, 0x01C8
     fea:	88 23       	and	r24, r24
     fec:	19 f4       	brne	.+6      	; 0xff4 <cc2420SendPck+0xf8>
     fee:	86 e0       	ldi	r24, 0x06	; 6
     ff0:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
    ENABLE_GLOBAL_INT();
     ff4:	78 94       	sei

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
     ff6:	80 91 c2 01 	lds	r24, 0x01C2
     ffa:	8f 5f       	subi	r24, 0xFF	; 255
     ffc:	80 93 c2 01 	sts	0x01C2, r24
    return success;

	}
    1000:	81 2f       	mov	r24, r17
    1002:	99 27       	eor	r25, r25
    1004:	23 96       	adiw	r28, 0x03	; 3
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	f8 94       	cli
    100a:	de bf       	out	0x3e, r29	; 62
    100c:	0f be       	out	0x3f, r0	; 63
    100e:	cd bf       	out	0x3d, r28	; 61
    1010:	df 91       	pop	r29
    1012:	cf 91       	pop	r28
    1014:	1f 91       	pop	r17
    1016:	0f 91       	pop	r16
    1018:	08 95       	ret

0000101a <__vector_2>:
#include "packetrecieve.h"


ISR(INT1_vect) 
{
    101a:	1f 92       	push	r1
    101c:	0f 92       	push	r0
    101e:	0f b6       	in	r0, 0x3f	; 63
    1020:	0f 92       	push	r0
    1022:	11 24       	eor	r1, r1
    1024:	2f 93       	push	r18
    1026:	3f 93       	push	r19
    1028:	4f 93       	push	r20
    102a:	5f 93       	push	r21
    102c:	6f 93       	push	r22
    102e:	7f 93       	push	r23
    1030:	8f 93       	push	r24
    1032:	9f 93       	push	r25
    1034:	af 93       	push	r26
    1036:	bf 93       	push	r27
    1038:	ef 93       	push	r30
    103a:	ff 93       	push	r31
    103c:	cf 93       	push	r28
    103e:	df 93       	push	r29
    1040:	cd b7       	in	r28, 0x3d	; 61
    1042:	de b7       	in	r29, 0x3e	; 62
    1044:	25 97       	sbiw	r28, 0x05	; 5
    1046:	de bf       	out	0x3e, r29	; 62
    1048:	cd bf       	out	0x3d, r28	; 61
	u16 frameControlField;
	u08 length;
	u08 pFooter[2];

    // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
	if((FIFOP_IS_1) && (!(FIFO_IS_1))) {	   
    104a:	83 9b       	sbis	0x10, 3	; 16
    104c:	09 c0       	rjmp	.+18     	; 0x1060 <__vector_2+0x46>
    104e:	84 99       	sbic	0x10, 4	; 16
    1050:	07 c0       	rjmp	.+14     	; 0x1060 <__vector_2+0x46>
	    cc2420Command(CC2420_SFLUSHRX);
    1052:	88 e0       	ldi	r24, 0x08	; 8
    1054:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
	    cc2420Command(CC2420_SFLUSHRX);
    1058:	88 e0       	ldi	r24, 0x08	; 8
    105a:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
    105e:	87 c0       	rjmp	.+270    	; 0x116e <__vector_2+0x154>
	    return;
	}

	// Payload length
	cc2420ReadFifo(&length,1);
    1060:	61 e0       	ldi	r22, 0x01	; 1
    1062:	70 e0       	ldi	r23, 0x00	; 0
    1064:	ce 01       	movw	r24, r28
    1066:	01 96       	adiw	r24, 0x01	; 1
    1068:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>
	length &= BASIC_RF_LENGTH_MASK; // Ignore MSB
    106c:	89 81       	ldd	r24, Y+1	; 0x01
    106e:	8f 77       	andi	r24, 0x7F	; 127
    1070:	89 83       	std	Y+1, r24	; 0x01

    // Ignore the packet if the length is too short
    if (length < BASIC_RF_ACK_PACKET_SIZE) {
    1072:	85 30       	cpi	r24, 0x05	; 5
    1074:	10 f4       	brcc	.+4      	; 0x107a <__vector_2+0x60>
    	cc2420DumpFifo(length);
    1076:	99 27       	eor	r25, r25
    1078:	43 c0       	rjmp	.+134    	; 0x1100 <__vector_2+0xe6>

    // Otherwise, if the length is valid, then proceed with the rest of the packet
    } else {

        // Register the payload length
        rfSettings.pRxInfo->length = length - BASIC_RF_PACKET_OVERHEAD_SIZE;
    107a:	e0 91 c0 01 	lds	r30, 0x01C0
    107e:	f0 91 c1 01 	lds	r31, 0x01C1
    1082:	8b 50       	subi	r24, 0x0B	; 11
    1084:	85 83       	std	Z+5, r24	; 0x05

        // Read the frame control field and the data sequence number
        cc2420ReadFifo((u08*) &frameControlField, 2);
    1086:	62 e0       	ldi	r22, 0x02	; 2
    1088:	70 e0       	ldi	r23, 0x00	; 0
    108a:	ce 01       	movw	r24, r28
    108c:	04 96       	adiw	r24, 0x04	; 4
    108e:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>
        rfSettings.pRxInfo->ackRequest = !!(frameControlField & BASIC_RF_FCF_ACK_BM);
    1092:	e0 91 c0 01 	lds	r30, 0x01C0
    1096:	f0 91 c1 01 	lds	r31, 0x01C1
    109a:	8c 81       	ldd	r24, Y+4	; 0x04
    109c:	9d 81       	ldd	r25, Y+5	; 0x05
    109e:	a5 e0       	ldi	r26, 0x05	; 5
    10a0:	96 95       	lsr	r25
    10a2:	87 95       	ror	r24
    10a4:	aa 95       	dec	r26
    10a6:	e1 f7       	brne	.-8      	; 0x10a0 <__vector_2+0x86>
    10a8:	81 70       	andi	r24, 0x01	; 1
    10aa:	80 87       	std	Z+8, r24	; 0x08
    	cc2420ReadFifo(&rfSettings.pRxInfo->seqNumber,1);
    10ac:	80 91 c0 01 	lds	r24, 0x01C0
    10b0:	90 91 c1 01 	lds	r25, 0x01C1
    10b4:	61 e0       	ldi	r22, 0x01	; 1
    10b6:	70 e0       	ldi	r23, 0x00	; 0
    10b8:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>

		// Is this an acknowledgment packet?
    	if ((length == BASIC_RF_ACK_PACKET_SIZE) && (frameControlField == BASIC_RF_ACK_FCF) && (rfSettings.pRxInfo->seqNumber == rfSettings.txSeqNumber)) {
    10bc:	29 81       	ldd	r18, Y+1	; 0x01
    10be:	25 30       	cpi	r18, 0x05	; 5
    10c0:	d1 f4       	brne	.+52     	; 0x10f6 <__vector_2+0xdc>
    10c2:	8c 81       	ldd	r24, Y+4	; 0x04
    10c4:	9d 81       	ldd	r25, Y+5	; 0x05
    10c6:	02 97       	sbiw	r24, 0x02	; 2
    10c8:	c1 f4       	brne	.+48     	; 0x10fa <__vector_2+0xe0>
    10ca:	e0 91 c0 01 	lds	r30, 0x01C0
    10ce:	f0 91 c1 01 	lds	r31, 0x01C1
    10d2:	90 91 c2 01 	lds	r25, 0x01C2
    10d6:	80 81       	ld	r24, Z
    10d8:	89 17       	cp	r24, r25
    10da:	79 f4       	brne	.+30     	; 0x10fa <__vector_2+0xe0>

 	       	// Read the footer and check for CRC OK
			cc2420ReadFifo((u08*) pFooter, 2);
    10dc:	62 e0       	ldi	r22, 0x02	; 2
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	ce 01       	movw	r24, r28
    10e2:	02 96       	adiw	r24, 0x02	; 2
    10e4:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>

			// Indicate the successful ack reception (this flag is polled by the transmission routine)
			if (pFooter[1] & BASIC_RF_CRC_OK_BM) rfSettings.ackReceived = TRUE;
    10e8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ea:	87 ff       	sbrs	r24, 7
    10ec:	40 c0       	rjmp	.+128    	; 0x116e <__vector_2+0x154>
    10ee:	8f ef       	ldi	r24, 0xFF	; 255
    10f0:	80 93 c3 01 	sts	0x01C3, r24
    10f4:	3c c0       	rjmp	.+120    	; 0x116e <__vector_2+0x154>
 
		// Too small to be a valid packet?
		} else if (length < BASIC_RF_PACKET_OVERHEAD_SIZE) {
    10f6:	2b 30       	cpi	r18, 0x0B	; 11
    10f8:	30 f4       	brcc	.+12     	; 0x1106 <__vector_2+0xec>
			cc2420DumpFifo(length - 3);
    10fa:	82 2f       	mov	r24, r18
    10fc:	99 27       	eor	r25, r25
    10fe:	03 97       	sbiw	r24, 0x03	; 3
    1100:	0e 94 6c 07 	call	0xed8	; 0xed8 <cc2420DumpFifo>
    1104:	34 c0       	rjmp	.+104    	; 0x116e <__vector_2+0x154>
			return;

		// Receive the rest of the packet
		} else {

			// Skip the destination PAN and address (that's taken care of by harware address recognition!)
			cc2420DumpFifo(4);
    1106:	84 e0       	ldi	r24, 0x04	; 4
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	0e 94 6c 07 	call	0xed8	; 0xed8 <cc2420DumpFifo>

			// Read the source address
			cc2420ReadFifo((u08*) &rfSettings.pRxInfo->srcAddr, 2);
    110e:	80 91 c0 01 	lds	r24, 0x01C0
    1112:	90 91 c1 01 	lds	r25, 0x01C1
    1116:	62 e0       	ldi	r22, 0x02	; 2
    1118:	70 e0       	ldi	r23, 0x00	; 0
    111a:	01 96       	adiw	r24, 0x01	; 1
    111c:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>

			// Read the packet payload
			cc2420ReadFifo(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1120:	e0 91 c0 01 	lds	r30, 0x01C0
    1124:	f0 91 c1 01 	lds	r31, 0x01C1
    1128:	a0 91 c0 01 	lds	r26, 0x01C0
    112c:	b0 91 c1 01 	lds	r27, 0x01C1
    1130:	65 81       	ldd	r22, Z+5	; 0x05
    1132:	77 27       	eor	r23, r23
    1134:	fd 01       	movw	r30, r26
    1136:	86 81       	ldd	r24, Z+6	; 0x06
    1138:	97 81       	ldd	r25, Z+7	; 0x07
    113a:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>

			// Read the footer to get the RSSI value
			cc2420ReadFifo((BYTE*) pFooter, 2);
    113e:	62 e0       	ldi	r22, 0x02	; 2
    1140:	70 e0       	ldi	r23, 0x00	; 0
    1142:	ce 01       	movw	r24, r28
    1144:	02 96       	adiw	r24, 0x02	; 2
    1146:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420ReadFifo>
			rfSettings.pRxInfo->rssi = pFooter[0];
    114a:	e0 91 c0 01 	lds	r30, 0x01C0
    114e:	f0 91 c1 01 	lds	r31, 0x01C1
    1152:	8a 81       	ldd	r24, Y+2	; 0x02
    1154:	81 87       	std	Z+9, r24	; 0x09

			// Notify the application about the received _data_ packet if the CRC is OK
			if (((frameControlField & (BASIC_RF_FCF_BM)) == BASIC_RF_FCF_NOACK) && (pFooter[1] & BASIC_RF_CRC_OK_BM)) {
    1156:	8c 81       	ldd	r24, Y+4	; 0x04
    1158:	9d 81       	ldd	r25, Y+5	; 0x05
    115a:	8f 7d       	andi	r24, 0xDF	; 223
    115c:	81 54       	subi	r24, 0x41	; 65
    115e:	98 48       	sbci	r25, 0x88	; 136
    1160:	31 f4       	brne	.+12     	; 0x116e <__vector_2+0x154>
    1162:	8b 81       	ldd	r24, Y+3	; 0x03
    1164:	87 ff       	sbrs	r24, 7
    1166:	03 c0       	rjmp	.+6      	; 0x116e <__vector_2+0x154>
				//rfSettings.pRxInfo = basicRfReceivePacket(rfSettings.pRxInfo);
				flag=1;
    1168:	81 e0       	ldi	r24, 0x01	; 1
    116a:	80 93 72 00 	sts	0x0072, r24
    116e:	25 96       	adiw	r28, 0x05	; 5
    1170:	f8 94       	cli
    1172:	de bf       	out	0x3e, r29	; 62
    1174:	cd bf       	out	0x3d, r28	; 61
    1176:	df 91       	pop	r29
    1178:	cf 91       	pop	r28
    117a:	ff 91       	pop	r31
    117c:	ef 91       	pop	r30
    117e:	bf 91       	pop	r27
    1180:	af 91       	pop	r26
    1182:	9f 91       	pop	r25
    1184:	8f 91       	pop	r24
    1186:	7f 91       	pop	r23
    1188:	6f 91       	pop	r22
    118a:	5f 91       	pop	r21
    118c:	4f 91       	pop	r20
    118e:	3f 91       	pop	r19
    1190:	2f 91       	pop	r18
    1192:	0f 90       	pop	r0
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	0f 90       	pop	r0
    1198:	1f 90       	pop	r1
    119a:	18 95       	reti

0000119c <basicRfReceiveOn>:
			}
		}
    }

} // SIGNAL(SIG_INTERRUPT0)

void basicRfReceiveOn(void) 
{
    119c:	8f ef       	ldi	r24, 0xFF	; 255
    119e:	80 93 c8 01 	sts	0x01C8, r24
    rfSettings.receiveOn = TRUE;
	cc2420Command(CC2420_SRXON);
    11a2:	83 e0       	ldi	r24, 0x03	; 3
    11a4:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
	cc2420Command(CC2420_SFLUSHRX);
    11a8:	88 e0       	ldi	r24, 0x08	; 8
    11aa:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
	//rprintf("WW");
    ENABLE_FIFOP_INT();
    11ae:	8b b7       	in	r24, 0x3b	; 59
    11b0:	80 68       	ori	r24, 0x80	; 128
    11b2:	8b bf       	out	0x3b, r24	; 59
    11b4:	08 95       	ret

000011b6 <basicRfReceiveOff>:
} // basicRfReceiveOn

void basicRfReceiveOff(void) 
{
    11b6:	10 92 c8 01 	sts	0x01C8, r1
    rfSettings.receiveOn = FALSE;
	cc2420Command(CC2420_SRFOFF);
    11ba:	86 e0       	ldi	r24, 0x06	; 6
    11bc:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>
    DISABLE_FIFOP_INT();
    11c0:	8b b7       	in	r24, 0x3b	; 59
    11c2:	8f 77       	andi	r24, 0x7F	; 127
    11c4:	8b bf       	out	0x3b, r24	; 59
    11c6:	08 95       	ret

000011c8 <portInit>:

}

void portInit(void)
{
    11c8:	11 ba       	out	0x11, r1	; 17
    11ca:	81 b3       	in	r24, 0x11	; 17
    11cc:	84 bb       	out	0x14, r24	; 20
    11ce:	84 b3       	in	r24, 0x14	; 20
    11d0:	87 bb       	out	0x17, r24	; 23
    11d2:	87 b3       	in	r24, 0x17	; 23
    11d4:	8a bb       	out	0x1a, r24	; 26
	DDRA=DDRB=DDRC=DDRD=0;		// all inputs initially
	//sbi(DDRC,PC5);				// LDR current source enable
	sbi(DDRB,PB0);				// debug LED
    11d6:	b8 9a       	sbi	0x17, 0	; 23

	sbi(DDRB,PB3);				// reset pin of cc2420	
    11d8:	bb 9a       	sbi	0x17, 3	; 23
	sbi(DDRD,PD2);				// Vreg pin of cc2420
    11da:	8a 9a       	sbi	0x11, 2	; 17

	// disable the cc2420 while not in use 	
	DDRD |= ((1<<VREG)|(1<<3) |(1<<4) |(1<<5) |(1<<6) | (1<<7));
    11dc:	81 b3       	in	r24, 0x11	; 17
    11de:	8c 6f       	ori	r24, 0xFC	; 252
    11e0:	81 bb       	out	0x11, r24	; 17
	PORTD |= ((1<<VREG)|(1<<3) |(1<<4) |(1<<5) |(1<<6) );
    11e2:	82 b3       	in	r24, 0x12	; 18
    11e4:	8c 67       	ori	r24, 0x7C	; 124
    11e6:	82 bb       	out	0x12, r24	; 18
	PORTD &=  ~(1<<VREG); //Vreg OFF
    11e8:	92 98       	cbi	0x12, 2	; 18
	DDRC &= ((1<<0) | (1<<1));		
    11ea:	84 b3       	in	r24, 0x14	; 20
    11ec:	83 70       	andi	r24, 0x03	; 3
    11ee:	84 bb       	out	0x14, r24	; 20
	PORTC |= ((1<<0) | (1<<1));		//Pull up enabled for PortC 0 1
    11f0:	85 b3       	in	r24, 0x15	; 21
    11f2:	83 60       	ori	r24, 0x03	; 3
    11f4:	85 bb       	out	0x15, r24	; 21
    11f6:	08 95       	ret

000011f8 <rprintf1RamRom>:
	}
}

#ifdef RPRINTF_FLOAT
// *** rprintfFloat ***
// floating-point print
void rprintfFloat(char numDigits, double x)
{
	unsigned char firstplace = FALSE;
	unsigned char negative;
	unsigned char i, digit;
	double place = 1.0;
	
	// save sign
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
	
	// find starting digit place
	for(i=0; i<15; i++)
	{
		if((x/place) < 10.0)
			break;
		else
			place *= 10.0;
	}
	// print polarity character
	if(negative)
		rprintfChar('-');
	else
		rprintfChar('+');

	// print digits
	for(i=0; i<numDigits; i++)
	{
		digit = (x/place);

		if(digit | firstplace | (place == 1.0))
		{
			firstplace = TRUE;
			rprintfChar(digit+0x30);
		}
		else
			rprintfChar(' ');
		
		if(place == 1.0)
		{
			rprintfChar('.');
		}
		
		x -= (digit*place);
		place /= 10.0;
	}
}
#endif

#ifdef RPRINTF_SIMPLE
// *** rprintf1RamRom ***
// called by rprintf() - does a simple printf (supports %d, %x, %c)
// Supports:
// %d - decimal
// %x - hex
// %c - character
int rprintf1RamRom(unsigned char stringInRom, const char *format, ...)
{
    11f8:	9f 92       	push	r9
    11fa:	af 92       	push	r10
    11fc:	bf 92       	push	r11
    11fe:	cf 92       	push	r12
    1200:	df 92       	push	r13
    1202:	ef 92       	push	r14
    1204:	ff 92       	push	r15
    1206:	0f 93       	push	r16
    1208:	1f 93       	push	r17
    120a:	cf 93       	push	r28
    120c:	df 93       	push	r29
    120e:	cd b7       	in	r28, 0x3d	; 61
    1210:	de b7       	in	r29, 0x3e	; 62
    1212:	22 97       	sbiw	r28, 0x02	; 2
    1214:	0f b6       	in	r0, 0x3f	; 63
    1216:	f8 94       	cli
    1218:	de bf       	out	0x3e, r29	; 62
    121a:	0f be       	out	0x3f, r0	; 63
    121c:	cd bf       	out	0x3d, r28	; 61
    121e:	98 88       	ldd	r9, Y+16	; 0x10
    1220:	c9 88       	ldd	r12, Y+17	; 0x11
    1222:	da 88       	ldd	r13, Y+18	; 0x12
	// simple printf routine
	// define a global HexChars or use line below
	//static char HexChars[16] = "0123456789ABCDEF";
	char format_flag;
	unsigned int u_val, div_val, base;
	va_list ap;

	va_start(ap, format);
    1224:	ce 01       	movw	r24, r28
    1226:	43 96       	adiw	r24, 0x13	; 19
    1228:	9a 83       	std	Y+2, r25	; 0x02
    122a:	89 83       	std	Y+1, r24	; 0x01
    122c:	05 c0       	rjmp	.+10     	; 0x1238 <rprintf1RamRom+0x40>
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
		{	// Until '%' or '\0'
			if (!format_flag)
    122e:	88 23       	and	r24, r24
    1230:	09 f4       	brne	.+2      	; 0x1234 <rprintf1RamRom+0x3c>
    1232:	79 c0       	rjmp	.+242    	; 0x1326 <rprintf1RamRom+0x12e>
			{
				va_end(ap);
				return(0);
			}
			rprintfChar(format_flag);
    1234:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
    1238:	96 01       	movw	r18, r12
    123a:	2f 5f       	subi	r18, 0xFF	; 255
    123c:	3f 4f       	sbci	r19, 0xFF	; 255
    123e:	99 20       	and	r9, r9
    1240:	21 f0       	breq	.+8      	; 0x124a <rprintf1RamRom+0x52>
    1242:	f6 01       	movw	r30, r12
    1244:	69 01       	movw	r12, r18
    1246:	84 91       	lpm	r24, Z
    1248:	03 c0       	rjmp	.+6      	; 0x1250 <rprintf1RamRom+0x58>
    124a:	f6 01       	movw	r30, r12
    124c:	80 81       	ld	r24, Z
    124e:	69 01       	movw	r12, r18
    1250:	85 32       	cpi	r24, 0x25	; 37
    1252:	69 f7       	brne	.-38     	; 0x122e <rprintf1RamRom+0x36>
    1254:	2f 5f       	subi	r18, 0xFF	; 255
    1256:	3f 4f       	sbci	r19, 0xFF	; 255
		}

		switch (format_flag = READMEMBYTE(stringInRom,format++) )
    1258:	99 20       	and	r9, r9
    125a:	21 f0       	breq	.+8      	; 0x1264 <rprintf1RamRom+0x6c>
    125c:	f6 01       	movw	r30, r12
    125e:	69 01       	movw	r12, r18
    1260:	84 91       	lpm	r24, Z
    1262:	03 c0       	rjmp	.+6      	; 0x126a <rprintf1RamRom+0x72>
    1264:	f6 01       	movw	r30, r12
    1266:	80 81       	ld	r24, Z
    1268:	69 01       	movw	r12, r18
    126a:	84 36       	cpi	r24, 0x64	; 100
    126c:	09 f4       	brne	.+2      	; 0x1270 <rprintf1RamRom+0x78>
    126e:	51 c0       	rjmp	.+162    	; 0x1312 <rprintf1RamRom+0x11a>
    1270:	88 37       	cpi	r24, 0x78	; 120
    1272:	51 f0       	breq	.+20     	; 0x1288 <rprintf1RamRom+0x90>
    1274:	83 36       	cpi	r24, 0x63	; 99
    1276:	f1 f6       	brne	.-68     	; 0x1234 <rprintf1RamRom+0x3c>
		{
			case 'c': format_flag = va_arg(ap,int);
    1278:	e9 81       	ldd	r30, Y+1	; 0x01
    127a:	fa 81       	ldd	r31, Y+2	; 0x02
    127c:	32 96       	adiw	r30, 0x02	; 2
    127e:	fa 83       	std	Y+2, r31	; 0x02
    1280:	e9 83       	std	Y+1, r30	; 0x01
    1282:	32 97       	sbiw	r30, 0x02	; 2
    1284:	80 81       	ld	r24, Z
    1286:	d6 cf       	rjmp	.-84     	; 0x1234 <rprintf1RamRom+0x3c>
			default:  rprintfChar(format_flag); continue;
			case 'd': base = 10; div_val = 10000; goto CONVERSION_LOOP;
			case 'x': base = 16; div_val = 0x10;

			CONVERSION_LOOP:
			u_val = va_arg(ap,int);
    1288:	e9 81       	ldd	r30, Y+1	; 0x01
    128a:	fa 81       	ldd	r31, Y+2	; 0x02
    128c:	32 96       	adiw	r30, 0x02	; 2
    128e:	fa 83       	std	Y+2, r31	; 0x02
    1290:	e9 83       	std	Y+1, r30	; 0x01
    1292:	12 91       	ld	r17, -Z
    1294:	02 91       	ld	r16, -Z
    1296:	20 e1       	ldi	r18, 0x10	; 16
    1298:	e2 2e       	mov	r14, r18
    129a:	f1 2c       	mov	r15, r1
    129c:	90 e1       	ldi	r25, 0x10	; 16
    129e:	a9 2e       	mov	r10, r25
    12a0:	b1 2c       	mov	r11, r1
    12a2:	1e c0       	rjmp	.+60     	; 0x12e0 <rprintf1RamRom+0xe8>
			if (format_flag == 'd')
			{
				if (((int)u_val) < 0)
				{
					u_val = - u_val;
    12a4:	10 95       	com	r17
    12a6:	01 95       	neg	r16
    12a8:	1f 4f       	sbci	r17, 0xFF	; 255
					rprintfChar('-');
    12aa:	8d e2       	ldi	r24, 0x2D	; 45
    12ac:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
    12b0:	80 e1       	ldi	r24, 0x10	; 16
    12b2:	e8 2e       	mov	r14, r24
    12b4:	87 e2       	ldi	r24, 0x27	; 39
    12b6:	f8 2e       	mov	r15, r24
    12b8:	20 e0       	ldi	r18, 0x00	; 0
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	0b c0       	rjmp	.+22     	; 0x12d4 <rprintf1RamRom+0xdc>
				}
				while (div_val > 1 && div_val > u_val) div_val /= 10;
    12be:	c7 01       	movw	r24, r14
    12c0:	6a e0       	ldi	r22, 0x0A	; 10
    12c2:	70 e0       	ldi	r23, 0x00	; 0
    12c4:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
    12c8:	7b 01       	movw	r14, r22
    12ca:	2f 5f       	subi	r18, 0xFF	; 255
    12cc:	3f 4f       	sbci	r19, 0xFF	; 255
    12ce:	24 30       	cpi	r18, 0x04	; 4
    12d0:	31 05       	cpc	r19, r1
    12d2:	19 f0       	breq	.+6      	; 0x12da <rprintf1RamRom+0xe2>
    12d4:	0e 15       	cp	r16, r14
    12d6:	1f 05       	cpc	r17, r15
    12d8:	90 f3       	brcs	.-28     	; 0x12be <rprintf1RamRom+0xc6>
    12da:	ba e0       	ldi	r27, 0x0A	; 10
    12dc:	ab 2e       	mov	r10, r27
    12de:	b1 2c       	mov	r11, r1
			}
			do
			{
				rprintfChar(pgm_read_byte(HexChars+(u_val/div_val)));
    12e0:	c8 01       	movw	r24, r16
    12e2:	b7 01       	movw	r22, r14
    12e4:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
    12e8:	fb 01       	movw	r30, r22
    12ea:	e5 5a       	subi	r30, 0xA5	; 165
    12ec:	fe 4f       	sbci	r31, 0xFE	; 254
    12ee:	e4 91       	lpm	r30, Z
    12f0:	8e 2f       	mov	r24, r30
    12f2:	0e 94 59 01 	call	0x2b2	; 0x2b2 <rprintfChar>
				u_val %= div_val;
    12f6:	c8 01       	movw	r24, r16
    12f8:	b7 01       	movw	r22, r14
    12fa:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
    12fe:	8c 01       	movw	r16, r24
				div_val /= base;
    1300:	c7 01       	movw	r24, r14
    1302:	b5 01       	movw	r22, r10
    1304:	0e 94 9e 10 	call	0x213c	; 0x213c <__udivmodhi4>
    1308:	7b 01       	movw	r14, r22
			} while (div_val);
    130a:	67 2b       	or	r22, r23
    130c:	09 f4       	brne	.+2      	; 0x1310 <rprintf1RamRom+0x118>
    130e:	94 cf       	rjmp	.-216    	; 0x1238 <rprintf1RamRom+0x40>
    1310:	e7 cf       	rjmp	.-50     	; 0x12e0 <rprintf1RamRom+0xe8>
    1312:	e9 81       	ldd	r30, Y+1	; 0x01
    1314:	fa 81       	ldd	r31, Y+2	; 0x02
    1316:	32 96       	adiw	r30, 0x02	; 2
    1318:	fa 83       	std	Y+2, r31	; 0x02
    131a:	e9 83       	std	Y+1, r30	; 0x01
    131c:	12 91       	ld	r17, -Z
    131e:	02 91       	ld	r16, -Z
    1320:	11 23       	and	r17, r17
    1322:	34 f6       	brge	.-116    	; 0x12b0 <rprintf1RamRom+0xb8>
    1324:	bf cf       	rjmp	.-130    	; 0x12a4 <rprintf1RamRom+0xac>
		}
	}
	va_end(ap);
}
    1326:	80 e0       	ldi	r24, 0x00	; 0
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	22 96       	adiw	r28, 0x02	; 2
    132c:	0f b6       	in	r0, 0x3f	; 63
    132e:	f8 94       	cli
    1330:	de bf       	out	0x3e, r29	; 62
    1332:	0f be       	out	0x3f, r0	; 63
    1334:	cd bf       	out	0x3d, r28	; 61
    1336:	df 91       	pop	r29
    1338:	cf 91       	pop	r28
    133a:	1f 91       	pop	r17
    133c:	0f 91       	pop	r16
    133e:	ff 90       	pop	r15
    1340:	ef 90       	pop	r14
    1342:	df 90       	pop	r13
    1344:	cf 90       	pop	r12
    1346:	bf 90       	pop	r11
    1348:	af 90       	pop	r10
    134a:	9f 90       	pop	r9
    134c:	08 95       	ret

0000134e <applay>:

#if	defined(COORDINATOR) || \
	defined(REMOTENODE)  
void applay(void)
{
    134e:	8f 92       	push	r8
    1350:	9f 92       	push	r9
    1352:	af 92       	push	r10
    1354:	bf 92       	push	r11
    1356:	cf 92       	push	r12
    1358:	df 92       	push	r13
    135a:	ef 92       	push	r14
    135c:	ff 92       	push	r15
    135e:	0f 93       	push	r16
    1360:	1f 93       	push	r17
    1362:	cf 93       	push	r28
    1364:	df 93       	push	r29
    1366:	cd b7       	in	r28, 0x3d	; 61
    1368:	de b7       	in	r29, 0x3e	; 62
    136a:	c0 58       	subi	r28, 0x80	; 128
    136c:	d0 40       	sbci	r29, 0x00	; 0
    136e:	0f b6       	in	r0, 0x3f	; 63
    1370:	f8 94       	cli
    1372:	de bf       	out	0x3e, r29	; 62
    1374:	0f be       	out	0x3f, r0	; 63
    1376:	cd bf       	out	0x3d, r28	; 61
 u08 i,j,data,temp[128],payloadptr=0,val,sbyte1,sbyte2,ctmin,ct;
 u16 temper,k,ct1;

 //rprintf("inside applay");
  for(i=0;i<packet.nod;i++)
    1378:	90 91 48 01 	lds	r25, 0x0148
    137c:	20 e0       	ldi	r18, 0x00	; 0
    137e:	ae 01       	movw	r20, r28
    1380:	4f 5f       	subi	r20, 0xFF	; 255
    1382:	5f 4f       	sbci	r21, 0xFF	; 255
    1384:	0a c0       	rjmp	.+20     	; 0x139a <applay+0x4c>
  {
    temp[i]=packet.payload[i];
    1386:	e2 2f       	mov	r30, r18
    1388:	ff 27       	eor	r31, r31
    138a:	da 01       	movw	r26, r20
    138c:	ae 0f       	add	r26, r30
    138e:	bf 1f       	adc	r27, r31
    1390:	ed 5b       	subi	r30, 0xBD	; 189
    1392:	fe 4f       	sbci	r31, 0xFE	; 254
    1394:	86 81       	ldd	r24, Z+6	; 0x06
    1396:	8c 93       	st	X, r24
    1398:	2f 5f       	subi	r18, 0xFF	; 255
    139a:	29 17       	cp	r18, r25
    139c:	a1 f7       	brne	.-24     	; 0x1386 <applay+0x38>
	//rprintf("\n");
	//rprintfChar(temp[i]);
	//rprintf("NOD");
	//rprintf("%d",packet.nod);
  }

 rprintf("%d",packet.nod);
    139e:	89 2f       	mov	r24, r25
    13a0:	99 27       	eor	r25, r25
    13a2:	9f 93       	push	r25
    13a4:	8f 93       	push	r24
    13a6:	8f e2       	ldi	r24, 0x2F	; 47
    13a8:	91 e0       	ldi	r25, 0x01	; 1
    13aa:	9f 93       	push	r25
    13ac:	8f 93       	push	r24
    13ae:	81 e0       	ldi	r24, 0x01	; 1
    13b0:	8f 93       	push	r24
    13b2:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    13b6:	88 24       	eor	r8, r8
    13b8:	99 24       	eor	r9, r9
 // rprintfu08(packet.nod);
  for(i=0;i<packet.nod;i++)
    13ba:	0f 90       	pop	r0
    13bc:	0f 90       	pop	r0
    13be:	0f 90       	pop	r0
    13c0:	0f 90       	pop	r0
    13c2:	0f 90       	pop	r0
    13c4:	0d c2       	rjmp	.+1050   	; 0x17e0 <applay+0x492>
   {
   // rprintf("inside case");
     data=temp[i];
    13c6:	e8 2c       	mov	r14, r8
    13c8:	ff 24       	eor	r15, r15
    13ca:	5e 01       	movw	r10, r28
    13cc:	08 94       	sec
    13ce:	a1 1c       	adc	r10, r1
    13d0:	b1 1c       	adc	r11, r1
    13d2:	ae 0c       	add	r10, r14
    13d4:	bf 1c       	adc	r11, r15
    13d6:	f5 01       	movw	r30, r10
    13d8:	10 81       	ld	r17, Z
	 rprintf("\n");
    13da:	8d e2       	ldi	r24, 0x2D	; 45
    13dc:	91 e0       	ldi	r25, 0x01	; 1
    13de:	9f 93       	push	r25
    13e0:	8f 93       	push	r24
    13e2:	71 e0       	ldi	r23, 0x01	; 1
    13e4:	c7 2e       	mov	r12, r23
    13e6:	cf 92       	push	r12
    13e8:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
     rprintfu08(data);
    13ec:	81 2f       	mov	r24, r17
    13ee:	0e 94 b9 01 	call	0x372	; 0x372 <rprintfu08>

	  switch (data)
    13f2:	0f 90       	pop	r0
    13f4:	0f 90       	pop	r0
    13f6:	0f 90       	pop	r0
    13f8:	16 30       	cpi	r17, 0x06	; 6
    13fa:	09 f4       	brne	.+2      	; 0x13fe <applay+0xb0>
    13fc:	b4 c0       	rjmp	.+360    	; 0x1566 <applay+0x218>
    13fe:	17 30       	cpi	r17, 0x07	; 7
    1400:	90 f4       	brcc	.+36     	; 0x1426 <applay+0xd8>
    1402:	13 30       	cpi	r17, 0x03	; 3
    1404:	09 f4       	brne	.+2      	; 0x1408 <applay+0xba>
    1406:	4a c0       	rjmp	.+148    	; 0x149c <applay+0x14e>
    1408:	14 30       	cpi	r17, 0x04	; 4
    140a:	30 f4       	brcc	.+12     	; 0x1418 <applay+0xca>
    140c:	11 30       	cpi	r17, 0x01	; 1
    140e:	f1 f0       	breq	.+60     	; 0x144c <applay+0xfe>
    1410:	12 30       	cpi	r17, 0x02	; 2
    1412:	09 f0       	breq	.+2      	; 0x1416 <applay+0xc8>
    1414:	e4 c1       	rjmp	.+968    	; 0x17de <applay+0x490>
    1416:	26 c0       	rjmp	.+76     	; 0x1464 <applay+0x116>
    1418:	14 30       	cpi	r17, 0x04	; 4
    141a:	09 f4       	brne	.+2      	; 0x141e <applay+0xd0>
    141c:	55 c0       	rjmp	.+170    	; 0x14c8 <applay+0x17a>
    141e:	15 30       	cpi	r17, 0x05	; 5
    1420:	09 f0       	breq	.+2      	; 0x1424 <applay+0xd6>
    1422:	dd c1       	rjmp	.+954    	; 0x17de <applay+0x490>
    1424:	81 c0       	rjmp	.+258    	; 0x1528 <applay+0x1da>
    1426:	1b 3a       	cpi	r17, 0xAB	; 171
    1428:	09 f4       	brne	.+2      	; 0x142c <applay+0xde>
    142a:	5f c1       	rjmp	.+702    	; 0x16ea <applay+0x39c>
    142c:	1c 3a       	cpi	r17, 0xAC	; 172
    142e:	38 f4       	brcc	.+14     	; 0x143e <applay+0xf0>
    1430:	18 30       	cpi	r17, 0x08	; 8
    1432:	09 f4       	brne	.+2      	; 0x1436 <applay+0xe8>
    1434:	e9 c0       	rjmp	.+466    	; 0x1608 <applay+0x2ba>
    1436:	1a 3a       	cpi	r17, 0xAA	; 170
    1438:	09 f0       	breq	.+2      	; 0x143c <applay+0xee>
    143a:	d1 c1       	rjmp	.+930    	; 0x17de <applay+0x490>
    143c:	24 c1       	rjmp	.+584    	; 0x1686 <applay+0x338>
    143e:	1b 3b       	cpi	r17, 0xBB	; 187
    1440:	09 f4       	brne	.+2      	; 0x1444 <applay+0xf6>
    1442:	c3 c1       	rjmp	.+902    	; 0x17ca <applay+0x47c>
    1444:	1f 3f       	cpi	r17, 0xFF	; 255
    1446:	09 f0       	breq	.+2      	; 0x144a <applay+0xfc>
    1448:	ca c1       	rjmp	.+916    	; 0x17de <applay+0x490>
    144a:	a0 c1       	rjmp	.+832    	; 0x178c <applay+0x43e>
	   {

	    case TEMP:
	       //rprintf("inside temp");
		   temper=ds1624_readtemp();
    144c:	0e 94 cc 05 	call	0xb98	; 0xb98 <ds1624_readtemp>
		   packet.payload[payloadptr]=temper>>8;
    1450:	e9 2d       	mov	r30, r9
    1452:	ff 27       	eor	r31, r31
    1454:	ed 5b       	subi	r30, 0xBD	; 189
    1456:	fe 4f       	sbci	r31, 0xFE	; 254
    1458:	29 2f       	mov	r18, r25
    145a:	33 27       	eor	r19, r19
    145c:	26 83       	std	Z+6, r18	; 0x06
		   packet.payload[payloadptr+1]=temper&0xFF;
    145e:	87 83       	std	Z+7, r24	; 0x07
     	   payloadptr=payloadptr+2;
    1460:	f2 e0       	ldi	r31, 0x02	; 2
    1462:	30 c0       	rjmp	.+96     	; 0x14c4 <applay+0x176>
		    /*rprintf("Temp is: ");
            rprintfNum(10, 4, FALSE , ' ', temper>>8);
            rprintf(".");
            rprintfNum(10, 4, FALSE, '0', (10000*((u32)(temper&0x00FF)))/256 );*/
		   break;

        case LIGHT:
		   // rprintf("inside light");
		   j=a2dConvert8bit(A2DLIGHT);
    1464:	80 e0       	ldi	r24, 0x00	; 0
    1466:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <a2dConvert8bit>
	       j=(255-j)*100/255;
		   packet.payload[payloadptr]=j;
    146a:	e9 2d       	mov	r30, r9
    146c:	ff 27       	eor	r31, r31
    146e:	ed 5b       	subi	r30, 0xBD	; 189
    1470:	fe 4f       	sbci	r31, 0xFE	; 254
    1472:	2f ef       	ldi	r18, 0xFF	; 255
    1474:	30 e0       	ldi	r19, 0x00	; 0
    1476:	28 1b       	sub	r18, r24
    1478:	31 09       	sbc	r19, r1
    147a:	84 e6       	ldi	r24, 0x64	; 100
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	ac 01       	movw	r20, r24
    1480:	24 9f       	mul	r18, r20
    1482:	c0 01       	movw	r24, r0
    1484:	25 9f       	mul	r18, r21
    1486:	90 0d       	add	r25, r0
    1488:	34 9f       	mul	r19, r20
    148a:	90 0d       	add	r25, r0
    148c:	11 24       	eor	r1, r1
    148e:	6f ef       	ldi	r22, 0xFF	; 255
    1490:	70 e0       	ldi	r23, 0x00	; 0
    1492:	0e 94 b2 10 	call	0x2164	; 0x2164 <__divmodhi4>
    1496:	66 83       	std	Z+6, r22	; 0x06
		   payloadptr++;
    1498:	93 94       	inc	r9
    149a:	a1 c1       	rjmp	.+834    	; 0x17de <applay+0x490>
           break;

		case DATE:   
                  
           packet.payload[payloadptr]  =DS1307_get(0x04);
    149c:	09 2d       	mov	r16, r9
    149e:	11 27       	eor	r17, r17
    14a0:	84 e0       	ldi	r24, 0x04	; 4
    14a2:	0e 94 bf 06 	call	0xd7e	; 0xd7e <DS1307_get>
    14a6:	0d 5b       	subi	r16, 0xBD	; 189
    14a8:	1e 4f       	sbci	r17, 0xFE	; 254
    14aa:	f8 01       	movw	r30, r16
    14ac:	86 83       	std	Z+6, r24	; 0x06
		   packet.payload[payloadptr+1]=DS1307_get(0x05);
    14ae:	85 e0       	ldi	r24, 0x05	; 5
    14b0:	0e 94 bf 06 	call	0xd7e	; 0xd7e <DS1307_get>
    14b4:	f8 01       	movw	r30, r16
    14b6:	87 83       	std	Z+7, r24	; 0x07
           packet.payload[payloadptr+2]=DS1307_get(0x06);
    14b8:	86 e0       	ldi	r24, 0x06	; 6
    14ba:	0e 94 bf 06 	call	0xd7e	; 0xd7e <DS1307_get>
    14be:	f8 01       	movw	r30, r16
    14c0:	80 87       	std	Z+8, r24	; 0x08
		  
     	   payloadptr=payloadptr+3;
    14c2:	f3 e0       	ldi	r31, 0x03	; 3
    14c4:	9f 0e       	add	r9, r31
    14c6:	8b c1       	rjmp	.+790    	; 0x17de <applay+0x490>
		   break;

        case TIME:
	       rprintf("inside time"); 
    14c8:	81 e2       	ldi	r24, 0x21	; 33
    14ca:	91 e0       	ldi	r25, 0x01	; 1
    14cc:	9f 93       	push	r25
    14ce:	8f 93       	push	r24
    14d0:	cf 92       	push	r12
    14d2:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		   packet.payload[payloadptr]  =DS1307_get(0x01);
    14d6:	e9 2c       	mov	r14, r9
    14d8:	ff 24       	eor	r15, r15
    14da:	81 e0       	ldi	r24, 0x01	; 1
    14dc:	0e 94 bf 06 	call	0xd7e	; 0xd7e <DS1307_get>
    14e0:	23 e4       	ldi	r18, 0x43	; 67
    14e2:	31 e0       	ldi	r19, 0x01	; 1
    14e4:	e2 0e       	add	r14, r18
    14e6:	f3 1e       	adc	r15, r19
    14e8:	f7 01       	movw	r30, r14
    14ea:	86 83       	std	Z+6, r24	; 0x06
		   val= DS1307_get(0x02);
    14ec:	82 e0       	ldi	r24, 0x02	; 2
    14ee:	0e 94 bf 06 	call	0xd7e	; 0xd7e <DS1307_get>
    14f2:	18 2f       	mov	r17, r24
		   rprintf("%d",val);
    14f4:	99 27       	eor	r25, r25
    14f6:	9f 93       	push	r25
    14f8:	8f 93       	push	r24
    14fa:	8e e1       	ldi	r24, 0x1E	; 30
    14fc:	91 e0       	ldi	r25, 0x01	; 1
    14fe:	9f 93       	push	r25
    1500:	8f 93       	push	r24
    1502:	cf 92       	push	r12
    1504:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
           packet.payload[payloadptr+1]=val&0x1F;
    1508:	81 2f       	mov	r24, r17
    150a:	8f 71       	andi	r24, 0x1F	; 31
    150c:	f7 01       	movw	r30, r14
    150e:	87 83       	std	Z+7, r24	; 0x07
		   packet.payload[payloadptr+2]=(val>>5)&1;//
    1510:	12 95       	swap	r17
    1512:	16 95       	lsr	r17
    1514:	17 70       	andi	r17, 0x07	; 7
    1516:	11 70       	andi	r17, 0x01	; 1
    1518:	10 87       	std	Z+8, r17	; 0x08
     	   payloadptr=payloadptr+2;
    151a:	f2 e0       	ldi	r31, 0x02	; 2
    151c:	9f 0e       	add	r9, r31
		   break;
    151e:	2d b7       	in	r18, 0x3d	; 61
    1520:	3e b7       	in	r19, 0x3e	; 62
    1522:	28 5f       	subi	r18, 0xF8	; 248
    1524:	3f 4f       	sbci	r19, 0xFF	; 255
    1526:	a9 c0       	rjmp	.+338    	; 0x167a <applay+0x32c>

		case ROOMLIST:
		  strcpy(&packet.payload[payloadptr],"ROOM1");
    1528:	89 2d       	mov	r24, r9
    152a:	99 27       	eor	r25, r25
    152c:	60 e6       	ldi	r22, 0x60	; 96
    152e:	70 e0       	ldi	r23, 0x00	; 0
    1530:	87 5b       	subi	r24, 0xB7	; 183
    1532:	9e 4f       	sbci	r25, 0xFE	; 254
    1534:	0e 94 97 10 	call	0x212e	; 0x212e <strcpy>
		  payloadptr=payloadptr+6;
    1538:	36 e0       	ldi	r19, 0x06	; 6
    153a:	93 0e       	add	r9, r19
          strcpy(&packet.payload[payloadptr],"ROOM2");
    153c:	89 2d       	mov	r24, r9
    153e:	99 27       	eor	r25, r25
    1540:	66 e6       	ldi	r22, 0x66	; 102
    1542:	70 e0       	ldi	r23, 0x00	; 0
    1544:	87 5b       	subi	r24, 0xB7	; 183
    1546:	9e 4f       	sbci	r25, 0xFE	; 254
    1548:	0e 94 97 10 	call	0x212e	; 0x212e <strcpy>
          payloadptr=payloadptr+6;
    154c:	46 e0       	ldi	r20, 0x06	; 6
    154e:	94 0e       	add	r9, r20
          strcpy(&packet.payload[payloadptr],"ROOM3");
    1550:	89 2d       	mov	r24, r9
    1552:	99 27       	eor	r25, r25
    1554:	6c e6       	ldi	r22, 0x6C	; 108
    1556:	70 e0       	ldi	r23, 0x00	; 0
    1558:	87 5b       	subi	r24, 0xB7	; 183
    155a:	9e 4f       	sbci	r25, 0xFE	; 254
    155c:	0e 94 97 10 	call	0x212e	; 0x212e <strcpy>
		  payloadptr=payloadptr+6;
    1560:	56 e0       	ldi	r21, 0x06	; 6
    1562:	95 0e       	add	r9, r21
    1564:	3c c1       	rjmp	.+632    	; 0x17de <applay+0x490>
		  break;
		   
        case TIMECHG:
		 rprintf("INside TImechg");
    1566:	8f e0       	ldi	r24, 0x0F	; 15
    1568:	91 e0       	ldi	r25, 0x01	; 1
    156a:	9f 93       	push	r25
    156c:	8f 93       	push	r24
    156e:	cf 92       	push	r12
    1570:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		 rprintf("%d",temp[i+1]);
    1574:	f5 01       	movw	r30, r10
    1576:	d1 80       	ldd	r13, Z+1	; 0x01
    1578:	8d 2d       	mov	r24, r13
    157a:	99 27       	eor	r25, r25
    157c:	9f 93       	push	r25
    157e:	8f 93       	push	r24
    1580:	8c e0       	ldi	r24, 0x0C	; 12
    1582:	91 e0       	ldi	r25, 0x01	; 1
    1584:	9f 93       	push	r25
    1586:	8f 93       	push	r24
    1588:	cf 92       	push	r12
    158a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		 rprintf("%d",temp[i+2]);
    158e:	f5 01       	movw	r30, r10
    1590:	e2 80       	ldd	r14, Z+2	; 0x02
    1592:	0e 2d       	mov	r16, r14
    1594:	11 27       	eor	r17, r17
    1596:	1f 93       	push	r17
    1598:	0f 93       	push	r16
    159a:	89 e0       	ldi	r24, 0x09	; 9
    159c:	91 e0       	ldi	r25, 0x01	; 1
    159e:	9f 93       	push	r25
    15a0:	8f 93       	push	r24
    15a2:	cf 92       	push	r12
    15a4:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		 rprintf("--%x--",(temp[i+2]&0x5F) + ( temp[i+3] << 5));
    15a8:	f5 01       	movw	r30, r10
    15aa:	f3 80       	ldd	r15, Z+3	; 0x03
    15ac:	0f 75       	andi	r16, 0x5F	; 95
    15ae:	10 70       	andi	r17, 0x00	; 0
    15b0:	8f 2d       	mov	r24, r15
    15b2:	99 27       	eor	r25, r25
    15b4:	55 e0       	ldi	r21, 0x05	; 5
    15b6:	88 0f       	add	r24, r24
    15b8:	99 1f       	adc	r25, r25
    15ba:	5a 95       	dec	r21
    15bc:	e1 f7       	brne	.-8      	; 0x15b6 <applay+0x268>
    15be:	08 0f       	add	r16, r24
    15c0:	19 1f       	adc	r17, r25
    15c2:	1f 93       	push	r17
    15c4:	0f 93       	push	r16
    15c6:	82 e0       	ldi	r24, 0x02	; 2
    15c8:	91 e0       	ldi	r25, 0x01	; 1
    15ca:	9f 93       	push	r25
    15cc:	8f 93       	push	r24
    15ce:	cf 92       	push	r12
    15d0:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>

         DS1307_settime( 0x40 | (temp[i+2]&0x5F) + ( temp[i+3] << 5) ,temp[i+1],0);		// Set Time (hh:mm:ss) 
    15d4:	ff e5       	ldi	r31, 0x5F	; 95
    15d6:	ef 22       	and	r14, r31
    15d8:	ff 0c       	add	r15, r15
    15da:	ff 0c       	add	r15, r15
    15dc:	ff 0c       	add	r15, r15
    15de:	ff 0c       	add	r15, r15
    15e0:	ff 0c       	add	r15, r15
    15e2:	ef 0c       	add	r14, r15
    15e4:	40 e0       	ldi	r20, 0x00	; 0
    15e6:	6d 2d       	mov	r22, r13
    15e8:	8e 2d       	mov	r24, r14
    15ea:	80 64       	ori	r24, 0x40	; 64
    15ec:	0e 94 18 06 	call	0xc30	; 0xc30 <DS1307_settime>
         i=i+3;
    15f0:	23 e0       	ldi	r18, 0x03	; 3
    15f2:	82 0e       	add	r8, r18
		  //call the function set time and set date  in DS1307
		  break;
    15f4:	4d b7       	in	r20, 0x3d	; 61
    15f6:	5e b7       	in	r21, 0x3e	; 62
    15f8:	4e 5e       	subi	r20, 0xEE	; 238
    15fa:	5f 4f       	sbci	r21, 0xFF	; 255
    15fc:	0f b6       	in	r0, 0x3f	; 63
    15fe:	f8 94       	cli
    1600:	5e bf       	out	0x3e, r21	; 62
    1602:	0f be       	out	0x3f, r0	; 63
    1604:	4d bf       	out	0x3d, r20	; 61
    1606:	eb c0       	rjmp	.+470    	; 0x17de <applay+0x490>

         case DATECHG:
		 rprintf("INside Datechg");
    1608:	83 ef       	ldi	r24, 0xF3	; 243
    160a:	90 e0       	ldi	r25, 0x00	; 0
    160c:	9f 93       	push	r25
    160e:	8f 93       	push	r24
    1610:	cf 92       	push	r12
    1612:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		 rprintf("%d",temp[i+1]);
    1616:	f5 01       	movw	r30, r10
    1618:	f1 80       	ldd	r15, Z+1	; 0x01
    161a:	8f 2d       	mov	r24, r15
    161c:	99 27       	eor	r25, r25
    161e:	9f 93       	push	r25
    1620:	8f 93       	push	r24
    1622:	80 ef       	ldi	r24, 0xF0	; 240
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	9f 93       	push	r25
    1628:	8f 93       	push	r24
    162a:	cf 92       	push	r12
    162c:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		 rprintf("%d",temp[i+2]);
    1630:	f5 01       	movw	r30, r10
    1632:	02 81       	ldd	r16, Z+2	; 0x02
    1634:	80 2f       	mov	r24, r16
    1636:	99 27       	eor	r25, r25
    1638:	9f 93       	push	r25
    163a:	8f 93       	push	r24
    163c:	8d ee       	ldi	r24, 0xED	; 237
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	9f 93       	push	r25
    1642:	8f 93       	push	r24
    1644:	cf 92       	push	r12
    1646:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		 rprintf("%d",temp[i+3]);
    164a:	f5 01       	movw	r30, r10
    164c:	13 81       	ldd	r17, Z+3	; 0x03
    164e:	81 2f       	mov	r24, r17
    1650:	99 27       	eor	r25, r25
    1652:	9f 93       	push	r25
    1654:	8f 93       	push	r24
    1656:	8a ee       	ldi	r24, 0xEA	; 234
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	9f 93       	push	r25
    165c:	8f 93       	push	r24
    165e:	cf 92       	push	r12
    1660:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
         DS1307_setdate(temp[i+1],temp[i+2],temp[i+3]);
    1664:	41 2f       	mov	r20, r17
    1666:	60 2f       	mov	r22, r16
    1668:	8f 2d       	mov	r24, r15
    166a:	0e 94 36 06 	call	0xc6c	; 0xc6c <DS1307_setdate>
		 i=i+3;
    166e:	f3 e0       	ldi	r31, 0x03	; 3
    1670:	8f 0e       	add	r8, r31
		 break;
    1672:	2d b7       	in	r18, 0x3d	; 61
    1674:	3e b7       	in	r19, 0x3e	; 62
    1676:	2e 5e       	subi	r18, 0xEE	; 238
    1678:	3f 4f       	sbci	r19, 0xFF	; 255
    167a:	0f b6       	in	r0, 0x3f	; 63
    167c:	f8 94       	cli
    167e:	3e bf       	out	0x3e, r19	; 62
    1680:	0f be       	out	0x3f, r0	; 63
    1682:	2d bf       	out	0x3d, r18	; 61
    1684:	ac c0       	rjmp	.+344    	; 0x17de <applay+0x490>
       //list of switches in any room
      
      case SWTCH:
	     rprintf("INside Switch");
    1686:	8c ed       	ldi	r24, 0xDC	; 220
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	9f 93       	push	r25
    168c:	8f 93       	push	r24
    168e:	cf 92       	push	r12
    1690:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    1694:	0f 90       	pop	r0
    1696:	0f 90       	pop	r0
    1698:	0f 90       	pop	r0
    169a:	80 91 42 01 	lds	r24, 0x0142
    169e:	88 23       	and	r24, r24
    16a0:	e1 f3       	breq	.-8      	; 0x169a <applay+0x34c>
    16a2:	85 e5       	ldi	r24, 0x55	; 85
    16a4:	8c b9       	out	0x0c, r24	; 12
    16a6:	10 92 42 01 	sts	0x0142, r1
    16aa:	80 91 42 01 	lds	r24, 0x0142
    16ae:	88 23       	and	r24, r24
    16b0:	e1 f3       	breq	.-8      	; 0x16aa <applay+0x35c>
    16b2:	8a ea       	ldi	r24, 0xAA	; 170
    16b4:	8c b9       	out	0x0c, r24	; 12
    16b6:	10 92 42 01 	sts	0x0142, r1
     //   while(1)
//		 {
       	/*for(i=0;i<5;i++)
		  sbyte1=(sbyte1<<1) + ((temp[i*7 + 6]==0xff)?1:0);
       	for(i=5;i<10;i++)
		  sbyte2=(sbyte2<<1) + ((temp[i*7 + 6]==0xff)?1:0);*/
	    

        
		uartSendByte(0x55);
       	uartSendByte(0xaa);

	/*	ctmin=DS1307_get(0x01);
		ctmin=temp[i+2]-ctmin;
        for(ct=0;ct<ctmin;ct++)
		{
         for(ct1=0;ct1<300;ct1++)
		   _delay_ms(200);
		}
*/
        uartSendByte(temp[i+1]);
    16ba:	fe 01       	movw	r30, r28
    16bc:	ee 0d       	add	r30, r14
    16be:	ff 1d       	adc	r31, r15
    16c0:	92 81       	ldd	r25, Z+2	; 0x02
    16c2:	80 91 42 01 	lds	r24, 0x0142
    16c6:	88 23       	and	r24, r24
    16c8:	e1 f3       	breq	.-8      	; 0x16c2 <applay+0x374>
    16ca:	9c b9       	out	0x0c, r25	; 12
    16cc:	10 92 42 01 	sts	0x0142, r1
        uartSendByte(temp[i+2]);
    16d0:	ec 0e       	add	r14, r28
    16d2:	fd 1e       	adc	r15, r29
    16d4:	f7 01       	movw	r30, r14
    16d6:	93 81       	ldd	r25, Z+3	; 0x03
    16d8:	80 91 42 01 	lds	r24, 0x0142
    16dc:	88 23       	and	r24, r24
    16de:	e1 f3       	breq	.-8      	; 0x16d8 <applay+0x38a>
    16e0:	9c b9       	out	0x0c, r25	; 12
    16e2:	10 92 42 01 	sts	0x0142, r1
		  	//uartSendByte(0x55);

		 /*
          for(i=0;i<5;i++)
 		  _delay_ms(100);
		  uartSendByte(0x55);
		  for(i=0;i<5;i++)
 		  _delay_ms(100);
		  uartSendByte(0xaa);*/

		   i=i+2;
    16e6:	f2 e0       	ldi	r31, 0x02	; 2
    16e8:	6e c0       	rjmp	.+220    	; 0x17c6 <applay+0x478>
		  //i=i+3;
		  //break;
//		  }
 		
        break;//break for case SWITCHLIST
       case SCHEDULE:
	     rprintf("Inside Schedule");
    16ea:	8c ec       	ldi	r24, 0xCC	; 204
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	9f 93       	push	r25
    16f0:	8f 93       	push	r24
    16f2:	cf 92       	push	r12
    16f4:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
        nh=( (temp[i+1] & 0xf0) >> 4 );
    16f8:	f5 01       	movw	r30, r10
    16fa:	81 81       	ldd	r24, Z+1	; 0x01
    16fc:	99 27       	eor	r25, r25
    16fe:	9c 01       	movw	r18, r24
    1700:	44 e0       	ldi	r20, 0x04	; 4
    1702:	36 95       	lsr	r19
    1704:	27 95       	ror	r18
    1706:	4a 95       	dec	r20
    1708:	e1 f7       	brne	.-8      	; 0x1702 <applay+0x3b4>
    170a:	20 93 5a 02 	sts	0x025A, r18
        nm=( (temp[i+1] & 0x0f) << 2 ) | ((temp[i+2] & 0xc0) >> 6);
    170e:	22 81       	ldd	r18, Z+2	; 0x02
    1710:	33 27       	eor	r19, r19
    1712:	8f 70       	andi	r24, 0x0F	; 15
    1714:	90 70       	andi	r25, 0x00	; 0
    1716:	88 0f       	add	r24, r24
    1718:	99 1f       	adc	r25, r25
    171a:	88 0f       	add	r24, r24
    171c:	99 1f       	adc	r25, r25
    171e:	a9 01       	movw	r20, r18
    1720:	16 e0       	ldi	r17, 0x06	; 6
    1722:	56 95       	lsr	r21
    1724:	47 95       	ror	r20
    1726:	1a 95       	dec	r17
    1728:	e1 f7       	brne	.-8      	; 0x1722 <applay+0x3d4>
    172a:	84 2b       	or	r24, r20
    172c:	80 93 d6 01 	sts	0x01D6, r24
		nap11= (temp[i+2] & 0x20)?1:0;
    1730:	b5 e0       	ldi	r27, 0x05	; 5
    1732:	36 95       	lsr	r19
    1734:	27 95       	ror	r18
    1736:	ba 95       	dec	r27
    1738:	e1 f7       	brne	.-8      	; 0x1732 <applay+0x3e4>
    173a:	21 70       	andi	r18, 0x01	; 1
    173c:	20 93 57 02 	sts	0x0257, r18

  
        fh=( (temp[i+3] & 0xf0) >> 4 );
    1740:	83 81       	ldd	r24, Z+3	; 0x03
    1742:	99 27       	eor	r25, r25
    1744:	9c 01       	movw	r18, r24
    1746:	a4 e0       	ldi	r26, 0x04	; 4
    1748:	36 95       	lsr	r19
    174a:	27 95       	ror	r18
    174c:	aa 95       	dec	r26
    174e:	e1 f7       	brne	.-8      	; 0x1748 <applay+0x3fa>
    1750:	20 93 41 01 	sts	0x0141, r18
        fm=( (temp[i+3] & 0x0f) << 2 ) | ((temp[i+4] & 0xc0) >> 6);
    1754:	24 81       	ldd	r18, Z+4	; 0x04
    1756:	33 27       	eor	r19, r19
    1758:	8f 70       	andi	r24, 0x0F	; 15
    175a:	90 70       	andi	r25, 0x00	; 0
    175c:	88 0f       	add	r24, r24
    175e:	99 1f       	adc	r25, r25
    1760:	88 0f       	add	r24, r24
    1762:	99 1f       	adc	r25, r25
    1764:	a9 01       	movw	r20, r18
    1766:	66 e0       	ldi	r22, 0x06	; 6
    1768:	56 95       	lsr	r21
    176a:	47 95       	ror	r20
    176c:	6a 95       	dec	r22
    176e:	e1 f7       	brne	.-8      	; 0x1768 <applay+0x41a>
    1770:	84 2b       	or	r24, r20
    1772:	80 93 c9 01 	sts	0x01C9, r24
		fap11= (temp[i+4] & 0x20)?1:0;
    1776:	45 e0       	ldi	r20, 0x05	; 5
    1778:	36 95       	lsr	r19
    177a:	27 95       	ror	r18
    177c:	4a 95       	dec	r20
    177e:	e1 f7       	brne	.-8      	; 0x1778 <applay+0x42a>
    1780:	21 70       	andi	r18, 0x01	; 1
    1782:	20 93 58 02 	sts	0x0258, r18

		

    //  nh=9; nm=21;
	//  fh=9; fm=22;


        i=i+4;
    1786:	f4 e0       	ldi	r31, 0x04	; 4
    1788:	8f 0e       	add	r8, r31
    178a:	26 c0       	rjmp	.+76     	; 0x17d8 <applay+0x48a>

        break;
    178c:	8e 01       	movw	r16, r28
    178e:	0e 5f       	subi	r16, 0xFE	; 254
    1790:	1f 4f       	sbci	r17, 0xFF	; 255

		case PRINT1:
		  for(k=1;k<99;k++)
		    rprintf("%d",temp[k]);
    1792:	f8 01       	movw	r30, r16
    1794:	81 91       	ld	r24, Z+
    1796:	8f 01       	movw	r16, r30
    1798:	99 27       	eor	r25, r25
    179a:	9f 93       	push	r25
    179c:	8f 93       	push	r24
    179e:	89 ec       	ldi	r24, 0xC9	; 201
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	9f 93       	push	r25
    17a4:	8f 93       	push	r24
    17a6:	81 e0       	ldi	r24, 0x01	; 1
    17a8:	8f 93       	push	r24
    17aa:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    17ae:	0f 90       	pop	r0
    17b0:	0f 90       	pop	r0
    17b2:	0f 90       	pop	r0
    17b4:	0f 90       	pop	r0
    17b6:	0f 90       	pop	r0
    17b8:	ce 01       	movw	r24, r28
    17ba:	8c 59       	subi	r24, 0x9C	; 156
    17bc:	9f 4f       	sbci	r25, 0xFF	; 255
    17be:	08 17       	cp	r16, r24
    17c0:	19 07       	cpc	r17, r25
    17c2:	39 f7       	brne	.-50     	; 0x1792 <applay+0x444>
			 i=i+100;
    17c4:	f4 e6       	ldi	r31, 0x64	; 100
    17c6:	8f 0e       	add	r8, r31
    17c8:	0a c0       	rjmp	.+20     	; 0x17de <applay+0x490>
        break;

		case PIR:
		    rprintf("MOTION DETECTED");
    17ca:	89 eb       	ldi	r24, 0xB9	; 185
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	9f 93       	push	r25
    17d0:	8f 93       	push	r24
    17d2:	cf 92       	push	r12
    17d4:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    17d8:	0f 90       	pop	r0
    17da:	0f 90       	pop	r0
    17dc:	0f 90       	pop	r0
    17de:	83 94       	inc	r8
    17e0:	80 91 48 01 	lds	r24, 0x0148
    17e4:	88 16       	cp	r8, r24
    17e6:	08 f4       	brcc	.+2      	; 0x17ea <applay+0x49c>
    17e8:	ee cd       	rjmp	.-1060   	; 0x13c6 <applay+0x78>
	  }
	  
  }
   packet.nod=payloadptr+1;
    17ea:	93 94       	inc	r9
    17ec:	90 92 48 01 	sts	0x0148, r9
    17f0:	c0 58       	subi	r28, 0x80	; 128
    17f2:	df 4f       	sbci	r29, 0xFF	; 255
    17f4:	0f b6       	in	r0, 0x3f	; 63
    17f6:	f8 94       	cli
    17f8:	de bf       	out	0x3e, r29	; 62
    17fa:	0f be       	out	0x3f, r0	; 63
    17fc:	cd bf       	out	0x3d, r28	; 61
    17fe:	df 91       	pop	r29
    1800:	cf 91       	pop	r28
    1802:	1f 91       	pop	r17
    1804:	0f 91       	pop	r16
    1806:	ff 90       	pop	r15
    1808:	ef 90       	pop	r14
    180a:	df 90       	pop	r13
    180c:	cf 90       	pop	r12
    180e:	bf 90       	pop	r11
    1810:	af 90       	pop	r10
    1812:	9f 90       	pop	r9
    1814:	8f 90       	pop	r8
    1816:	08 95       	ret

00001818 <nwkpacketsend>:

#include "nwkpacketsend.h"

u08 nwkpacketsend(u08 direction,u16 srcaddr,u16 dstaddr, u08 nod, u16 macdst)
{
    1818:	0f 93       	push	r16
    181a:	1f 93       	push	r17
u08 i_s,success=1;
packet.direction = direction;
    181c:	80 93 43 01 	sts	0x0143, r24
packet.srcaddr= srcaddr;
    1820:	70 93 45 01 	sts	0x0145, r23
    1824:	60 93 44 01 	sts	0x0144, r22
packet.dstaddr= dstaddr;
    1828:	50 93 47 01 	sts	0x0147, r21
    182c:	40 93 46 01 	sts	0x0146, r20
packet.nod=nod;
    1830:	20 93 48 01 	sts	0x0148, r18

rfTxInfo.length  = 6+(packet.nod);
    1834:	2a 5f       	subi	r18, 0xFA	; 250
    1836:	20 93 5f 02 	sts	0x025F, r18
    183a:	26 50       	subi	r18, 0x06	; 6
rfTxInfo.destAddr = macdst;
    183c:	10 93 5e 02 	sts	0x025E, r17
    1840:	00 93 5d 02 	sts	0x025D, r16

pTxBuffer[0]=packet.direction;
    1844:	80 93 6d 02 	sts	0x026D, r24
pTxBuffer[1]=packet.srcaddr&0xFF;
    1848:	60 93 6e 02 	sts	0x026E, r22
pTxBuffer[2]=packet.srcaddr>>8;
    184c:	67 2f       	mov	r22, r23
    184e:	77 27       	eor	r23, r23
    1850:	60 93 6f 02 	sts	0x026F, r22
pTxBuffer[3]=packet.dstaddr&0xFF;
    1854:	40 93 70 02 	sts	0x0270, r20
pTxBuffer[4]=packet.dstaddr>>8;
    1858:	85 2f       	mov	r24, r21
    185a:	99 27       	eor	r25, r25
    185c:	80 93 71 02 	sts	0x0271, r24
pTxBuffer[5]=packet.nod;
    1860:	20 93 72 02 	sts	0x0272, r18
rprintf("send%d",packet.dstaddr);
    1864:	5f 93       	push	r21
    1866:	4f 93       	push	r20
    1868:	80 e5       	ldi	r24, 0x50	; 80
    186a:	91 e0       	ldi	r25, 0x01	; 1
    186c:	9f 93       	push	r25
    186e:	8f 93       	push	r24
    1870:	81 e0       	ldi	r24, 0x01	; 1
    1872:	8f 93       	push	r24
    1874:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
for(i_s=6;i_s<packet.nod+6;i_s++) 
    1878:	80 91 48 01 	lds	r24, 0x0148
    187c:	28 2f       	mov	r18, r24
    187e:	33 27       	eor	r19, r19
    1880:	2a 5f       	subi	r18, 0xFA	; 250
    1882:	3f 4f       	sbci	r19, 0xFF	; 255
    1884:	96 e0       	ldi	r25, 0x06	; 6
    1886:	0f 90       	pop	r0
    1888:	0f 90       	pop	r0
    188a:	0f 90       	pop	r0
    188c:	0f 90       	pop	r0
    188e:	0f 90       	pop	r0
    1890:	08 c0       	rjmp	.+16     	; 0x18a2 <nwkpacketsend+0x8a>
 pTxBuffer[i_s]=packet.payload[i_s-6];
    1892:	fd 01       	movw	r30, r26
    1894:	ed 5b       	subi	r30, 0xBD	; 189
    1896:	fe 4f       	sbci	r31, 0xFE	; 254
    1898:	80 81       	ld	r24, Z
    189a:	a3 59       	subi	r26, 0x93	; 147
    189c:	bd 4f       	sbci	r27, 0xFD	; 253
    189e:	8c 93       	st	X, r24
    18a0:	9f 5f       	subi	r25, 0xFF	; 255
    18a2:	a9 2f       	mov	r26, r25
    18a4:	bb 27       	eor	r27, r27
    18a6:	a2 17       	cp	r26, r18
    18a8:	b3 07       	cpc	r27, r19
    18aa:	9c f3       	brlt	.-26     	; 0x1892 <nwkpacketsend+0x7a>
    18ac:	10 e0       	ldi	r17, 0x00	; 0
    18ae:	09 c0       	rjmp	.+18     	; 0x18c2 <nwkpacketsend+0xaa>

i_s=0;
 while(!cc2420SendPck(&rfTxInfo))
 {
  i_s++;
    18b0:	1f 5f       	subi	r17, 0xFF	; 255
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18b2:	84 ed       	ldi	r24, 0xD4	; 212
    18b4:	90 e3       	ldi	r25, 0x30	; 48
    18b6:	01 97       	sbiw	r24, 0x01	; 1
    18b8:	f1 f7       	brne	.-4      	; 0x18b6 <nwkpacketsend+0x9e>
  _delay_ms(50);
  if(i_s>5)
    18ba:	16 30       	cpi	r17, 0x06	; 6
    18bc:	11 f4       	brne	.+4      	; 0x18c2 <nwkpacketsend+0xaa>
    18be:	80 e0       	ldi	r24, 0x00	; 0
    18c0:	07 c0       	rjmp	.+14     	; 0x18d0 <nwkpacketsend+0xb8>
    18c2:	8b e5       	ldi	r24, 0x5B	; 91
    18c4:	92 e0       	ldi	r25, 0x02	; 2
    18c6:	0e 94 7e 07 	call	0xefc	; 0xefc <cc2420SendPck>
    18ca:	88 23       	and	r24, r24
    18cc:	89 f3       	breq	.-30     	; 0x18b0 <nwkpacketsend+0x98>
    18ce:	81 e0       	ldi	r24, 0x01	; 1
   {
    success=0; 
    break;
   }
 }
return success;
}
    18d0:	99 27       	eor	r25, r25
    18d2:	1f 91       	pop	r17
    18d4:	0f 91       	pop	r16
    18d6:	08 95       	ret

000018d8 <nwkpacketrec>:
    18d8:	ff 92       	push	r15
    18da:	0f 93       	push	r16
    18dc:	1f 93       	push	r17
    18de:	e0 91 c0 01 	lds	r30, 0x01C0
    18e2:	f0 91 c1 01 	lds	r31, 0x01C1
    18e6:	06 80       	ldd	r0, Z+6	; 0x06
    18e8:	f7 81       	ldd	r31, Z+7	; 0x07
    18ea:	e0 2d       	mov	r30, r0
    18ec:	80 81       	ld	r24, Z
    18ee:	80 93 43 01 	sts	0x0143, r24
    18f2:	e0 91 c0 01 	lds	r30, 0x01C0
    18f6:	f0 91 c1 01 	lds	r31, 0x01C1
    18fa:	06 80       	ldd	r0, Z+6	; 0x06
    18fc:	f7 81       	ldd	r31, Z+7	; 0x07
    18fe:	e0 2d       	mov	r30, r0
    1900:	21 81       	ldd	r18, Z+1	; 0x01
    1902:	33 27       	eor	r19, r19
    1904:	30 93 45 01 	sts	0x0145, r19
    1908:	20 93 44 01 	sts	0x0144, r18
    190c:	e0 91 c0 01 	lds	r30, 0x01C0
    1910:	f0 91 c1 01 	lds	r31, 0x01C1
    1914:	06 80       	ldd	r0, Z+6	; 0x06
    1916:	f7 81       	ldd	r31, Z+7	; 0x07
    1918:	e0 2d       	mov	r30, r0
    191a:	82 81       	ldd	r24, Z+2	; 0x02
    191c:	99 27       	eor	r25, r25
    191e:	98 2f       	mov	r25, r24
    1920:	88 27       	eor	r24, r24
    1922:	28 2b       	or	r18, r24
    1924:	39 2b       	or	r19, r25
    1926:	30 93 45 01 	sts	0x0145, r19
    192a:	20 93 44 01 	sts	0x0144, r18
    192e:	e0 91 c0 01 	lds	r30, 0x01C0
    1932:	f0 91 c1 01 	lds	r31, 0x01C1
    1936:	06 80       	ldd	r0, Z+6	; 0x06
    1938:	f7 81       	ldd	r31, Z+7	; 0x07
    193a:	e0 2d       	mov	r30, r0
    193c:	23 81       	ldd	r18, Z+3	; 0x03
    193e:	33 27       	eor	r19, r19
    1940:	30 93 47 01 	sts	0x0147, r19
    1944:	20 93 46 01 	sts	0x0146, r18
    1948:	e0 91 c0 01 	lds	r30, 0x01C0
    194c:	f0 91 c1 01 	lds	r31, 0x01C1
    1950:	06 80       	ldd	r0, Z+6	; 0x06
    1952:	f7 81       	ldd	r31, Z+7	; 0x07
    1954:	e0 2d       	mov	r30, r0
    1956:	84 81       	ldd	r24, Z+4	; 0x04
    1958:	99 27       	eor	r25, r25
    195a:	98 2f       	mov	r25, r24
    195c:	88 27       	eor	r24, r24
    195e:	28 2b       	or	r18, r24
    1960:	39 2b       	or	r19, r25
    1962:	30 93 47 01 	sts	0x0147, r19
    1966:	20 93 46 01 	sts	0x0146, r18
    196a:	e0 91 c0 01 	lds	r30, 0x01C0
    196e:	f0 91 c1 01 	lds	r31, 0x01C1
    1972:	06 80       	ldd	r0, Z+6	; 0x06
    1974:	f7 81       	ldd	r31, Z+7	; 0x07
    1976:	e0 2d       	mov	r30, r0
    1978:	85 81       	ldd	r24, Z+5	; 0x05
    197a:	80 93 48 01 	sts	0x0148, r24
    197e:	96 e0       	ldi	r25, 0x06	; 6
    1980:	10 c0       	rjmp	.+32     	; 0x19a2 <nwkpacketrec+0xca>
    1982:	e0 91 c0 01 	lds	r30, 0x01C0
    1986:	f0 91 c1 01 	lds	r31, 0x01C1
    198a:	a9 2f       	mov	r26, r25
    198c:	bb 27       	eor	r27, r27
    198e:	06 80       	ldd	r0, Z+6	; 0x06
    1990:	f7 81       	ldd	r31, Z+7	; 0x07
    1992:	e0 2d       	mov	r30, r0
    1994:	ea 0f       	add	r30, r26
    1996:	fb 1f       	adc	r31, r27
    1998:	80 81       	ld	r24, Z
    199a:	ad 5b       	subi	r26, 0xBD	; 189
    199c:	be 4f       	sbci	r27, 0xFE	; 254
    199e:	8c 93       	st	X, r24
    19a0:	9f 5f       	subi	r25, 0xFF	; 255
    19a2:	e0 91 c0 01 	lds	r30, 0x01C0
    19a6:	f0 91 c1 01 	lds	r31, 0x01C1
    19aa:	85 81       	ldd	r24, Z+5	; 0x05
    19ac:	98 17       	cp	r25, r24
    19ae:	48 f3       	brcs	.-46     	; 0x1982 <nwkpacketrec+0xaa>
    19b0:	80 91 46 01 	lds	r24, 0x0146
    19b4:	90 91 47 01 	lds	r25, 0x0147
    19b8:	9f 93       	push	r25
    19ba:	8f 93       	push	r24
    19bc:	82 e4       	ldi	r24, 0x42	; 66
    19be:	91 e0       	ldi	r25, 0x01	; 1
    19c0:	9f 93       	push	r25
    19c2:	8f 93       	push	r24
    19c4:	a1 e0       	ldi	r26, 0x01	; 1
    19c6:	fa 2e       	mov	r15, r26
    19c8:	ff 92       	push	r15
    19ca:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    19ce:	40 91 46 01 	lds	r20, 0x0146
    19d2:	50 91 47 01 	lds	r21, 0x0147
    19d6:	0f 90       	pop	r0
    19d8:	0f 90       	pop	r0
    19da:	0f 90       	pop	r0
    19dc:	0f 90       	pop	r0
    19de:	0f 90       	pop	r0
    19e0:	82 e1       	ldi	r24, 0x12	; 18
    19e2:	46 34       	cpi	r20, 0x46	; 70
    19e4:	58 07       	cpc	r21, r24
    19e6:	a1 f4       	brne	.+40     	; 0x1a10 <nwkpacketrec+0x138>
    19e8:	0e 94 a7 09 	call	0x134e	; 0x134e <applay>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    19ec:	88 ea       	ldi	r24, 0xA8	; 168
    19ee:	91 e6       	ldi	r25, 0x61	; 97
    19f0:	01 97       	sbiw	r24, 0x01	; 1
    19f2:	f1 f7       	brne	.-4      	; 0x19f0 <nwkpacketrec+0x118>
    19f4:	40 91 44 01 	lds	r20, 0x0144
    19f8:	50 91 45 01 	lds	r21, 0x0145
    19fc:	02 e3       	ldi	r16, 0x32	; 50
    19fe:	12 e1       	ldi	r17, 0x12	; 18
    1a00:	20 91 48 01 	lds	r18, 0x0148
    1a04:	66 e4       	ldi	r22, 0x46	; 70
    1a06:	72 e1       	ldi	r23, 0x12	; 18
    1a08:	82 e0       	ldi	r24, 0x02	; 2
    1a0a:	0e 94 0c 0c 	call	0x1818	; 0x1818 <nwkpacketsend>
    1a0e:	2c c0       	rjmp	.+88     	; 0x1a68 <nwkpacketrec+0x190>
    1a10:	60 91 44 01 	lds	r22, 0x0144
    1a14:	70 91 45 01 	lds	r23, 0x0145
    1a18:	8a 01       	movw	r16, r20
    1a1a:	20 91 48 01 	lds	r18, 0x0148
    1a1e:	80 91 43 01 	lds	r24, 0x0143
    1a22:	0e 94 0c 0c 	call	0x1818	; 0x1818 <nwkpacketsend>
    1a26:	88 23       	and	r24, r24
    1a28:	19 f0       	breq	.+6      	; 0x1a30 <nwkpacketrec+0x158>
    1a2a:	8a e3       	ldi	r24, 0x3A	; 58
    1a2c:	91 e0       	ldi	r25, 0x01	; 1
    1a2e:	14 c0       	rjmp	.+40     	; 0x1a58 <nwkpacketrec+0x180>
    1a30:	8e e4       	ldi	r24, 0x4E	; 78
    1a32:	80 93 49 01 	sts	0x0149, r24
    1a36:	81 e4       	ldi	r24, 0x41	; 65
    1a38:	80 93 4a 01 	sts	0x014A, r24
    1a3c:	40 91 44 01 	lds	r20, 0x0144
    1a40:	50 91 45 01 	lds	r21, 0x0145
    1a44:	8a 01       	movw	r16, r20
    1a46:	20 91 48 01 	lds	r18, 0x0148
    1a4a:	66 e4       	ldi	r22, 0x46	; 70
    1a4c:	72 e1       	ldi	r23, 0x12	; 18
    1a4e:	8f ef       	ldi	r24, 0xFF	; 255
    1a50:	0e 94 0c 0c 	call	0x1818	; 0x1818 <nwkpacketsend>
    1a54:	82 e3       	ldi	r24, 0x32	; 50
    1a56:	91 e0       	ldi	r25, 0x01	; 1
    1a58:	9f 93       	push	r25
    1a5a:	8f 93       	push	r24
    1a5c:	ff 92       	push	r15
    1a5e:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    1a62:	0f 90       	pop	r0
    1a64:	0f 90       	pop	r0
    1a66:	0f 90       	pop	r0
    1a68:	1f 91       	pop	r17
    1a6a:	0f 91       	pop	r16
    1a6c:	ff 90       	pop	r15
    1a6e:	08 95       	ret

00001a70 <cc2420Init>:

#include "cc2420init.h"

void cc2420Init(BASIC_RF_RX_INFO *pRRI,u08 channel, u16 panId, u16 nodeId)
	{
    1a70:	ff 92       	push	r15
    1a72:	0f 93       	push	r16
    1a74:	1f 93       	push	r17
    1a76:	cf 93       	push	r28
    1a78:	df 93       	push	r29
    1a7a:	cd b7       	in	r28, 0x3d	; 61
    1a7c:	de b7       	in	r29, 0x3e	; 62
    1a7e:	24 97       	sbiw	r28, 0x04	; 4
    1a80:	0f b6       	in	r0, 0x3f	; 63
    1a82:	f8 94       	cli
    1a84:	de bf       	out	0x3e, r29	; 62
    1a86:	0f be       	out	0x3f, r0	; 63
    1a88:	cd bf       	out	0x3d, r28	; 61
    1a8a:	8c 01       	movw	r16, r24
    1a8c:	f6 2e       	mov	r15, r22
    1a8e:	5a 83       	std	Y+2, r21	; 0x02
    1a90:	49 83       	std	Y+1, r20	; 0x01
    1a92:	3c 83       	std	Y+4, r19	; 0x04
    1a94:	2b 83       	std	Y+3, r18	; 0x03
	    FIFOP_INT_INIT();
    1a96:	85 b7       	in	r24, 0x35	; 53
    1a98:	8c 60       	ori	r24, 0x0C	; 12
    1a9a:	85 bf       	out	0x35, r24	; 53
    1a9c:	8a b7       	in	r24, 0x3a	; 58
    1a9e:	80 68       	ori	r24, 0x80	; 128
    1aa0:	8a bf       	out	0x3a, r24	; 58
        ENABLE_FIFOP_INT();
    1aa2:	8b b7       	in	r24, 0x3b	; 59
    1aa4:	80 68       	ori	r24, 0x80	; 128
    1aa6:	8b bf       	out	0x3b, r24	; 59

		DISABLE_GLOBAL_INT();
    1aa8:	f8 94       	cli
		spiInit();
    1aaa:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <spiInit>
		sbi(DDRB,CC2420_PIN_CS);
    1aae:	bc 9a       	sbi	0x17, 4	; 23
		sbi(PORTB,CC2420_PIN_CS);
    1ab0:	c4 9a       	sbi	0x18, 4	; 24

		cbi(CC2420_CTRL_DDR,CC2420_PIN_FIFO);
    1ab2:	8c 98       	cbi	0x11, 4	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_FIFOP);
    1ab4:	8b 98       	cbi	0x11, 3	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_CCA);
    1ab6:	8d 98       	cbi	0x11, 5	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_SFD);
    1ab8:	8e 98       	cbi	0x11, 6	; 17
		sbi(CC2420_CTRL_PORT,CC2420_PIN_FIFO);
    1aba:	94 9a       	sbi	0x12, 4	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_FIFOP);
    1abc:	93 9a       	sbi	0x12, 3	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_CCA);
    1abe:	95 9a       	sbi	0x12, 5	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_SFD);
    1ac0:	96 9a       	sbi	0x12, 6	; 18

		// soft-reset chip
		cc2420WriteReg(CC2420_MAIN,0x0000);
    1ac2:	60 e0       	ldi	r22, 0x00	; 0
    1ac4:	70 e0       	ldi	r23, 0x00	; 0
    1ac6:	80 e1       	ldi	r24, 0x10	; 16
    1ac8:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>
		cc2420WriteReg(CC2420_MAIN,0xF800);
    1acc:	60 e0       	ldi	r22, 0x00	; 0
    1ace:	78 ef       	ldi	r23, 0xF8	; 248
    1ad0:	80 e1       	ldi	r24, 0x10	; 16
    1ad2:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>
		// turn on oscillator
		cc2420Command(CC2420_SXOSCON);
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	0e 94 43 07 	call	0xe86	; 0xe86 <cc2420Command>

		// prepare registers

		cc2420WriteReg(CC2420_SYNCWORD, 0xA70F);	// Sync word...
    1adc:	6f e0       	ldi	r22, 0x0F	; 15
    1ade:	77 ea       	ldi	r23, 0xA7	; 167
    1ae0:	84 e1       	ldi	r24, 0x14	; 20
    1ae2:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>

	    cc2420WriteReg(CC2420_MDMCTRL0,	0x0AF2);	// Turn on automatic packet acknowledgment
    1ae6:	62 ef       	ldi	r22, 0xF2	; 242
    1ae8:	7a e0       	ldi	r23, 0x0A	; 10
    1aea:	81 e1       	ldi	r24, 0x11	; 17
    1aec:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>
	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x0AC2);	// Auto ack & crc turned off
	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x0AE2);	// Auto ack turned off & crc turned on

	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x02E2);	//Addr Recognition is turned off

		cc2420WriteReg(CC2420_MDMCTRL1,	0x0500);	// Set the correlation threshold = 20
    1af0:	60 e0       	ldi	r22, 0x00	; 0
    1af2:	75 e0       	ldi	r23, 0x05	; 5
    1af4:	82 e1       	ldi	r24, 0x12	; 18
    1af6:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>
		cc2420WriteReg(CC2420_DACTST  , 0x0000);
    1afa:	60 e0       	ldi	r22, 0x00	; 0
    1afc:	70 e0       	ldi	r23, 0x00	; 0
    1afe:	8e e2       	ldi	r24, 0x2E	; 46
    1b00:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>

	//	cc2420WriteReg(CC2420_MDMCTRL1,	0x000C);	// Set the correlation threshold = 20 + infinte Tx.
	//	cc2420WriteReg(CC2420_DACTST,0x1800);

	//	cc2420WriteReg(CC2420_IOCFG0,	0x007F);	// Set the FIFOP threshold to maximum
	//	cc2420WriteReg(CC2420_IOCFG0,	0x0003);	// Set the FIFOP threshold to 3
		cc2420WriteReg(CC2420_IOCFG0,	0x0040);	// Set the FIFOP threshold to 64
    1b04:	60 e4       	ldi	r22, 0x40	; 64
    1b06:	70 e0       	ldi	r23, 0x00	; 0
    1b08:	8c e1       	ldi	r24, 0x1C	; 28
    1b0a:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>

	//	cc2420WriteReg(CC2420_IOCFG0,	0x00A0);	// Set the FIFOP threshold to 64 & Inverted SFD Polarity


	//	cc2420WriteReg(CC2420_IOCFG0,	0x0001);	// Set the FIFOP threshold to minimum

		cc2420WriteReg(CC2420_SECCTRL0,	0x01C4);	// Turn off "Security enable"
    1b0e:	64 ec       	ldi	r22, 0xC4	; 196
    1b10:	71 e0       	ldi	r23, 0x01	; 1
    1b12:	89 e1       	ldi	r24, 0x19	; 25
    1b14:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>
		cc2420WriteReg(CC2420_TXCTRL, 0xA0FF);
    1b18:	6f ef       	ldi	r22, 0xFF	; 255
    1b1a:	70 ea       	ldi	r23, 0xA0	; 160
    1b1c:	85 e1       	ldi	r24, 0x15	; 21
    1b1e:	0e 94 e5 06 	call	0xdca	; 0xdca <cc2420WriteReg>


		// set radio channel
		cc2420SetChannel(channel);
    1b22:	8f 2d       	mov	r24, r15
    1b24:	0e 94 33 07 	call	0xe66	; 0xe66 <cc2420SetChannel>
		ENABLE_GLOBAL_INT();
    1b28:	78 94       	sei
		    rfSettings.pRxInfo = pRRI;
    1b2a:	10 93 c1 01 	sts	0x01C1, r17
    1b2e:	00 93 c0 01 	sts	0x01C0, r16
	        rfSettings.panId = panId;
    1b32:	89 81       	ldd	r24, Y+1	; 0x01
    1b34:	9a 81       	ldd	r25, Y+2	; 0x02
    1b36:	90 93 c5 01 	sts	0x01C5, r25
    1b3a:	80 93 c4 01 	sts	0x01C4, r24
	        rfSettings.nodeId = nodeId;
    1b3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b40:	9c 81       	ldd	r25, Y+4	; 0x04
    1b42:	90 93 c7 01 	sts	0x01C7, r25
    1b46:	80 93 c6 01 	sts	0x01C6, r24
	        rfSettings.txSeqNumber = 0;
    1b4a:	10 92 c2 01 	sts	0x01C2, r1
            rfSettings.receiveOn = FALSE;
    1b4e:	10 92 c8 01 	sts	0x01C8, r1
        rprintf("1");
    1b52:	89 e5       	ldi	r24, 0x59	; 89
    1b54:	91 e0       	ldi	r25, 0x01	; 1
    1b56:	9f 93       	push	r25
    1b58:	8f 93       	push	r24
    1b5a:	81 e0       	ldi	r24, 0x01	; 1
    1b5c:	8f 93       	push	r24
    1b5e:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    1b62:	0f 90       	pop	r0
    1b64:	0f 90       	pop	r0
    1b66:	0f 90       	pop	r0
		// wait until oscillator stable
		while(!(cc2420GetStatus() & (1<<CC2420_XOSC16M_STABLE)));
    1b68:	0e 94 48 07 	call	0xe90	; 0xe90 <cc2420GetStatus>
    1b6c:	86 ff       	sbrs	r24, 6
    1b6e:	fc cf       	rjmp	.-8      	; 0x1b68 <cc2420Init+0xf8>
        rprintf("2");
    1b70:	87 e5       	ldi	r24, 0x57	; 87
    1b72:	91 e0       	ldi	r25, 0x01	; 1
    1b74:	9f 93       	push	r25
    1b76:	8f 93       	push	r24
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	8f 93       	push	r24
    1b7c:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
		// set IDs
		DISABLE_GLOBAL_INT();
    1b80:	f8 94       	cli
		cc2420WriteRam(CC2420RAM_SHORTADDR, (u08*)&nodeId, 2);
    1b82:	42 e0       	ldi	r20, 0x02	; 2
    1b84:	50 e0       	ldi	r21, 0x00	; 0
    1b86:	be 01       	movw	r22, r28
    1b88:	6d 5f       	subi	r22, 0xFD	; 253
    1b8a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b8c:	8a e6       	ldi	r24, 0x6A	; 106
    1b8e:	91 e0       	ldi	r25, 0x01	; 1
    1b90:	0e 94 f6 06 	call	0xdec	; 0xdec <cc2420WriteRam>
		cc2420WriteRam(CC2420RAM_PANID, (u08*)&panId, 2);
    1b94:	42 e0       	ldi	r20, 0x02	; 2
    1b96:	50 e0       	ldi	r21, 0x00	; 0
    1b98:	be 01       	movw	r22, r28
    1b9a:	6f 5f       	subi	r22, 0xFF	; 255
    1b9c:	7f 4f       	sbci	r23, 0xFF	; 255
    1b9e:	88 e6       	ldi	r24, 0x68	; 104
    1ba0:	91 e0       	ldi	r25, 0x01	; 1
    1ba2:	0e 94 f6 06 	call	0xdec	; 0xdec <cc2420WriteRam>
        ENABLE_GLOBAL_INT();
    1ba6:	78 94       	sei
    1ba8:	0f 90       	pop	r0
    1baa:	0f 90       	pop	r0
    1bac:	0f 90       	pop	r0
    1bae:	24 96       	adiw	r28, 0x04	; 4
    1bb0:	0f b6       	in	r0, 0x3f	; 63
    1bb2:	f8 94       	cli
    1bb4:	de bf       	out	0x3e, r29	; 62
    1bb6:	0f be       	out	0x3f, r0	; 63
    1bb8:	cd bf       	out	0x3d, r28	; 61
    1bba:	df 91       	pop	r29
    1bbc:	cf 91       	pop	r28
    1bbe:	1f 91       	pop	r17
    1bc0:	0f 91       	pop	r16
    1bc2:	ff 90       	pop	r15
    1bc4:	08 95       	ret

00001bc6 <initAll>:
    1bc6:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <portInit>
    1bca:	bb 9a       	sbi	0x17, 3	; 23
    1bcc:	c3 98       	cbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bce:	8a ef       	ldi	r24, 0xFA	; 250
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	fc 01       	movw	r30, r24
    1bd4:	31 97       	sbiw	r30, 0x01	; 1
    1bd6:	f1 f7       	brne	.-4      	; 0x1bd4 <initAll+0xe>
    1bd8:	92 98       	cbi	0x12, 2	; 18
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bda:	fc 01       	movw	r30, r24
    1bdc:	31 97       	sbiw	r30, 0x01	; 1
    1bde:	f1 f7       	brne	.-4      	; 0x1bdc <initAll+0x16>
    1be0:	c3 98       	cbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1be2:	fc 01       	movw	r30, r24
    1be4:	31 97       	sbiw	r30, 0x01	; 1
    1be6:	f1 f7       	brne	.-4      	; 0x1be4 <initAll+0x1e>
    1be8:	92 9a       	sbi	0x12, 2	; 18
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bea:	fc 01       	movw	r30, r24
    1bec:	31 97       	sbiw	r30, 0x01	; 1
    1bee:	f1 f7       	brne	.-4      	; 0x1bec <initAll+0x26>
    1bf0:	c3 9a       	sbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bf2:	01 97       	sbiw	r24, 0x01	; 1
    1bf4:	f1 f7       	brne	.-4      	; 0x1bf2 <initAll+0x2c>
    1bf6:	0e 94 1b 01 	call	0x236	; 0x236 <uartInit>
    1bfa:	60 e6       	ldi	r22, 0x60	; 96
    1bfc:	79 e0       	ldi	r23, 0x09	; 9
    1bfe:	80 e0       	ldi	r24, 0x00	; 0
    1c00:	90 e0       	ldi	r25, 0x00	; 0
    1c02:	0e 94 01 01 	call	0x202	; 0x202 <uartSetBaudRate>
    1c06:	8a e3       	ldi	r24, 0x3A	; 58
    1c08:	91 e0       	ldi	r25, 0x01	; 1
    1c0a:	90 93 f6 00 	sts	0x00F6, r25
    1c0e:	80 93 f5 00 	sts	0x00F5, r24
    1c12:	26 e4       	ldi	r18, 0x46	; 70
    1c14:	32 e1       	ldi	r19, 0x12	; 18
    1c16:	4d ec       	ldi	r20, 0xCD	; 205
    1c18:	5b ea       	ldi	r21, 0xAB	; 171
    1c1a:	65 e1       	ldi	r22, 0x15	; 21
    1c1c:	8a ec       	ldi	r24, 0xCA	; 202
    1c1e:	91 e0       	ldi	r25, 0x01	; 1
    1c20:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <cc2420Init>
    1c24:	08 95       	ret

00001c26 <i2cMasterReceive>:
    1c26:	98 2f       	mov	r25, r24
    1c28:	da 01       	movw	r26, r20
    1c2a:	80 91 f7 00 	lds	r24, 0x00F7
    1c2e:	88 23       	and	r24, r24
    1c30:	e1 f7       	brne	.-8      	; 0x1c2a <i2cMasterReceive+0x4>
    1c32:	83 e0       	ldi	r24, 0x03	; 3
    1c34:	80 93 f7 00 	sts	0x00F7, r24
    1c38:	91 60       	ori	r25, 0x01	; 1
    1c3a:	90 93 f8 00 	sts	0x00F8, r25
    1c3e:	10 92 3b 01 	sts	0x013B, r1
    1c42:	60 93 3c 01 	sts	0x013C, r22
    1c46:	86 b7       	in	r24, 0x36	; 54
    1c48:	8f 70       	andi	r24, 0x0F	; 15
    1c4a:	80 6a       	ori	r24, 0xA0	; 160
    1c4c:	86 bf       	out	0x36, r24	; 54
    1c4e:	80 91 f7 00 	lds	r24, 0x00F7
    1c52:	88 23       	and	r24, r24
    1c54:	e1 f7       	brne	.-8      	; 0x1c4e <i2cMasterReceive+0x28>
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	07 c0       	rjmp	.+14     	; 0x1c68 <i2cMasterReceive+0x42>
    1c5a:	e9 2f       	mov	r30, r25
    1c5c:	ff 27       	eor	r31, r31
    1c5e:	e5 5e       	subi	r30, 0xE5	; 229
    1c60:	fe 4f       	sbci	r31, 0xFE	; 254
    1c62:	80 81       	ld	r24, Z
    1c64:	8d 93       	st	X+, r24
    1c66:	9f 5f       	subi	r25, 0xFF	; 255
    1c68:	96 17       	cp	r25, r22
    1c6a:	b9 f7       	brne	.-18     	; 0x1c5a <i2cMasterReceive+0x34>
    1c6c:	08 95       	ret

00001c6e <i2cMasterSend>:
    1c6e:	98 2f       	mov	r25, r24
    1c70:	da 01       	movw	r26, r20
    1c72:	80 91 f7 00 	lds	r24, 0x00F7
    1c76:	88 23       	and	r24, r24
    1c78:	e1 f7       	brne	.-8      	; 0x1c72 <i2cMasterSend+0x4>
    1c7a:	82 e0       	ldi	r24, 0x02	; 2
    1c7c:	80 93 f7 00 	sts	0x00F7, r24
    1c80:	9e 7f       	andi	r25, 0xFE	; 254
    1c82:	90 93 f8 00 	sts	0x00F8, r25
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	07 c0       	rjmp	.+14     	; 0x1c98 <i2cMasterSend+0x2a>
    1c8a:	8d 91       	ld	r24, X+
    1c8c:	e9 2f       	mov	r30, r25
    1c8e:	ff 27       	eor	r31, r31
    1c90:	e7 50       	subi	r30, 0x07	; 7
    1c92:	ff 4f       	sbci	r31, 0xFF	; 255
    1c94:	80 83       	st	Z, r24
    1c96:	9f 5f       	subi	r25, 0xFF	; 255
    1c98:	96 17       	cp	r25, r22
    1c9a:	b9 f7       	brne	.-18     	; 0x1c8a <i2cMasterSend+0x1c>
    1c9c:	10 92 19 01 	sts	0x0119, r1
    1ca0:	60 93 1a 01 	sts	0x011A, r22
    1ca4:	86 b7       	in	r24, 0x36	; 54
    1ca6:	8f 70       	andi	r24, 0x0F	; 15
    1ca8:	80 6a       	ori	r24, 0xA0	; 160
    1caa:	86 bf       	out	0x36, r24	; 54
    1cac:	08 95       	ret

00001cae <__vector_19>:
    1cae:	1f 92       	push	r1
    1cb0:	0f 92       	push	r0
    1cb2:	0f b6       	in	r0, 0x3f	; 63
    1cb4:	0f 92       	push	r0
    1cb6:	11 24       	eor	r1, r1
    1cb8:	2f 93       	push	r18
    1cba:	3f 93       	push	r19
    1cbc:	4f 93       	push	r20
    1cbe:	5f 93       	push	r21
    1cc0:	6f 93       	push	r22
    1cc2:	7f 93       	push	r23
    1cc4:	8f 93       	push	r24
    1cc6:	9f 93       	push	r25
    1cc8:	af 93       	push	r26
    1cca:	bf 93       	push	r27
    1ccc:	ef 93       	push	r30
    1cce:	ff 93       	push	r31
    1cd0:	81 b1       	in	r24, 0x01	; 1
    1cd2:	88 7f       	andi	r24, 0xF8	; 248
    1cd4:	80 36       	cpi	r24, 0x60	; 96
    1cd6:	09 f4       	brne	.+2      	; 0x1cda <__vector_19+0x2c>
    1cd8:	9f c0       	rjmp	.+318    	; 0x1e18 <__vector_19+0x16a>
    1cda:	81 36       	cpi	r24, 0x61	; 97
    1cdc:	70 f5       	brcc	.+92     	; 0x1d3a <__vector_19+0x8c>
    1cde:	88 32       	cpi	r24, 0x28	; 40
    1ce0:	09 f4       	brne	.+2      	; 0x1ce4 <__vector_19+0x36>
    1ce2:	5f c0       	rjmp	.+190    	; 0x1da2 <__vector_19+0xf4>
    1ce4:	89 32       	cpi	r24, 0x29	; 41
    1ce6:	98 f4       	brcc	.+38     	; 0x1d0e <__vector_19+0x60>
    1ce8:	80 31       	cpi	r24, 0x10	; 16
    1cea:	09 f4       	brne	.+2      	; 0x1cee <__vector_19+0x40>
    1cec:	57 c0       	rjmp	.+174    	; 0x1d9c <__vector_19+0xee>
    1cee:	81 31       	cpi	r24, 0x11	; 17
    1cf0:	38 f4       	brcc	.+14     	; 0x1d00 <__vector_19+0x52>
    1cf2:	88 23       	and	r24, r24
    1cf4:	09 f4       	brne	.+2      	; 0x1cf8 <__vector_19+0x4a>
    1cf6:	e2 c0       	rjmp	.+452    	; 0x1ebc <__vector_19+0x20e>
    1cf8:	88 30       	cpi	r24, 0x08	; 8
    1cfa:	09 f0       	breq	.+2      	; 0x1cfe <__vector_19+0x50>
    1cfc:	e5 c0       	rjmp	.+458    	; 0x1ec8 <__vector_19+0x21a>
    1cfe:	4e c0       	rjmp	.+156    	; 0x1d9c <__vector_19+0xee>
    1d00:	88 31       	cpi	r24, 0x18	; 24
    1d02:	09 f4       	brne	.+2      	; 0x1d06 <__vector_19+0x58>
    1d04:	4e c0       	rjmp	.+156    	; 0x1da2 <__vector_19+0xf4>
    1d06:	80 32       	cpi	r24, 0x20	; 32
    1d08:	09 f0       	breq	.+2      	; 0x1d0c <__vector_19+0x5e>
    1d0a:	de c0       	rjmp	.+444    	; 0x1ec8 <__vector_19+0x21a>
    1d0c:	d7 c0       	rjmp	.+430    	; 0x1ebc <__vector_19+0x20e>
    1d0e:	80 34       	cpi	r24, 0x40	; 64
    1d10:	09 f4       	brne	.+2      	; 0x1d14 <__vector_19+0x66>
    1d12:	77 c0       	rjmp	.+238    	; 0x1e02 <__vector_19+0x154>
    1d14:	81 34       	cpi	r24, 0x41	; 65
    1d16:	38 f4       	brcc	.+14     	; 0x1d26 <__vector_19+0x78>
    1d18:	80 33       	cpi	r24, 0x30	; 48
    1d1a:	09 f4       	brne	.+2      	; 0x1d1e <__vector_19+0x70>
    1d1c:	cf c0       	rjmp	.+414    	; 0x1ebc <__vector_19+0x20e>
    1d1e:	88 33       	cpi	r24, 0x38	; 56
    1d20:	09 f0       	breq	.+2      	; 0x1d24 <__vector_19+0x76>
    1d22:	d2 c0       	rjmp	.+420    	; 0x1ec8 <__vector_19+0x21a>
    1d24:	5f c0       	rjmp	.+190    	; 0x1de4 <__vector_19+0x136>
    1d26:	80 35       	cpi	r24, 0x50	; 80
    1d28:	09 f4       	brne	.+2      	; 0x1d2c <__vector_19+0x7e>
    1d2a:	60 c0       	rjmp	.+192    	; 0x1dec <__vector_19+0x13e>
    1d2c:	88 35       	cpi	r24, 0x58	; 88
    1d2e:	09 f4       	brne	.+2      	; 0x1d32 <__vector_19+0x84>
    1d30:	4d c0       	rjmp	.+154    	; 0x1dcc <__vector_19+0x11e>
    1d32:	88 34       	cpi	r24, 0x48	; 72
    1d34:	09 f0       	breq	.+2      	; 0x1d38 <__vector_19+0x8a>
    1d36:	c8 c0       	rjmp	.+400    	; 0x1ec8 <__vector_19+0x21a>
    1d38:	c1 c0       	rjmp	.+386    	; 0x1ebc <__vector_19+0x20e>
    1d3a:	88 39       	cpi	r24, 0x98	; 152
    1d3c:	09 f4       	brne	.+2      	; 0x1d40 <__vector_19+0x92>
    1d3e:	81 c0       	rjmp	.+258    	; 0x1e42 <__vector_19+0x194>
    1d40:	89 39       	cpi	r24, 0x99	; 153
    1d42:	b0 f4       	brcc	.+44     	; 0x1d70 <__vector_19+0xc2>
    1d44:	88 37       	cpi	r24, 0x78	; 120
    1d46:	09 f4       	brne	.+2      	; 0x1d4a <__vector_19+0x9c>
    1d48:	67 c0       	rjmp	.+206    	; 0x1e18 <__vector_19+0x16a>
    1d4a:	89 37       	cpi	r24, 0x79	; 121
    1d4c:	38 f4       	brcc	.+14     	; 0x1d5c <__vector_19+0xae>
    1d4e:	88 36       	cpi	r24, 0x68	; 104
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <__vector_19+0xa6>
    1d52:	62 c0       	rjmp	.+196    	; 0x1e18 <__vector_19+0x16a>
    1d54:	80 37       	cpi	r24, 0x70	; 112
    1d56:	09 f0       	breq	.+2      	; 0x1d5a <__vector_19+0xac>
    1d58:	b7 c0       	rjmp	.+366    	; 0x1ec8 <__vector_19+0x21a>
    1d5a:	5e c0       	rjmp	.+188    	; 0x1e18 <__vector_19+0x16a>
    1d5c:	88 38       	cpi	r24, 0x88	; 136
    1d5e:	09 f4       	brne	.+2      	; 0x1d62 <__vector_19+0xb4>
    1d60:	70 c0       	rjmp	.+224    	; 0x1e42 <__vector_19+0x194>
    1d62:	80 39       	cpi	r24, 0x90	; 144
    1d64:	09 f4       	brne	.+2      	; 0x1d68 <__vector_19+0xba>
    1d66:	5e c0       	rjmp	.+188    	; 0x1e24 <__vector_19+0x176>
    1d68:	80 38       	cpi	r24, 0x80	; 128
    1d6a:	09 f0       	breq	.+2      	; 0x1d6e <__vector_19+0xc0>
    1d6c:	ad c0       	rjmp	.+346    	; 0x1ec8 <__vector_19+0x21a>
    1d6e:	5a c0       	rjmp	.+180    	; 0x1e24 <__vector_19+0x176>
    1d70:	80 3b       	cpi	r24, 0xB0	; 176
    1d72:	09 f4       	brne	.+2      	; 0x1d76 <__vector_19+0xc8>
    1d74:	7a c0       	rjmp	.+244    	; 0x1e6a <__vector_19+0x1bc>
    1d76:	81 3b       	cpi	r24, 0xB1	; 177
    1d78:	38 f4       	brcc	.+14     	; 0x1d88 <__vector_19+0xda>
    1d7a:	80 3a       	cpi	r24, 0xA0	; 160
    1d7c:	09 f4       	brne	.+2      	; 0x1d80 <__vector_19+0xd2>
    1d7e:	65 c0       	rjmp	.+202    	; 0x1e4a <__vector_19+0x19c>
    1d80:	88 3a       	cpi	r24, 0xA8	; 168
    1d82:	09 f0       	breq	.+2      	; 0x1d86 <__vector_19+0xd8>
    1d84:	a1 c0       	rjmp	.+322    	; 0x1ec8 <__vector_19+0x21a>
    1d86:	71 c0       	rjmp	.+226    	; 0x1e6a <__vector_19+0x1bc>
    1d88:	80 3c       	cpi	r24, 0xC0	; 192
    1d8a:	09 f4       	brne	.+2      	; 0x1d8e <__vector_19+0xe0>
    1d8c:	93 c0       	rjmp	.+294    	; 0x1eb4 <__vector_19+0x206>
    1d8e:	88 3c       	cpi	r24, 0xC8	; 200
    1d90:	09 f4       	brne	.+2      	; 0x1d94 <__vector_19+0xe6>
    1d92:	90 c0       	rjmp	.+288    	; 0x1eb4 <__vector_19+0x206>
    1d94:	88 3b       	cpi	r24, 0xB8	; 184
    1d96:	09 f0       	breq	.+2      	; 0x1d9a <__vector_19+0xec>
    1d98:	97 c0       	rjmp	.+302    	; 0x1ec8 <__vector_19+0x21a>
    1d9a:	78 c0       	rjmp	.+240    	; 0x1e8c <__vector_19+0x1de>
    1d9c:	80 91 f8 00 	lds	r24, 0x00F8
    1da0:	0f c0       	rjmp	.+30     	; 0x1dc0 <__vector_19+0x112>
    1da2:	90 91 19 01 	lds	r25, 0x0119
    1da6:	80 91 1a 01 	lds	r24, 0x011A
    1daa:	98 17       	cp	r25, r24
    1dac:	08 f0       	brcs	.+2      	; 0x1db0 <__vector_19+0x102>
    1dae:	86 c0       	rjmp	.+268    	; 0x1ebc <__vector_19+0x20e>
    1db0:	e9 2f       	mov	r30, r25
    1db2:	ff 27       	eor	r31, r31
    1db4:	e7 50       	subi	r30, 0x07	; 7
    1db6:	ff 4f       	sbci	r31, 0xFF	; 255
    1db8:	80 81       	ld	r24, Z
    1dba:	9f 5f       	subi	r25, 0xFF	; 255
    1dbc:	90 93 19 01 	sts	0x0119, r25
    1dc0:	83 b9       	out	0x03, r24	; 3
    1dc2:	86 b7       	in	r24, 0x36	; 54
    1dc4:	8f 70       	andi	r24, 0x0F	; 15
    1dc6:	80 68       	ori	r24, 0x80	; 128
    1dc8:	86 bf       	out	0x36, r24	; 54
    1dca:	7e c0       	rjmp	.+252    	; 0x1ec8 <__vector_19+0x21a>
    1dcc:	80 91 3b 01 	lds	r24, 0x013B
    1dd0:	93 b1       	in	r25, 0x03	; 3
    1dd2:	e8 2f       	mov	r30, r24
    1dd4:	ff 27       	eor	r31, r31
    1dd6:	e5 5e       	subi	r30, 0xE5	; 229
    1dd8:	fe 4f       	sbci	r31, 0xFE	; 254
    1dda:	90 83       	st	Z, r25
    1ddc:	8f 5f       	subi	r24, 0xFF	; 255
    1dde:	80 93 3b 01 	sts	0x013B, r24
    1de2:	6c c0       	rjmp	.+216    	; 0x1ebc <__vector_19+0x20e>
    1de4:	86 b7       	in	r24, 0x36	; 54
    1de6:	8f 70       	andi	r24, 0x0F	; 15
    1de8:	80 68       	ori	r24, 0x80	; 128
    1dea:	6b c0       	rjmp	.+214    	; 0x1ec2 <__vector_19+0x214>
    1dec:	80 91 3b 01 	lds	r24, 0x013B
    1df0:	93 b1       	in	r25, 0x03	; 3
    1df2:	e8 2f       	mov	r30, r24
    1df4:	ff 27       	eor	r31, r31
    1df6:	e5 5e       	subi	r30, 0xE5	; 229
    1df8:	fe 4f       	sbci	r31, 0xFE	; 254
    1dfa:	90 83       	st	Z, r25
    1dfc:	8f 5f       	subi	r24, 0xFF	; 255
    1dfe:	80 93 3b 01 	sts	0x013B, r24
    1e02:	20 91 3b 01 	lds	r18, 0x013B
    1e06:	33 27       	eor	r19, r19
    1e08:	80 91 3c 01 	lds	r24, 0x013C
    1e0c:	99 27       	eor	r25, r25
    1e0e:	01 97       	sbiw	r24, 0x01	; 1
    1e10:	28 17       	cp	r18, r24
    1e12:	39 07       	cpc	r19, r25
    1e14:	a4 f0       	brlt	.+40     	; 0x1e3e <__vector_19+0x190>
    1e16:	15 c0       	rjmp	.+42     	; 0x1e42 <__vector_19+0x194>
    1e18:	85 e0       	ldi	r24, 0x05	; 5
    1e1a:	80 93 f7 00 	sts	0x00F7, r24
    1e1e:	10 92 3b 01 	sts	0x013B, r1
    1e22:	44 c0       	rjmp	.+136    	; 0x1eac <__vector_19+0x1fe>
    1e24:	80 91 3b 01 	lds	r24, 0x013B
    1e28:	93 b1       	in	r25, 0x03	; 3
    1e2a:	e8 2f       	mov	r30, r24
    1e2c:	ff 27       	eor	r31, r31
    1e2e:	e5 5e       	subi	r30, 0xE5	; 229
    1e30:	fe 4f       	sbci	r31, 0xFE	; 254
    1e32:	90 83       	st	Z, r25
    1e34:	8f 5f       	subi	r24, 0xFF	; 255
    1e36:	80 93 3b 01 	sts	0x013B, r24
    1e3a:	80 32       	cpi	r24, 0x20	; 32
    1e3c:	10 f4       	brcc	.+4      	; 0x1e42 <__vector_19+0x194>
    1e3e:	8f ef       	ldi	r24, 0xFF	; 255
    1e40:	01 c0       	rjmp	.+2      	; 0x1e44 <__vector_19+0x196>
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
    1e48:	3f c0       	rjmp	.+126    	; 0x1ec8 <__vector_19+0x21a>
    1e4a:	86 b7       	in	r24, 0x36	; 54
    1e4c:	8f 70       	andi	r24, 0x0F	; 15
    1e4e:	80 6c       	ori	r24, 0xC0	; 192
    1e50:	86 bf       	out	0x36, r24	; 54
    1e52:	e0 91 3d 01 	lds	r30, 0x013D
    1e56:	f0 91 3e 01 	lds	r31, 0x013E
    1e5a:	30 97       	sbiw	r30, 0x00	; 0
    1e5c:	99 f1       	breq	.+102    	; 0x1ec4 <__vector_19+0x216>
    1e5e:	6b e1       	ldi	r22, 0x1B	; 27
    1e60:	71 e0       	ldi	r23, 0x01	; 1
    1e62:	80 91 3b 01 	lds	r24, 0x013B
    1e66:	09 95       	icall
    1e68:	2d c0       	rjmp	.+90     	; 0x1ec4 <__vector_19+0x216>
    1e6a:	84 e0       	ldi	r24, 0x04	; 4
    1e6c:	80 93 f7 00 	sts	0x00F7, r24
    1e70:	e0 91 3f 01 	lds	r30, 0x013F
    1e74:	f0 91 40 01 	lds	r31, 0x0140
    1e78:	30 97       	sbiw	r30, 0x00	; 0
    1e7a:	31 f0       	breq	.+12     	; 0x1e88 <__vector_19+0x1da>
    1e7c:	69 ef       	ldi	r22, 0xF9	; 249
    1e7e:	70 e0       	ldi	r23, 0x00	; 0
    1e80:	80 e2       	ldi	r24, 0x20	; 32
    1e82:	09 95       	icall
    1e84:	80 93 1a 01 	sts	0x011A, r24
    1e88:	10 92 19 01 	sts	0x0119, r1
    1e8c:	90 91 19 01 	lds	r25, 0x0119
    1e90:	e9 2f       	mov	r30, r25
    1e92:	ff 27       	eor	r31, r31
    1e94:	e7 50       	subi	r30, 0x07	; 7
    1e96:	ff 4f       	sbci	r31, 0xFF	; 255
    1e98:	80 81       	ld	r24, Z
    1e9a:	83 b9       	out	0x03, r24	; 3
    1e9c:	9f 5f       	subi	r25, 0xFF	; 255
    1e9e:	90 93 19 01 	sts	0x0119, r25
    1ea2:	80 91 1a 01 	lds	r24, 0x011A
    1ea6:	98 17       	cp	r25, r24
    1ea8:	08 f0       	brcs	.+2      	; 0x1eac <__vector_19+0x1fe>
    1eaa:	8b cf       	rjmp	.-234    	; 0x1dc2 <__vector_19+0x114>
    1eac:	86 b7       	in	r24, 0x36	; 54
    1eae:	8f 70       	andi	r24, 0x0F	; 15
    1eb0:	80 6c       	ori	r24, 0xC0	; 192
    1eb2:	8a cf       	rjmp	.-236    	; 0x1dc8 <__vector_19+0x11a>
    1eb4:	86 b7       	in	r24, 0x36	; 54
    1eb6:	8f 70       	andi	r24, 0x0F	; 15
    1eb8:	80 6c       	ori	r24, 0xC0	; 192
    1eba:	03 c0       	rjmp	.+6      	; 0x1ec2 <__vector_19+0x214>
    1ebc:	86 b7       	in	r24, 0x36	; 54
    1ebe:	8f 70       	andi	r24, 0x0F	; 15
    1ec0:	80 6d       	ori	r24, 0xD0	; 208
    1ec2:	86 bf       	out	0x36, r24	; 54
    1ec4:	10 92 f7 00 	sts	0x00F7, r1
    1ec8:	ff 91       	pop	r31
    1eca:	ef 91       	pop	r30
    1ecc:	bf 91       	pop	r27
    1ece:	af 91       	pop	r26
    1ed0:	9f 91       	pop	r25
    1ed2:	8f 91       	pop	r24
    1ed4:	7f 91       	pop	r23
    1ed6:	6f 91       	pop	r22
    1ed8:	5f 91       	pop	r21
    1eda:	4f 91       	pop	r20
    1edc:	3f 91       	pop	r19
    1ede:	2f 91       	pop	r18
    1ee0:	0f 90       	pop	r0
    1ee2:	0f be       	out	0x3f, r0	; 63
    1ee4:	0f 90       	pop	r0
    1ee6:	1f 90       	pop	r1
    1ee8:	18 95       	reti

00001eea <i2cMasterReceiveNI>:
    1eea:	1f 93       	push	r17
    1eec:	cf 93       	push	r28
    1eee:	df 93       	push	r29
    1ef0:	98 2f       	mov	r25, r24
    1ef2:	16 2f       	mov	r17, r22
    1ef4:	ea 01       	movw	r28, r20
    1ef6:	86 b7       	in	r24, 0x36	; 54
    1ef8:	8e 7f       	andi	r24, 0xFE	; 254
    1efa:	86 bf       	out	0x36, r24	; 54
    1efc:	86 b7       	in	r24, 0x36	; 54
    1efe:	8f 70       	andi	r24, 0x0F	; 15
    1f00:	80 6a       	ori	r24, 0xA0	; 160
    1f02:	86 bf       	out	0x36, r24	; 54
    1f04:	06 b6       	in	r0, 0x36	; 54
    1f06:	07 fe       	sbrs	r0, 7
    1f08:	fd cf       	rjmp	.-6      	; 0x1f04 <i2cMasterReceiveNI+0x1a>
    1f0a:	91 60       	ori	r25, 0x01	; 1
    1f0c:	93 b9       	out	0x03, r25	; 3
    1f0e:	86 b7       	in	r24, 0x36	; 54
    1f10:	8f 70       	andi	r24, 0x0F	; 15
    1f12:	80 68       	ori	r24, 0x80	; 128
    1f14:	86 bf       	out	0x36, r24	; 54
    1f16:	06 b6       	in	r0, 0x36	; 54
    1f18:	07 fe       	sbrs	r0, 7
    1f1a:	fd cf       	rjmp	.-6      	; 0x1f16 <i2cMasterReceiveNI+0x2c>
    1f1c:	81 b1       	in	r24, 0x01	; 1
    1f1e:	80 34       	cpi	r24, 0x40	; 64
    1f20:	59 f0       	breq	.+22     	; 0x1f38 <i2cMasterReceiveNI+0x4e>
    1f22:	91 e0       	ldi	r25, 0x01	; 1
    1f24:	14 c0       	rjmp	.+40     	; 0x1f4e <i2cMasterReceiveNI+0x64>
    1f26:	8f ef       	ldi	r24, 0xFF	; 255
    1f28:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
    1f2c:	06 b6       	in	r0, 0x36	; 54
    1f2e:	07 fe       	sbrs	r0, 7
    1f30:	fd cf       	rjmp	.-6      	; 0x1f2c <i2cMasterReceiveNI+0x42>
    1f32:	83 b1       	in	r24, 0x03	; 3
    1f34:	89 93       	st	Y+, r24
    1f36:	11 50       	subi	r17, 0x01	; 1
    1f38:	12 30       	cpi	r17, 0x02	; 2
    1f3a:	a8 f7       	brcc	.-22     	; 0x1f26 <i2cMasterReceiveNI+0x3c>
    1f3c:	80 e0       	ldi	r24, 0x00	; 0
    1f3e:	0e 94 c6 04 	call	0x98c	; 0x98c <i2cReceiveByte>
    1f42:	06 b6       	in	r0, 0x36	; 54
    1f44:	07 fe       	sbrs	r0, 7
    1f46:	fd cf       	rjmp	.-6      	; 0x1f42 <i2cMasterReceiveNI+0x58>
    1f48:	83 b1       	in	r24, 0x03	; 3
    1f4a:	88 83       	st	Y, r24
    1f4c:	90 e0       	ldi	r25, 0x00	; 0
    1f4e:	86 b7       	in	r24, 0x36	; 54
    1f50:	8f 70       	andi	r24, 0x0F	; 15
    1f52:	80 6d       	ori	r24, 0xD0	; 208
    1f54:	86 bf       	out	0x36, r24	; 54
    1f56:	86 b7       	in	r24, 0x36	; 54
    1f58:	81 60       	ori	r24, 0x01	; 1
    1f5a:	86 bf       	out	0x36, r24	; 54
    1f5c:	89 2f       	mov	r24, r25
    1f5e:	99 27       	eor	r25, r25
    1f60:	df 91       	pop	r29
    1f62:	cf 91       	pop	r28
    1f64:	1f 91       	pop	r17
    1f66:	08 95       	ret

00001f68 <main>:
int main(void);			//main
	
	
int main(void)
{
    1f68:	ff 92       	push	r15
    1f6a:	0f 93       	push	r16
    1f6c:	1f 93       	push	r17
    unsigned char  i;
	u08 j=1,k;
	initAll();
    1f6e:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <initAll>
	DDRC=0xff;
    1f72:	1f ef       	ldi	r17, 0xFF	; 255
    1f74:	14 bb       	out	0x14, r17	; 20
	sbi(DDRC,LDR_PIN);
    1f76:	a5 9a       	sbi	0x14, 5	; 20
    rprintf("Hai");
    1f78:	85 eb       	ldi	r24, 0xB5	; 181
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	9f 93       	push	r25
    1f7e:	8f 93       	push	r24
    1f80:	01 e0       	ldi	r16, 0x01	; 1
    1f82:	0f 93       	push	r16
    1f84:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
	//rprintfCRLF();
	//rprintf("Hai");	
	PORTC=0xff;
    1f88:	15 bb       	out	0x15, r17	; 21
	initI2c();
    1f8a:	0e 94 ef 05 	call	0xbde	; 0xbde <initI2c>
	a2dInit();
    1f8e:	0e 94 2a 04 	call	0x854	; 0x854 <a2dInit>
   // rprintf("Hai");

    if(ds1624_check())    
    1f92:	0e 94 49 05 	call	0xa92	; 0xa92 <ds1624_check>
    1f96:	0f 90       	pop	r0
    1f98:	0f 90       	pop	r0
    1f9a:	0f 90       	pop	r0
    1f9c:	88 23       	and	r24, r24
    1f9e:	49 f0       	breq	.+18     	; 0x1fb2 <main+0x4a>
	{
	 ds1624_config();
    1fa0:	0e 94 10 05 	call	0xa20	; 0xa20 <ds1624_config>
     ds1624_startconvert();
    1fa4:	0e 94 2d 05 	call	0xa5a	; 0xa5a <ds1624_startconvert>
	 ds1624_readtemp();
    1fa8:	0e 94 cc 05 	call	0xb98	; 0xb98 <ds1624_readtemp>
     rprintf("1624 working"); 
    1fac:	88 ea       	ldi	r24, 0xA8	; 168
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	02 c0       	rjmp	.+4      	; 0x1fb6 <main+0x4e>
    }
	else 
	{
     rprintf("failed");
    1fb2:	81 ea       	ldi	r24, 0xA1	; 161
    1fb4:	90 e0       	ldi	r25, 0x00	; 0
    1fb6:	9f 93       	push	r25
    1fb8:	8f 93       	push	r24
    1fba:	0f 93       	push	r16
    1fbc:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    1fc0:	0f 90       	pop	r0
    1fc2:	0f 90       	pop	r0
    1fc4:	0f 90       	pop	r0

    }
	 if(ds1307_check()) 
    1fc6:	0e 94 f6 05 	call	0xbec	; 0xbec <ds1307_check>
    1fca:	88 23       	and	r24, r24
    1fcc:	69 f0       	breq	.+26     	; 0x1fe8 <main+0x80>
	 {   
     DS1307_settime(0x09,0x20,0x00);		// Set Time (hh:mm:ss) 
    1fce:	40 e0       	ldi	r20, 0x00	; 0
    1fd0:	60 e2       	ldi	r22, 0x20	; 32
    1fd2:	89 e0       	ldi	r24, 0x09	; 9
    1fd4:	0e 94 18 06 	call	0xc30	; 0xc30 <DS1307_settime>
     DS1307_setdate(0x23,0x06,0x07);
    1fd8:	47 e0       	ldi	r20, 0x07	; 7
    1fda:	66 e0       	ldi	r22, 0x06	; 6
    1fdc:	83 e2       	ldi	r24, 0x23	; 35
    1fde:	0e 94 36 06 	call	0xc6c	; 0xc6c <DS1307_setdate>
     rprintf("1307 working"); 
    1fe2:	84 e9       	ldi	r24, 0x94	; 148
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	02 c0       	rjmp	.+4      	; 0x1fec <main+0x84>
	 }
	 else 
     rprintf("1307 failed");
    1fe8:	88 e8       	ldi	r24, 0x88	; 136
    1fea:	90 e0       	ldi	r25, 0x00	; 0
    1fec:	9f 93       	push	r25
    1fee:	8f 93       	push	r24
    1ff0:	81 e0       	ldi	r24, 0x01	; 1
    1ff2:	8f 93       	push	r24
    1ff4:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    1ff8:	0f 90       	pop	r0
    1ffa:	0f 90       	pop	r0
    1ffc:	0f 90       	pop	r0

    a2dInit();
    1ffe:	0e 94 2a 04 	call	0x854	; 0x854 <a2dInit>
    2002:	86 b1       	in	r24, 0x06	; 6
    2004:	88 7f       	andi	r24, 0xF8	; 248
    2006:	87 60       	ori	r24, 0x07	; 7
    2008:	86 b9       	out	0x06, r24	; 6
	a2dSetPrescaler(ADC_PRESCALE_DIV128);
	a2dSetReference(ADC_REFERENCE_AVCC);
    200a:	81 e0       	ldi	r24, 0x01	; 1
    200c:	0e 94 21 04 	call	0x842	; 0x842 <a2dSetReference>

//rprintf("Hai");
          	//Set Date (dd/mm/yy) 

//rprintf("Hai");
	    rfTxInfo.length = 5;
    2010:	85 e0       	ldi	r24, 0x05	; 5
    2012:	80 93 5f 02 	sts	0x025F, r24
        rfTxInfo.ackRequest = TRUE;
    2016:	8f ef       	ldi	r24, 0xFF	; 255
    2018:	80 93 62 02 	sts	0x0262, r24
        rfTxInfo.pPayload = pTxBuffer;
    201c:	8d e6       	ldi	r24, 0x6D	; 109
    201e:	92 e0       	ldi	r25, 0x02	; 2
    2020:	90 93 61 02 	sts	0x0261, r25
    2024:	80 93 60 02 	sts	0x0260, r24
        rfRxInfo.pPayload = pRxBuffer;
    2028:	87 ed       	ldi	r24, 0xD7	; 215
    202a:	91 e0       	ldi	r25, 0x01	; 1
    202c:	90 93 d1 01 	sts	0x01D1, r25
    2030:	80 93 d0 01 	sts	0x01D0, r24
	basicRfReceiveOn();
    2034:	0e 94 ce 08 	call	0x119c	; 0x119c <basicRfReceiveOn>

	// so we can receive analog signals
	DDRA = 0x00;
    2038:	1a ba       	out	0x1a, r1	; 26
	// make sure pull-up resistors are turned off
	PORTA = 0x00;
    203a:	1b ba       	out	0x1b, r1	; 27
    203c:	86 b1       	in	r24, 0x06	; 6
    203e:	88 7f       	andi	r24, 0xF8	; 248
    2040:	87 60       	ori	r24, 0x07	; 7
    2042:	86 b9       	out	0x06, r24	; 6

	a2dSetPrescaler(ADC_PRESCALE_DIV128);

	// set the a2d reference
	// - the reference is the voltage against which a2d measurements are made
	// - other allowed reference values can be found in a2d.h
	a2dSetReference(ADC_REFERENCE_AVCC);
    2044:	81 e0       	ldi	r24, 0x01	; 1
    2046:	0e 94 21 04 	call	0x842	; 0x842 <a2dSetReference>
	DISABLE_LDR();
    204a:	ad 9a       	sbi	0x15, 5	; 21
	while(1)
	{

	
	/*	    j=a2dConvert8bit(4);
	         //j=;
			 j=(255-j)*100/255;
             //j='a';
	  packet.payload[0]=j;
      packet.payload[1]=LIGHT;
	  if(nwkpacketsend(UP,0x1235,0x1233,0x02,0x1232));
	   // rprintf("SUCCESS");
      else;
	   // rprintf("Immediate Destination Error");
		for(i=0;i<10;i++)
           _delay_ms(100);*/
             j=a2dConvert8bit(1);
    204c:	81 e0       	ldi	r24, 0x01	; 1
    204e:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <a2dConvert8bit>
	         //j=;
			 j=(255-j)*100/255;
			//rprintf("Channel %d: %d\r\n", i,j );
			if(j==0)
    2052:	2f ef       	ldi	r18, 0xFF	; 255
    2054:	30 e0       	ldi	r19, 0x00	; 0
    2056:	28 1b       	sub	r18, r24
    2058:	31 09       	sbc	r19, r1
    205a:	84 e6       	ldi	r24, 0x64	; 100
    205c:	90 e0       	ldi	r25, 0x00	; 0
    205e:	ac 01       	movw	r20, r24
    2060:	24 9f       	mul	r18, r20
    2062:	c0 01       	movw	r24, r0
    2064:	25 9f       	mul	r18, r21
    2066:	90 0d       	add	r25, r0
    2068:	34 9f       	mul	r19, r20
    206a:	90 0d       	add	r25, r0
    206c:	11 24       	eor	r1, r1
    206e:	6f ef       	ldi	r22, 0xFF	; 255
    2070:	70 e0       	ldi	r23, 0x00	; 0
    2072:	0e 94 b2 10 	call	0x2164	; 0x2164 <__divmodhi4>
    2076:	66 23       	and	r22, r22
    2078:	89 f5       	brne	.+98     	; 0x20dc <main+0x174>
			{
			 rprintf("MOTION DETECTED");
    207a:	88 e7       	ldi	r24, 0x78	; 120
    207c:	90 e0       	ldi	r25, 0x00	; 0
    207e:	9f 93       	push	r25
    2080:	8f 93       	push	r24
    2082:	01 e0       	ldi	r16, 0x01	; 1
    2084:	f0 2e       	mov	r15, r16
    2086:	ff 92       	push	r15
    2088:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
			//PORTB=a2dConvert8bit(0);
			//while(uartReceiveByte(&j));
			//rprintfChar(j);
			

			  packet.payload[0]=PIR;
    208c:	8b eb       	ldi	r24, 0xBB	; 187
    208e:	80 93 49 01 	sts	0x0149, r24
         if(nwkpacketsend(UP,0x1245,0x1235,0x01,0x1232))// the time is to be got from co
    2092:	02 e3       	ldi	r16, 0x32	; 50
    2094:	12 e1       	ldi	r17, 0x12	; 18
    2096:	21 e0       	ldi	r18, 0x01	; 1
    2098:	45 e3       	ldi	r20, 0x35	; 53
    209a:	52 e1       	ldi	r21, 0x12	; 18
    209c:	65 e4       	ldi	r22, 0x45	; 69
    209e:	72 e1       	ldi	r23, 0x12	; 18
    20a0:	81 e0       	ldi	r24, 0x01	; 1
    20a2:	0e 94 0c 0c 	call	0x1818	; 0x1818 <nwkpacketsend>
    20a6:	0f 90       	pop	r0
    20a8:	0f 90       	pop	r0
    20aa:	0f 90       	pop	r0
    20ac:	88 23       	and	r24, r24
    20ae:	19 f0       	breq	.+6      	; 0x20b6 <main+0x14e>
	        rprintf("SUCCESS");
    20b0:	80 e7       	ldi	r24, 0x70	; 112
    20b2:	90 e0       	ldi	r25, 0x00	; 0
    20b4:	02 c0       	rjmp	.+4      	; 0x20ba <main+0x152>
        else
	        rprintf("Immediate Destination Error");
    20b6:	84 e5       	ldi	r24, 0x54	; 84
    20b8:	90 e0       	ldi	r25, 0x00	; 0
    20ba:	9f 93       	push	r25
    20bc:	8f 93       	push	r24
    20be:	ff 92       	push	r15
    20c0:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <rprintf1RamRom>
    20c4:	0f 90       	pop	r0
    20c6:	0f 90       	pop	r0
    20c8:	0f 90       	pop	r0
    20ca:	20 e0       	ldi	r18, 0x00	; 0
    20cc:	e8 ea       	ldi	r30, 0xA8	; 168
    20ce:	f1 e6       	ldi	r31, 0x61	; 97
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    20d0:	cf 01       	movw	r24, r30
    20d2:	01 97       	sbiw	r24, 0x01	; 1
    20d4:	f1 f7       	brne	.-4      	; 0x20d2 <main+0x16a>
		              for(i=0;i<10;i++)
    20d6:	2f 5f       	subi	r18, 0xFF	; 255
    20d8:	2a 30       	cpi	r18, 0x0A	; 10
    20da:	d1 f7       	brne	.-12     	; 0x20d0 <main+0x168>
                        _delay_ms(100);
             }

	            if(flag==1)
    20dc:	80 91 72 00 	lds	r24, 0x0072
    20e0:	81 30       	cpi	r24, 0x01	; 1
    20e2:	09 f0       	breq	.+2      	; 0x20e6 <main+0x17e>
    20e4:	b3 cf       	rjmp	.-154    	; 0x204c <main+0xe4>
			  {
			  //for(i=0;i<rfSettings.pRxInfo->length;i++)
	           //rprintfu08(rfSettings.pRxInfo->pPayload[i]);
               nwkpacketrec();
    20e6:	0e 94 6c 0c 	call	0x18d8	; 0x18d8 <nwkpacketrec>
               
			   flag=0;
    20ea:	10 92 72 00 	sts	0x0072, r1
    20ee:	ae cf       	rjmp	.-164    	; 0x204c <main+0xe4>

000020f0 <initUart>:
    20f0:	0e 94 1b 01 	call	0x236	; 0x236 <uartInit>
    20f4:	8a e3       	ldi	r24, 0x3A	; 58
    20f6:	91 e0       	ldi	r25, 0x01	; 1
    20f8:	90 93 f6 00 	sts	0x00F6, r25
    20fc:	80 93 f5 00 	sts	0x00F5, r24
    2100:	60 e6       	ldi	r22, 0x60	; 96
    2102:	79 e0       	ldi	r23, 0x09	; 9
    2104:	80 e0       	ldi	r24, 0x00	; 0
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	0e 94 01 01 	call	0x202	; 0x202 <uartSetBaudRate>
    210c:	08 95       	ret

0000210e <uartSendTxBuffer>:
    210e:	8f ef       	ldi	r24, 0xFF	; 255
    2110:	80 93 d5 01 	sts	0x01D5, r24
    2114:	83 e6       	ldi	r24, 0x63	; 99
    2116:	92 e0       	ldi	r25, 0x02	; 2
    2118:	0e 94 9c 02 	call	0x538	; 0x538 <bufferGetFromFront>
    211c:	98 2f       	mov	r25, r24
    211e:	80 91 42 01 	lds	r24, 0x0142
    2122:	88 23       	and	r24, r24
    2124:	e1 f3       	breq	.-8      	; 0x211e <uartSendTxBuffer+0x10>
    2126:	9c b9       	out	0x0c, r25	; 12
    2128:	10 92 42 01 	sts	0x0142, r1
    212c:	08 95       	ret

0000212e <strcpy>:
    212e:	fb 01       	movw	r30, r22
    2130:	dc 01       	movw	r26, r24
    2132:	01 90       	ld	r0, Z+
    2134:	0d 92       	st	X+, r0
    2136:	00 20       	and	r0, r0
    2138:	e1 f7       	brne	.-8      	; 0x2132 <strcpy+0x4>
    213a:	08 95       	ret

0000213c <__udivmodhi4>:
    213c:	aa 1b       	sub	r26, r26
    213e:	bb 1b       	sub	r27, r27
    2140:	51 e1       	ldi	r21, 0x11	; 17
    2142:	07 c0       	rjmp	.+14     	; 0x2152 <__udivmodhi4_ep>

00002144 <__udivmodhi4_loop>:
    2144:	aa 1f       	adc	r26, r26
    2146:	bb 1f       	adc	r27, r27
    2148:	a6 17       	cp	r26, r22
    214a:	b7 07       	cpc	r27, r23
    214c:	10 f0       	brcs	.+4      	; 0x2152 <__udivmodhi4_ep>
    214e:	a6 1b       	sub	r26, r22
    2150:	b7 0b       	sbc	r27, r23

00002152 <__udivmodhi4_ep>:
    2152:	88 1f       	adc	r24, r24
    2154:	99 1f       	adc	r25, r25
    2156:	5a 95       	dec	r21
    2158:	a9 f7       	brne	.-22     	; 0x2144 <__udivmodhi4_loop>
    215a:	80 95       	com	r24
    215c:	90 95       	com	r25
    215e:	bc 01       	movw	r22, r24
    2160:	cd 01       	movw	r24, r26
    2162:	08 95       	ret

00002164 <__divmodhi4>:
    2164:	97 fb       	bst	r25, 7
    2166:	09 2e       	mov	r0, r25
    2168:	07 26       	eor	r0, r23
    216a:	0a d0       	rcall	.+20     	; 0x2180 <__divmodhi4_neg1>
    216c:	77 fd       	sbrc	r23, 7
    216e:	04 d0       	rcall	.+8      	; 0x2178 <__divmodhi4_neg2>
    2170:	e5 df       	rcall	.-54     	; 0x213c <__udivmodhi4>
    2172:	06 d0       	rcall	.+12     	; 0x2180 <__divmodhi4_neg1>
    2174:	00 20       	and	r0, r0
    2176:	1a f4       	brpl	.+6      	; 0x217e <__divmodhi4_exit>

00002178 <__divmodhi4_neg2>:
    2178:	70 95       	com	r23
    217a:	61 95       	neg	r22
    217c:	7f 4f       	sbci	r23, 0xFF	; 255

0000217e <__divmodhi4_exit>:
    217e:	08 95       	ret

00002180 <__divmodhi4_neg1>:
    2180:	f6 f7       	brtc	.-4      	; 0x217e <__divmodhi4_exit>
    2182:	90 95       	com	r25
    2184:	81 95       	neg	r24
    2186:	9f 4f       	sbci	r25, 0xFF	; 255
    2188:	08 95       	ret

0000218a <__udivmodsi4>:
    218a:	a1 e2       	ldi	r26, 0x21	; 33
    218c:	1a 2e       	mov	r1, r26
    218e:	aa 1b       	sub	r26, r26
    2190:	bb 1b       	sub	r27, r27
    2192:	fd 01       	movw	r30, r26
    2194:	0d c0       	rjmp	.+26     	; 0x21b0 <__udivmodsi4_ep>

00002196 <__udivmodsi4_loop>:
    2196:	aa 1f       	adc	r26, r26
    2198:	bb 1f       	adc	r27, r27
    219a:	ee 1f       	adc	r30, r30
    219c:	ff 1f       	adc	r31, r31
    219e:	a2 17       	cp	r26, r18
    21a0:	b3 07       	cpc	r27, r19
    21a2:	e4 07       	cpc	r30, r20
    21a4:	f5 07       	cpc	r31, r21
    21a6:	20 f0       	brcs	.+8      	; 0x21b0 <__udivmodsi4_ep>
    21a8:	a2 1b       	sub	r26, r18
    21aa:	b3 0b       	sbc	r27, r19
    21ac:	e4 0b       	sbc	r30, r20
    21ae:	f5 0b       	sbc	r31, r21

000021b0 <__udivmodsi4_ep>:
    21b0:	66 1f       	adc	r22, r22
    21b2:	77 1f       	adc	r23, r23
    21b4:	88 1f       	adc	r24, r24
    21b6:	99 1f       	adc	r25, r25
    21b8:	1a 94       	dec	r1
    21ba:	69 f7       	brne	.-38     	; 0x2196 <__udivmodsi4_loop>
    21bc:	60 95       	com	r22
    21be:	70 95       	com	r23
    21c0:	80 95       	com	r24
    21c2:	90 95       	com	r25
    21c4:	9b 01       	movw	r18, r22
    21c6:	ac 01       	movw	r20, r24
    21c8:	bd 01       	movw	r22, r26
    21ca:	cf 01       	movw	r24, r30
    21cc:	08 95       	ret

000021ce <_exit>:
    21ce:	ff cf       	rjmp	.-2      	; 0x21ce <_exit>
