# vivado 2025.1
# Generated by Hog on 2026-02-16 02:26:11

[main]
BOARD_PART=tul.com.tw:pynq-z2:part0:1.0
BOARD_PART_REPO_PATHS=/home/piledriven/.Xilinx/Vivado/2025.1/xhub/board_store/xilinx_board_store
IP_OUTPUT_REPO=npu.cache/ip
PART=xc7z020clg400-1
TARGET_LANGUAGE=Verilog

