/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "SSC0" of TriCore TC1197 (15 SFRs) */

#ifndef _HAVE_TRICORE_SSC0_ADDRESSES_H_
#define _HAVE_TRICORE_SSC0_ADDRESSES_H_

#define SSC0_CLC_ADDR         0xF0100100     /* "Clock Control Register" */
#define SSC0_PISEL_ADDR       0xF0100104     /* "Port Input Select Register" */
#define SSC0_ID_ADDR          0xF0100108     /* "Module Identification Register" */
#define SSC0_FDR_ADDR         0xF010010C     /* "Fractional Divider Register" */
#define SSC0_CON_ADDR         0xF0100110     /* "Control Register" */
#define SSC0_BR_ADDR          0xF0100114     /* "Baud Rate Timer Reload Register" */
#define SSC0_SSOC_ADDR        0xF0100118     /* "Slave Select Output Control Register" */
#define SSC0_SSOTC_ADDR       0xF010011C     /* "Slave Select Output Timing Control Register" */
#define SSC0_TB_ADDR          0xF0100120     /* "Transmit Buffer Register" */
#define SSC0_RB_ADDR          0xF0100124     /* "Receive Buffer Register" */
#define SSC0_STAT_ADDR        0xF0100128     /* "Status Register" */
#define SSC0_EFM_ADDR         0xF010012C     /* "Error Flag Modification Register" */
#define SSC0_TSRC_ADDR        0xF01001F4     /* "Transmit Interrupt Service Request Control Register" */
#define SSC0_RSRC_ADDR        0xF01001F8     /* "Receive Interrupt Service Request Control Register" */
#define SSC0_ESRC_ADDR        0xF01001FC     /* "Error Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSC0_ADDRESSES_H_ (block "SSC0") */


