m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
!s11f vlog 2022.1_2 2022.04, Apr  2 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home1/BPRN11/IRUdumula/Serial_Controller/sim
T_opt
!s11d pkg /home1/BPRN11/IRUdumula/Serial_Controller/sim/work 1 scon_if 1 /home1/BPRN11/IRUdumula/Serial_Controller/sim/work 
!s110 1734671430
V8ORh<lfC<_RU00efdm6bX0
04 3 4 work top fast 0
=1-000ae431a4f1-6764fc45-a6e8c-323e1e
R0
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2022.1_2;75
Xpkg
!s115 scon_if
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
Z5 !s110 1734671428
!i10b 1
!s100 R_7m?PP1Ikf57oH64:Ab@0
Ig]d6nLm_4h7U5W=PA@7P>0
S1
R1
w1734671426
8../tb/pkg.sv
F../tb/pkg.sv
Z6 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z7 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z8 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z9 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z10 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z11 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z12 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z13 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z14 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z15 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z16 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z17 F/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F../wr_agt/wr_xtn.sv
F../wr_agt/wr_agt_config.sv
F../rd_agt/rd_agt_config.sv
F../tb/env_config.sv
F../wr_agt/wr_driver.sv
F../wr_agt/wr_monitor.sv
F../wr_agt/wr_sequencer.sv
F../wr_agt/wr_agent.sv
F../wr_agt/wr_seqs.sv
F../rd_agt/rd_monitor.sv
F../rd_agt/rd_agent.sv
F../tb/scoreboard.sv
F../tb/env.sv
F../tb/test.sv
!i122 7
Z18 L0 1 0
Vg]d6nLm_4h7U5W=PA@7P>0
Z19 OL;L;2022.1_2;75
r1
!s85 0
31
Z20 !s108 1734671428.000000
Z21 !s107 ../tb/test.sv|../tb/env.sv|../tb/scoreboard.sv|../rd_agt/rd_agent.sv|../rd_agt/rd_monitor.sv|../wr_agt/wr_seqs.sv|../wr_agt/wr_agent.sv|../wr_agt/wr_sequencer.sv|../wr_agt/wr_monitor.sv|../wr_agt/wr_driver.sv|../tb/env_config.sv|../rd_agt/rd_agt_config.sv|../wr_agt/wr_agt_config.sv|../wr_agt/wr_xtn.sv|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|../tb/pkg.sv|../rtl/scon_if.sv|../rtl/rtl.v|
Z22 !s90 -work|work|../rtl/rtl.v|../rtl/scon_if.sv|+incdir+../tb|+incdir+../wr_agt|+incdir+../rd_agt|../tb/pkg.sv|../tb/top.sv|
!i113 0
Z23 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z24 !s92 -work work +incdir+../tb +incdir+../wr_agt +incdir+../rd_agt -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vSCON
R5
!i10b 1
!s100 ^Lg`o[cV6oc9VI<UWz:1c1
Ifm_2Rd@cbHHJ5NkZYE[ZC2
R1
w1734168828
8../rtl/rtl.v
F../rtl/rtl.v
!i122 7
L0 7 58
Z25 VDg1SIo80bB@j0V0VzS_@n1
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R2
n@s@c@o@n
Yscon_if
R3
R5
!i10b 1
!s100 9chkhjUkUbcJlkdF;[Ni<0
I1J]@:be6HeXX0e@Fi:oj30
S1
R1
w1734173410
8../rtl/scon_if.sv
F../rtl/scon_if.sv
!i122 7
R18
R25
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R2
vtop
R3
R4
DXx4 work 3 pkg 0 22 g]d6nLm_4h7U5W=PA@7P>0
!s110 1734671429
!i10b 1
!s100 M:N>oMFhU9D5Mdb8JkJ0H3
IZb?`5P3TLOX38bzHDLLdX0
S1
R1
w1734495482
8../tb/top.sv
F../tb/top.sv
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
!i122 7
L0 1 6508
R25
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R2
