
STM32_Nextion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005398  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  080054a8  080054a8  000154a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080057e0  080057e0  000157e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080057e8  080057e8  000157e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080057ec  080057ec  000157ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000067c  20000000  080057f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000220  2000067c  08005e6c  0002067c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000089c  08005e6c  0002089c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00010110  00000000  00000000  000206a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000027fa  00000000  00000000  000307b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000371c  00000000  00000000  00032faf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000006a8  00000000  00000000  000366d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000009d0  00000000  00000000  00036d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000469e  00000000  00000000  00037748  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002504  00000000  00000000  0003bde6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003e2ea  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001cf8  00000000  00000000  0003e368  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000067c 	.word	0x2000067c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005490 	.word	0x08005490

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000680 	.word	0x20000680
 800014c:	08005490 	.word	0x08005490

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_uldivmod>:
 8000a80:	b953      	cbnz	r3, 8000a98 <__aeabi_uldivmod+0x18>
 8000a82:	b94a      	cbnz	r2, 8000a98 <__aeabi_uldivmod+0x18>
 8000a84:	2900      	cmp	r1, #0
 8000a86:	bf08      	it	eq
 8000a88:	2800      	cmpeq	r0, #0
 8000a8a:	bf1c      	itt	ne
 8000a8c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a90:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a94:	f000 b97a 	b.w	8000d8c <__aeabi_idiv0>
 8000a98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa0:	f000 f806 	bl	8000ab0 <__udivmoddi4>
 8000aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aac:	b004      	add	sp, #16
 8000aae:	4770      	bx	lr

08000ab0 <__udivmoddi4>:
 8000ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	460e      	mov	r6, r1
 8000ab8:	4604      	mov	r4, r0
 8000aba:	9d08      	ldr	r5, [sp, #32]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d150      	bne.n	8000b62 <__udivmoddi4+0xb2>
 8000ac0:	428a      	cmp	r2, r1
 8000ac2:	4617      	mov	r7, r2
 8000ac4:	d96c      	bls.n	8000ba0 <__udivmoddi4+0xf0>
 8000ac6:	fab2 fe82 	clz	lr, r2
 8000aca:	f1be 0f00 	cmp.w	lr, #0
 8000ace:	d00b      	beq.n	8000ae8 <__udivmoddi4+0x38>
 8000ad0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ad4:	fa01 f60e 	lsl.w	r6, r1, lr
 8000ad8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000adc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ae0:	ea4c 0c06 	orr.w	ip, ip, r6
 8000ae4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ae8:	0c3a      	lsrs	r2, r7, #16
 8000aea:	fbbc f9f2 	udiv	r9, ip, r2
 8000aee:	b2bb      	uxth	r3, r7
 8000af0:	fb02 cc19 	mls	ip, r2, r9, ip
 8000af4:	fb09 fa03 	mul.w	sl, r9, r3
 8000af8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000afc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000b00:	45b2      	cmp	sl, r6
 8000b02:	d90a      	bls.n	8000b1a <__udivmoddi4+0x6a>
 8000b04:	19f6      	adds	r6, r6, r7
 8000b06:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
 8000b0a:	f080 8125 	bcs.w	8000d58 <__udivmoddi4+0x2a8>
 8000b0e:	45b2      	cmp	sl, r6
 8000b10:	f240 8122 	bls.w	8000d58 <__udivmoddi4+0x2a8>
 8000b14:	f1a9 0902 	sub.w	r9, r9, #2
 8000b18:	443e      	add	r6, r7
 8000b1a:	eba6 060a 	sub.w	r6, r6, sl
 8000b1e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000b22:	fb02 6610 	mls	r6, r2, r0, r6
 8000b26:	fb00 f303 	mul.w	r3, r0, r3
 8000b2a:	b2a4      	uxth	r4, r4
 8000b2c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000b30:	42a3      	cmp	r3, r4
 8000b32:	d909      	bls.n	8000b48 <__udivmoddi4+0x98>
 8000b34:	19e4      	adds	r4, r4, r7
 8000b36:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b3a:	f080 810b 	bcs.w	8000d54 <__udivmoddi4+0x2a4>
 8000b3e:	42a3      	cmp	r3, r4
 8000b40:	f240 8108 	bls.w	8000d54 <__udivmoddi4+0x2a4>
 8000b44:	3802      	subs	r0, #2
 8000b46:	443c      	add	r4, r7
 8000b48:	2100      	movs	r1, #0
 8000b4a:	1ae4      	subs	r4, r4, r3
 8000b4c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b50:	2d00      	cmp	r5, #0
 8000b52:	d062      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b54:	2300      	movs	r3, #0
 8000b56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b5a:	602c      	str	r4, [r5, #0]
 8000b5c:	606b      	str	r3, [r5, #4]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d907      	bls.n	8000b76 <__udivmoddi4+0xc6>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d055      	beq.n	8000c16 <__udivmoddi4+0x166>
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000b70:	4608      	mov	r0, r1
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	f040 808f 	bne.w	8000c9e <__udivmoddi4+0x1ee>
 8000b80:	42b3      	cmp	r3, r6
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xda>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80fc 	bhi.w	8000d82 <__udivmoddi4+0x2d2>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	46b4      	mov	ip, r6
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d040      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba0:	b912      	cbnz	r2, 8000ba8 <__udivmoddi4+0xf8>
 8000ba2:	2701      	movs	r7, #1
 8000ba4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ba8:	fab7 fe87 	clz	lr, r7
 8000bac:	f1be 0f00 	cmp.w	lr, #0
 8000bb0:	d135      	bne.n	8000c1e <__udivmoddi4+0x16e>
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	1bf6      	subs	r6, r6, r7
 8000bb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000bba:	fa1f f887 	uxth.w	r8, r7
 8000bbe:	fbb6 f2fc 	udiv	r2, r6, ip
 8000bc2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000bc6:	fb08 f002 	mul.w	r0, r8, r2
 8000bca:	0c23      	lsrs	r3, r4, #16
 8000bcc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d907      	bls.n	8000be4 <__udivmoddi4+0x134>
 8000bd4:	19f6      	adds	r6, r6, r7
 8000bd6:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x132>
 8000bdc:	42b0      	cmp	r0, r6
 8000bde:	f200 80d2 	bhi.w	8000d86 <__udivmoddi4+0x2d6>
 8000be2:	461a      	mov	r2, r3
 8000be4:	1a36      	subs	r6, r6, r0
 8000be6:	fbb6 f0fc 	udiv	r0, r6, ip
 8000bea:	fb0c 6610 	mls	r6, ip, r0, r6
 8000bee:	fb08 f800 	mul.w	r8, r8, r0
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000bf8:	45a0      	cmp	r8, r4
 8000bfa:	d907      	bls.n	8000c0c <__udivmoddi4+0x15c>
 8000bfc:	19e4      	adds	r4, r4, r7
 8000bfe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x15a>
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	f200 80b9 	bhi.w	8000d7c <__udivmoddi4+0x2cc>
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	eba4 0408 	sub.w	r4, r4, r8
 8000c10:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c14:	e79c      	b.n	8000b50 <__udivmoddi4+0xa0>
 8000c16:	4629      	mov	r1, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c22:	f1ce 0320 	rsb	r3, lr, #32
 8000c26:	fa26 f203 	lsr.w	r2, r6, r3
 8000c2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c2e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000c32:	fa1f f887 	uxth.w	r8, r7
 8000c36:	fb0c 2211 	mls	r2, ip, r1, r2
 8000c3a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c3e:	fa20 f303 	lsr.w	r3, r0, r3
 8000c42:	fb01 f908 	mul.w	r9, r1, r8
 8000c46:	4333      	orrs	r3, r6
 8000c48:	0c1e      	lsrs	r6, r3, #16
 8000c4a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c4e:	45b1      	cmp	r9, r6
 8000c50:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x1ba>
 8000c56:	19f6      	adds	r6, r6, r7
 8000c58:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8000c5c:	f080 808c 	bcs.w	8000d78 <__udivmoddi4+0x2c8>
 8000c60:	45b1      	cmp	r9, r6
 8000c62:	f240 8089 	bls.w	8000d78 <__udivmoddi4+0x2c8>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443e      	add	r6, r7
 8000c6a:	eba6 0609 	sub.w	r6, r6, r9
 8000c6e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c72:	fb0c 6210 	mls	r2, ip, r0, r6
 8000c76:	fb00 f908 	mul.w	r9, r0, r8
 8000c7a:	b29e      	uxth	r6, r3
 8000c7c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c80:	45b1      	cmp	r9, r6
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x1e4>
 8000c84:	19f6      	adds	r6, r6, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8a:	d271      	bcs.n	8000d70 <__udivmoddi4+0x2c0>
 8000c8c:	45b1      	cmp	r9, r6
 8000c8e:	d96f      	bls.n	8000d70 <__udivmoddi4+0x2c0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443e      	add	r6, r7
 8000c94:	eba6 0609 	sub.w	r6, r6, r9
 8000c98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9c:	e78f      	b.n	8000bbe <__udivmoddi4+0x10e>
 8000c9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ca2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	ea48 0303 	orr.w	r3, r8, r3
 8000cac:	fa26 f407 	lsr.w	r4, r6, r7
 8000cb0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000cb4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cb8:	fa1f fc83 	uxth.w	ip, r3
 8000cbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cc0:	408e      	lsls	r6, r1
 8000cc2:	fa20 f807 	lsr.w	r8, r0, r7
 8000cc6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000cca:	ea48 0806 	orr.w	r8, r8, r6
 8000cce:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000cd2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000cd6:	45a2      	cmp	sl, r4
 8000cd8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cdc:	fa00 f601 	lsl.w	r6, r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x244>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ce8:	d244      	bcs.n	8000d74 <__udivmoddi4+0x2c4>
 8000cea:	45a2      	cmp	sl, r4
 8000cec:	d942      	bls.n	8000d74 <__udivmoddi4+0x2c4>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	441c      	add	r4, r3
 8000cf4:	eba4 040a 	sub.w	r4, r4, sl
 8000cf8:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cfc:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d00:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d04:	fa1f f888 	uxth.w	r8, r8
 8000d08:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x270>
 8000d10:	18e4      	adds	r4, r4, r3
 8000d12:	f100 3eff 	add.w	lr, r0, #4294967295	; 0xffffffff
 8000d16:	d229      	bcs.n	8000d6c <__udivmoddi4+0x2bc>
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d927      	bls.n	8000d6c <__udivmoddi4+0x2bc>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	441c      	add	r4, r3
 8000d20:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d24:	fba0 8902 	umull	r8, r9, r0, r2
 8000d28:	eba4 0c0c 	sub.w	ip, r4, ip
 8000d2c:	45cc      	cmp	ip, r9
 8000d2e:	46c2      	mov	sl, r8
 8000d30:	46ce      	mov	lr, r9
 8000d32:	d315      	bcc.n	8000d60 <__udivmoddi4+0x2b0>
 8000d34:	d012      	beq.n	8000d5c <__udivmoddi4+0x2ac>
 8000d36:	b155      	cbz	r5, 8000d4e <__udivmoddi4+0x29e>
 8000d38:	ebb6 030a 	subs.w	r3, r6, sl
 8000d3c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000d40:	fa06 f707 	lsl.w	r7, r6, r7
 8000d44:	40cb      	lsrs	r3, r1
 8000d46:	431f      	orrs	r7, r3
 8000d48:	40ce      	lsrs	r6, r1
 8000d4a:	602f      	str	r7, [r5, #0]
 8000d4c:	606e      	str	r6, [r5, #4]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	4610      	mov	r0, r2
 8000d56:	e6f7      	b.n	8000b48 <__udivmoddi4+0x98>
 8000d58:	4689      	mov	r9, r1
 8000d5a:	e6de      	b.n	8000b1a <__udivmoddi4+0x6a>
 8000d5c:	4546      	cmp	r6, r8
 8000d5e:	d2ea      	bcs.n	8000d36 <__udivmoddi4+0x286>
 8000d60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d64:	eb69 0e03 	sbc.w	lr, r9, r3
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7e4      	b.n	8000d36 <__udivmoddi4+0x286>
 8000d6c:	4670      	mov	r0, lr
 8000d6e:	e7d7      	b.n	8000d20 <__udivmoddi4+0x270>
 8000d70:	4618      	mov	r0, r3
 8000d72:	e78f      	b.n	8000c94 <__udivmoddi4+0x1e4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7bd      	b.n	8000cf4 <__udivmoddi4+0x244>
 8000d78:	4611      	mov	r1, r2
 8000d7a:	e776      	b.n	8000c6a <__udivmoddi4+0x1ba>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	443c      	add	r4, r7
 8000d80:	e744      	b.n	8000c0c <__udivmoddi4+0x15c>
 8000d82:	4608      	mov	r0, r1
 8000d84:	e706      	b.n	8000b94 <__udivmoddi4+0xe4>
 8000d86:	3a02      	subs	r2, #2
 8000d88:	443e      	add	r6, r7
 8000d8a:	e72b      	b.n	8000be4 <__udivmoddi4+0x134>

08000d8c <__aeabi_idiv0>:
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d96:	490d      	ldr	r1, [pc, #52]	; (8000dcc <HAL_InitTick+0x3c>)
 8000d98:	4a0d      	ldr	r2, [pc, #52]	; (8000dd0 <HAL_InitTick+0x40>)
 8000d9a:	7809      	ldrb	r1, [r1, #0]
 8000d9c:	6812      	ldr	r2, [r2, #0]
 8000d9e:	fbb3 f3f1 	udiv	r3, r3, r1
{
 8000da2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da4:	fbb2 f0f3 	udiv	r0, r2, r3
 8000da8:	f000 f88e 	bl	8000ec8 <HAL_SYSTICK_Config>
 8000dac:	b908      	cbnz	r0, 8000db2 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dae:	2d0f      	cmp	r5, #15
 8000db0:	d901      	bls.n	8000db6 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000db2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db8:	4602      	mov	r2, r0
 8000dba:	4629      	mov	r1, r5
 8000dbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dc0:	f000 f840 	bl	8000e44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dc4:	4b03      	ldr	r3, [pc, #12]	; (8000dd4 <HAL_InitTick+0x44>)
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	601d      	str	r5, [r3, #0]
 8000dca:	bd38      	pop	{r3, r4, r5, pc}
 8000dcc:	20000000 	.word	0x20000000
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	20000004 	.word	0x20000004

08000dd8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd8:	4a07      	ldr	r2, [pc, #28]	; (8000df8 <HAL_Init+0x20>)
{
 8000dda:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ddc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dde:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	f043 0310 	orr.w	r3, r3, #16
 8000de4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de6:	f000 f81b 	bl	8000e20 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dea:	2000      	movs	r0, #0
 8000dec:	f7ff ffd0 	bl	8000d90 <HAL_InitTick>
  HAL_MspInit();
 8000df0:	f001 faf2 	bl	80023d8 <HAL_MspInit>
}
 8000df4:	2000      	movs	r0, #0
 8000df6:	bd08      	pop	{r3, pc}
 8000df8:	40022000 	.word	0x40022000

08000dfc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000dfc:	4a03      	ldr	r2, [pc, #12]	; (8000e0c <HAL_IncTick+0x10>)
 8000dfe:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <HAL_IncTick+0x14>)
 8000e00:	6811      	ldr	r1, [r2, #0]
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	440b      	add	r3, r1
 8000e06:	6013      	str	r3, [r2, #0]
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	200007f0 	.word	0x200007f0
 8000e10:	20000000 	.word	0x20000000

08000e14 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e14:	4b01      	ldr	r3, [pc, #4]	; (8000e1c <HAL_GetTick+0x8>)
 8000e16:	6818      	ldr	r0, [r3, #0]
}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	200007f0 	.word	0x200007f0

08000e20 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e20:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e24:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e26:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e28:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e2a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2e:	400b      	ands	r3, r1
 8000e30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000e38:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e3a:	60d3      	str	r3, [r2, #12]
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e44:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e46:	b470      	push	{r4, r5, r6}
 8000e48:	68dc      	ldr	r4, [r3, #12]
 8000e4a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4e:	f1c4 0607 	rsb	r6, r4, #7
 8000e52:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e54:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e58:	bf28      	it	cs
 8000e5a:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5c:	2b06      	cmp	r3, #6
 8000e5e:	d917      	bls.n	8000e90 <HAL_NVIC_SetPriority+0x4c>
 8000e60:	2501      	movs	r5, #1
 8000e62:	3c03      	subs	r4, #3
 8000e64:	40a5      	lsls	r5, r4
 8000e66:	3d01      	subs	r5, #1
 8000e68:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	40b3      	lsls	r3, r6
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	4019      	ands	r1, r3
 8000e72:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 8000e74:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e76:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8000e7a:	db0c      	blt.n	8000e96 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7c:	0109      	lsls	r1, r1, #4
 8000e7e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000e82:	b2c9      	uxtb	r1, r1
 8000e84:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000e88:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000e8c:	bc70      	pop	{r4, r5, r6}
 8000e8e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e90:	2200      	movs	r2, #0
 8000e92:	4614      	mov	r4, r2
 8000e94:	e7e9      	b.n	8000e6a <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e96:	4b05      	ldr	r3, [pc, #20]	; (8000eac <HAL_NVIC_SetPriority+0x68>)
 8000e98:	f000 000f 	and.w	r0, r0, #15
 8000e9c:	0109      	lsls	r1, r1, #4
 8000e9e:	b2c9      	uxtb	r1, r1
 8000ea0:	4403      	add	r3, r0
 8000ea2:	7619      	strb	r1, [r3, #24]
 8000ea4:	bc70      	pop	{r4, r5, r6}
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00
 8000eac:	e000ecfc 	.word	0xe000ecfc

08000eb0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	f000 011f 	and.w	r1, r0, #31
 8000eb6:	4a03      	ldr	r2, [pc, #12]	; (8000ec4 <HAL_NVIC_EnableIRQ+0x14>)
 8000eb8:	0940      	lsrs	r0, r0, #5
 8000eba:	408b      	lsls	r3, r1
 8000ebc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e000e100 	.word	0xe000e100

08000ec8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ec8:	3801      	subs	r0, #1
 8000eca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ece:	d20d      	bcs.n	8000eec <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed0:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed2:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ed8:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eda:	4c06      	ldr	r4, [pc, #24]	; (8000ef4 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000edc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee2:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8000ee4:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ee8:	6019      	str	r1, [r3, #0]
 8000eea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000eec:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8000eee:	4770      	bx	lr
 8000ef0:	e000e010 	.word	0xe000e010
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ef8:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000efa:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000efc:	6813      	ldr	r3, [r2, #0]
 8000efe:	bf0c      	ite	eq
 8000f00:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f04:	f023 0304 	bicne.w	r3, r3, #4
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	4770      	bx	lr
 8000f0c:	e000e010 	.word	0xe000e010

08000f10 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <HAL_SYSTICK_IRQHandler>:
{
 8000f14:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000f16:	f7ff fffb 	bl	8000f10 <HAL_SYSTICK_Callback>
 8000f1a:	bd08      	pop	{r3, pc}

08000f1c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	d02e      	beq.n	8000f7e <HAL_DMA_Init+0x62>
 8000f20:	4603      	mov	r3, r0
{
 8000f22:	b4f0      	push	{r4, r5, r6, r7}
  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000f24:	2400      	movs	r4, #0

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f26:	2601      	movs	r6, #1
  tmp |=  hdma->Init.Direction        |
 8000f28:	6887      	ldr	r7, [r0, #8]
 8000f2a:	6842      	ldr	r2, [r0, #4]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f2c:	6805      	ldr	r5, [r0, #0]
 8000f2e:	4915      	ldr	r1, [pc, #84]	; (8000f84 <HAL_DMA_Init+0x68>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f30:	68c0      	ldr	r0, [r0, #12]
  tmp |=  hdma->Init.Direction        |
 8000f32:	433a      	orrs	r2, r7
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f34:	4f14      	ldr	r7, [pc, #80]	; (8000f88 <HAL_DMA_Init+0x6c>)
 8000f36:	4429      	add	r1, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f38:	4302      	orrs	r2, r0
 8000f3a:	6918      	ldr	r0, [r3, #16]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f3c:	fba7 7101 	umull	r7, r1, r7, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f40:	695f      	ldr	r7, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f42:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f44:	433a      	orrs	r2, r7
 8000f46:	699f      	ldr	r7, [r3, #24]
  tmp = hdma->Instance->CCR;
 8000f48:	6828      	ldr	r0, [r5, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f4a:	433a      	orrs	r2, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f4c:	69df      	ldr	r7, [r3, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f4e:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f52:	433a      	orrs	r2, r7
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f54:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  hdma->DmaBaseAddress = DMA1;
 8000f58:	4f0c      	ldr	r7, [pc, #48]	; (8000f8c <HAL_DMA_Init+0x70>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f5a:	0909      	lsrs	r1, r1, #4
  tmp |=  hdma->Init.Direction        |
 8000f5c:	4302      	orrs	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f5e:	0089      	lsls	r1, r1, #2
  hdma->DmaBaseAddress = DMA1;
 8000f60:	63df      	str	r7, [r3, #60]	; 0x3c
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
  
  return HAL_OK;
 8000f62:	4620      	mov	r0, r4
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f64:	6419      	str	r1, [r3, #64]	; 0x40
  hdma->Instance->CCR = tmp;
 8000f66:	602a      	str	r2, [r5, #0]
  hdma->XferCpltCallback = NULL;
 8000f68:	629c      	str	r4, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000f6a:	62dc      	str	r4, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000f6c:	631c      	str	r4, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000f6e:	635c      	str	r4, [r3, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f70:	639c      	str	r4, [r3, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000f72:	f883 4020 	strb.w	r4, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8000f76:	f883 6021 	strb.w	r6, [r3, #33]	; 0x21
}
 8000f7a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f7c:	4770      	bx	lr
    return HAL_ERROR;
 8000f7e:	2001      	movs	r0, #1
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	bffdfff8 	.word	0xbffdfff8
 8000f88:	cccccccd 	.word	0xcccccccd
 8000f8c:	40020000 	.word	0x40020000

08000f90 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f90:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000f92:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000f96:	2c01      	cmp	r4, #1
 8000f98:	d00c      	beq.n	8000fb4 <HAL_DMA_Start_IT+0x24>
 8000f9a:	2501      	movs	r5, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f9c:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000fa0:	f880 5020 	strb.w	r5, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000fa4:	42ac      	cmp	r4, r5
 8000fa6:	d008      	beq.n	8000fba <HAL_DMA_Start_IT+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000fa8:	2200      	movs	r2, #0

    /* Remain BUSY */
    status = HAL_BUSY;
 8000faa:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma); 
 8000fac:	f880 2020 	strb.w	r2, [r0, #32]
  }    
  return status;
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 8000fb4:	2302      	movs	r3, #2
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fba:	2600      	movs	r6, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fbc:	f04f 0c02 	mov.w	ip, #2
    __HAL_DMA_DISABLE(hdma);
 8000fc0:	6805      	ldr	r5, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fc2:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000fc4:	682e      	ldr	r6, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fc6:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8000fc8:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
 8000fcc:	40bc      	lsls	r4, r7
    __HAL_DMA_DISABLE(hdma);
 8000fce:	f026 0601 	bic.w	r6, r6, #1

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fd2:	6847      	ldr	r7, [r0, #4]
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fd4:	f880 c021 	strb.w	ip, [r0, #33]	; 0x21
    __HAL_DMA_DISABLE(hdma);
 8000fd8:	602e      	str	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fda:	f8ce 4004 	str.w	r4, [lr, #4]
  hdma->Instance->CNDTR = DataLength;
 8000fde:	606b      	str	r3, [r5, #4]
    if(NULL != hdma->XferHalfCpltCallback)
 8000fe0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fe2:	2f10      	cmp	r7, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000fe4:	bf0b      	itete	eq
 8000fe6:	60aa      	streq	r2, [r5, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000fe8:	60a9      	strne	r1, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000fea:	60e9      	streq	r1, [r5, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000fec:	60ea      	strne	r2, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000fee:	b14b      	cbz	r3, 8001004 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ff0:	682b      	ldr	r3, [r5, #0]
 8000ff2:	f043 030e 	orr.w	r3, r3, #14
 8000ff6:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8000ff8:	682a      	ldr	r2, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ffa:	2300      	movs	r3, #0
    __HAL_DMA_ENABLE(hdma);
 8000ffc:	f042 0201 	orr.w	r2, r2, #1
 8001000:	602a      	str	r2, [r5, #0]
 8001002:	e7d5      	b.n	8000fb0 <HAL_DMA_Start_IT+0x20>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001004:	682b      	ldr	r3, [r5, #0]
 8001006:	f023 0304 	bic.w	r3, r3, #4
 800100a:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800100c:	682b      	ldr	r3, [r5, #0]
 800100e:	f043 030a 	orr.w	r3, r3, #10
 8001012:	602b      	str	r3, [r5, #0]
 8001014:	e7f0      	b.n	8000ff8 <HAL_DMA_Start_IT+0x68>
 8001016:	bf00      	nop

08001018 <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001018:	2204      	movs	r2, #4
{
 800101a:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800101c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800101e:	6c01      	ldr	r1, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001020:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001022:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001024:	408a      	lsls	r2, r1
 8001026:	4222      	tst	r2, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001028:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800102a:	d01f      	beq.n	800106c <HAL_DMA_IRQHandler+0x54>
 800102c:	076f      	lsls	r7, r5, #29
 800102e:	d51d      	bpl.n	800106c <HAL_DMA_IRQHandler+0x54>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	0692      	lsls	r2, r2, #26
 8001034:	d403      	bmi.n	800103e <HAL_DMA_IRQHandler+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	f022 0204 	bic.w	r2, r2, #4
 800103c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800103e:	4a3f      	ldr	r2, [pc, #252]	; (800113c <HAL_DMA_IRQHandler+0x124>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d05d      	beq.n	8001100 <HAL_DMA_IRQHandler+0xe8>
 8001044:	3214      	adds	r2, #20
 8001046:	4293      	cmp	r3, r2
 8001048:	d062      	beq.n	8001110 <HAL_DMA_IRQHandler+0xf8>
 800104a:	3214      	adds	r2, #20
 800104c:	4293      	cmp	r3, r2
 800104e:	d069      	beq.n	8001124 <HAL_DMA_IRQHandler+0x10c>
 8001050:	3214      	adds	r2, #20
 8001052:	4293      	cmp	r3, r2
 8001054:	d06c      	beq.n	8001130 <HAL_DMA_IRQHandler+0x118>
 8001056:	3214      	adds	r2, #20
 8001058:	4293      	cmp	r3, r2
 800105a:	d05b      	beq.n	8001114 <HAL_DMA_IRQHandler+0xfc>
 800105c:	3214      	adds	r2, #20
 800105e:	4293      	cmp	r3, r2
 8001060:	bf0c      	ite	eq
 8001062:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001066:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800106a:	e04a      	b.n	8001102 <HAL_DMA_IRQHandler+0xea>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800106c:	2202      	movs	r2, #2
 800106e:	408a      	lsls	r2, r1
 8001070:	4222      	tst	r2, r4
 8001072:	d022      	beq.n	80010ba <HAL_DMA_IRQHandler+0xa2>
 8001074:	07af      	lsls	r7, r5, #30
 8001076:	d520      	bpl.n	80010ba <HAL_DMA_IRQHandler+0xa2>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	0691      	lsls	r1, r2, #26
 800107c:	d406      	bmi.n	800108c <HAL_DMA_IRQHandler+0x74>
      hdma->State = HAL_DMA_STATE_READY;
 800107e:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	f022 020a 	bic.w	r2, r2, #10
 8001086:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001088:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800108c:	4a2b      	ldr	r2, [pc, #172]	; (800113c <HAL_DMA_IRQHandler+0x124>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d02c      	beq.n	80010ec <HAL_DMA_IRQHandler+0xd4>
 8001092:	3214      	adds	r2, #20
 8001094:	4293      	cmp	r3, r2
 8001096:	d043      	beq.n	8001120 <HAL_DMA_IRQHandler+0x108>
 8001098:	3214      	adds	r2, #20
 800109a:	4293      	cmp	r3, r2
 800109c:	d045      	beq.n	800112a <HAL_DMA_IRQHandler+0x112>
 800109e:	3214      	adds	r2, #20
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d048      	beq.n	8001136 <HAL_DMA_IRQHandler+0x11e>
 80010a4:	3214      	adds	r2, #20
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d037      	beq.n	800111a <HAL_DMA_IRQHandler+0x102>
 80010aa:	3214      	adds	r2, #20
 80010ac:	4293      	cmp	r3, r2
 80010ae:	bf0c      	ite	eq
 80010b0:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80010b4:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80010b8:	e019      	b.n	80010ee <HAL_DMA_IRQHandler+0xd6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80010ba:	2208      	movs	r2, #8
 80010bc:	408a      	lsls	r2, r1
 80010be:	4222      	tst	r2, r4
 80010c0:	d01c      	beq.n	80010fc <HAL_DMA_IRQHandler+0xe4>
 80010c2:	072a      	lsls	r2, r5, #28
 80010c4:	d51a      	bpl.n	80010fc <HAL_DMA_IRQHandler+0xe4>
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010c6:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 80010c8:	2700      	movs	r7, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010ca:	681c      	ldr	r4, [r3, #0]
    if (hdma->XferErrorCallback != NULL)
 80010cc:	6b05      	ldr	r5, [r0, #48]	; 0x30
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010ce:	f024 040e 	bic.w	r4, r4, #14
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010d2:	fa02 f101 	lsl.w	r1, r2, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010d6:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010d8:	6071      	str	r1, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010da:	6382      	str	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80010dc:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80010e0:	f880 7020 	strb.w	r7, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80010e4:	b155      	cbz	r5, 80010fc <HAL_DMA_IRQHandler+0xe4>
      hdma->XferErrorCallback(hdma);
 80010e6:	462b      	mov	r3, r5
}
 80010e8:	bcf0      	pop	{r4, r5, r6, r7}
      hdma->XferErrorCallback(hdma);
 80010ea:	4718      	bx	r3
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80010ec:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 80010ee:	2100      	movs	r1, #0
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80010f0:	4c13      	ldr	r4, [pc, #76]	; (8001140 <HAL_DMA_IRQHandler+0x128>)
    if(hdma->XferCpltCallback != NULL)
 80010f2:	6a82      	ldr	r2, [r0, #40]	; 0x28
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80010f4:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 80010f6:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80010fa:	b93a      	cbnz	r2, 800110c <HAL_DMA_IRQHandler+0xf4>
}
 80010fc:	bcf0      	pop	{r4, r5, r6, r7}
 80010fe:	4770      	bx	lr
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001100:	2304      	movs	r3, #4
 8001102:	490f      	ldr	r1, [pc, #60]	; (8001140 <HAL_DMA_IRQHandler+0x128>)
    if(hdma->XferHalfCpltCallback != NULL)
 8001104:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001106:	604b      	str	r3, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001108:	2a00      	cmp	r2, #0
 800110a:	d0f7      	beq.n	80010fc <HAL_DMA_IRQHandler+0xe4>
}
 800110c:	bcf0      	pop	{r4, r5, r6, r7}
      hdma->XferCpltCallback(hdma);
 800110e:	4710      	bx	r2
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001110:	2340      	movs	r3, #64	; 0x40
 8001112:	e7f6      	b.n	8001102 <HAL_DMA_IRQHandler+0xea>
 8001114:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001118:	e7f3      	b.n	8001102 <HAL_DMA_IRQHandler+0xea>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800111a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800111e:	e7e6      	b.n	80010ee <HAL_DMA_IRQHandler+0xd6>
 8001120:	2320      	movs	r3, #32
 8001122:	e7e4      	b.n	80010ee <HAL_DMA_IRQHandler+0xd6>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001124:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001128:	e7eb      	b.n	8001102 <HAL_DMA_IRQHandler+0xea>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800112a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800112e:	e7de      	b.n	80010ee <HAL_DMA_IRQHandler+0xd6>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001130:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001134:	e7e5      	b.n	8001102 <HAL_DMA_IRQHandler+0xea>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001136:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800113a:	e7d8      	b.n	80010ee <HAL_DMA_IRQHandler+0xd6>
 800113c:	40020008 	.word	0x40020008
 8001140:	40020000 	.word	0x40020000

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001148:	f04f 0800 	mov.w	r8, #0
{
 800114c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800114e:	4643      	mov	r3, r8
{
 8001150:	f06f 061f 	mvn.w	r6, #31
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001154:	f8df e1dc 	ldr.w	lr, [pc, #476]	; 8001334 <HAL_GPIO_Init+0x1f0>
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001158:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8001338 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800115c:	4f6f      	ldr	r7, [pc, #444]	; (800131c <HAL_GPIO_Init+0x1d8>)
      switch (GPIO_Init->Mode)
 800115e:	9000      	str	r0, [sp, #0]
 8001160:	e005      	b.n	800116e <HAL_GPIO_Init+0x2a>
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001162:	3301      	adds	r3, #1
 8001164:	2b10      	cmp	r3, #16
 8001166:	f106 0604 	add.w	r6, r6, #4
 800116a:	f000 8089 	beq.w	8001280 <HAL_GPIO_Init+0x13c>
    ioposition = (0x01U << position);
 800116e:	2201      	movs	r2, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001170:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001172:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001174:	4014      	ands	r4, r2
    if (iocurrent == ioposition)
 8001176:	42a2      	cmp	r2, r4
 8001178:	d1f3      	bne.n	8001162 <HAL_GPIO_Init+0x1e>
      switch (GPIO_Init->Mode)
 800117a:	684d      	ldr	r5, [r1, #4]
 800117c:	2d12      	cmp	r5, #18
 800117e:	f000 80a3 	beq.w	80012c8 <HAL_GPIO_Init+0x184>
 8001182:	f200 808c 	bhi.w	800129e <HAL_GPIO_Init+0x15a>
 8001186:	2d02      	cmp	r5, #2
 8001188:	f000 80a5 	beq.w	80012d6 <HAL_GPIO_Init+0x192>
 800118c:	f240 8081 	bls.w	8001292 <HAL_GPIO_Init+0x14e>
 8001190:	2d03      	cmp	r5, #3
 8001192:	f000 809d 	beq.w	80012d0 <HAL_GPIO_Init+0x18c>
 8001196:	2d11      	cmp	r5, #17
 8001198:	d102      	bne.n	80011a0 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800119a:	68ca      	ldr	r2, [r1, #12]
 800119c:	f102 0804 	add.w	r8, r2, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011a0:	2cff      	cmp	r4, #255	; 0xff
 80011a2:	d870      	bhi.n	8001286 <HAL_GPIO_Init+0x142>
 80011a4:	9a00      	ldr	r2, [sp, #0]
 80011a6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80011aa:	4691      	mov	r9, r2
 80011ac:	6812      	ldr	r2, [r2, #0]
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011ae:	250f      	movs	r5, #15
 80011b0:	fa05 fb0a 	lsl.w	fp, r5, sl
 80011b4:	ea22 020b 	bic.w	r2, r2, fp
 80011b8:	fa08 fa0a 	lsl.w	sl, r8, sl
 80011bc:	ea42 020a 	orr.w	r2, r2, sl
 80011c0:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011c4:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80011c8:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80011cc:	d0c9      	beq.n	8001162 <HAL_GPIO_Init+0x1e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011ce:	f8de 9018 	ldr.w	r9, [lr, #24]
 80011d2:	f023 0203 	bic.w	r2, r3, #3
 80011d6:	f049 0901 	orr.w	r9, r9, #1
 80011da:	f8ce 9018 	str.w	r9, [lr, #24]
 80011de:	f8de 9018 	ldr.w	r9, [lr, #24]
 80011e2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80011e6:	f009 0901 	and.w	r9, r9, #1
 80011ea:	f8cd 900c 	str.w	r9, [sp, #12]
 80011ee:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80011f2:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011f6:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80011fa:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80011fe:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001202:	fa05 f509 	lsl.w	r5, r5, r9
 8001206:	ea2b 0005 	bic.w	r0, fp, r5
 800120a:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800120c:	9800      	ldr	r0, [sp, #0]
 800120e:	4560      	cmp	r0, ip
 8001210:	d077      	beq.n	8001302 <HAL_GPIO_Init+0x1be>
 8001212:	4d43      	ldr	r5, [pc, #268]	; (8001320 <HAL_GPIO_Init+0x1dc>)
 8001214:	42a8      	cmp	r0, r5
 8001216:	d077      	beq.n	8001308 <HAL_GPIO_Init+0x1c4>
 8001218:	4d42      	ldr	r5, [pc, #264]	; (8001324 <HAL_GPIO_Init+0x1e0>)
 800121a:	42a8      	cmp	r0, r5
 800121c:	d079      	beq.n	8001312 <HAL_GPIO_Init+0x1ce>
 800121e:	4d42      	ldr	r5, [pc, #264]	; (8001328 <HAL_GPIO_Init+0x1e4>)
 8001220:	42a8      	cmp	r0, r5
 8001222:	bf0c      	ite	eq
 8001224:	f04f 0b03 	moveq.w	fp, #3
 8001228:	f04f 0b04 	movne.w	fp, #4
 800122c:	fa0b f909 	lsl.w	r9, fp, r9
 8001230:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001232:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001236:	ea40 0509 	orr.w	r5, r0, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800123a:	6095      	str	r5, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800123c:	683a      	ldr	r2, [r7, #0]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800123e:	f103 0301 	add.w	r3, r3, #1
          SET_BIT(EXTI->IMR, iocurrent);
 8001242:	bf14      	ite	ne
 8001244:	4322      	orrne	r2, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001246:	43a2      	biceq	r2, r4
 8001248:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800124a:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800124c:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001250:	bf14      	ite	ne
 8001252:	4322      	orrne	r2, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001254:	43a2      	biceq	r2, r4
 8001256:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8001258:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800125a:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800125e:	bf14      	ite	ne
 8001260:	4322      	orrne	r2, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001262:	43a2      	biceq	r2, r4
 8001264:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8001266:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001268:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800126c:	bf14      	ite	ne
 800126e:	4314      	orrne	r4, r2
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001270:	ea22 0404 	biceq.w	r4, r2, r4
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001274:	2b10      	cmp	r3, #16
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001276:	60fc      	str	r4, [r7, #12]
 8001278:	f106 0604 	add.w	r6, r6, #4
  for (position = 0U; position < GPIO_NUMBER; position++)
 800127c:	f47f af77 	bne.w	800116e <HAL_GPIO_Init+0x2a>
        }
      }
    }
  }
}
 8001280:	b005      	add	sp, #20
 8001282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001286:	9800      	ldr	r0, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001288:	46b2      	mov	sl, r6
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800128a:	6842      	ldr	r2, [r0, #4]
 800128c:	f100 0904 	add.w	r9, r0, #4
 8001290:	e78d      	b.n	80011ae <HAL_GPIO_Init+0x6a>
      switch (GPIO_Init->Mode)
 8001292:	b1a5      	cbz	r5, 80012be <HAL_GPIO_Init+0x17a>
 8001294:	2d01      	cmp	r5, #1
 8001296:	d183      	bne.n	80011a0 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001298:	f8d1 800c 	ldr.w	r8, [r1, #12]
          break;
 800129c:	e780      	b.n	80011a0 <HAL_GPIO_Init+0x5c>
      switch (GPIO_Init->Mode)
 800129e:	4823      	ldr	r0, [pc, #140]	; (800132c <HAL_GPIO_Init+0x1e8>)
 80012a0:	4285      	cmp	r5, r0
 80012a2:	d00c      	beq.n	80012be <HAL_GPIO_Init+0x17a>
 80012a4:	d91b      	bls.n	80012de <HAL_GPIO_Init+0x19a>
 80012a6:	4822      	ldr	r0, [pc, #136]	; (8001330 <HAL_GPIO_Init+0x1ec>)
 80012a8:	4285      	cmp	r5, r0
 80012aa:	d008      	beq.n	80012be <HAL_GPIO_Init+0x17a>
 80012ac:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 80012b0:	4285      	cmp	r5, r0
 80012b2:	d004      	beq.n	80012be <HAL_GPIO_Init+0x17a>
 80012b4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 800133c <HAL_GPIO_Init+0x1f8>
 80012b8:	454d      	cmp	r5, r9
 80012ba:	f47f af71 	bne.w	80011a0 <HAL_GPIO_Init+0x5c>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012be:	688d      	ldr	r5, [r1, #8]
 80012c0:	b9bd      	cbnz	r5, 80012f2 <HAL_GPIO_Init+0x1ae>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012c2:	f04f 0804 	mov.w	r8, #4
 80012c6:	e76b      	b.n	80011a0 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012c8:	68ca      	ldr	r2, [r1, #12]
 80012ca:	f102 080c 	add.w	r8, r2, #12
          break;
 80012ce:	e767      	b.n	80011a0 <HAL_GPIO_Init+0x5c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012d0:	f04f 0800 	mov.w	r8, #0
 80012d4:	e764      	b.n	80011a0 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012d6:	68ca      	ldr	r2, [r1, #12]
 80012d8:	f102 0808 	add.w	r8, r2, #8
          break;
 80012dc:	e760      	b.n	80011a0 <HAL_GPIO_Init+0x5c>
      switch (GPIO_Init->Mode)
 80012de:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8001340 <HAL_GPIO_Init+0x1fc>
 80012e2:	454d      	cmp	r5, r9
 80012e4:	d0eb      	beq.n	80012be <HAL_GPIO_Init+0x17a>
 80012e6:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80012ea:	454d      	cmp	r5, r9
 80012ec:	f47f af58 	bne.w	80011a0 <HAL_GPIO_Init+0x5c>
 80012f0:	e7e5      	b.n	80012be <HAL_GPIO_Init+0x17a>
            GPIOx->BSRR = ioposition;
 80012f2:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012f4:	2d01      	cmp	r5, #1
            GPIOx->BSRR = ioposition;
 80012f6:	bf0c      	ite	eq
 80012f8:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 80012fa:	6142      	strne	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012fc:	f04f 0808 	mov.w	r8, #8
 8001300:	e74e      	b.n	80011a0 <HAL_GPIO_Init+0x5c>
 8001302:	f04f 0900 	mov.w	r9, #0
 8001306:	e793      	b.n	8001230 <HAL_GPIO_Init+0xec>
 8001308:	f04f 0b01 	mov.w	fp, #1
 800130c:	fa0b f909 	lsl.w	r9, fp, r9
 8001310:	e78e      	b.n	8001230 <HAL_GPIO_Init+0xec>
 8001312:	f04f 0b02 	mov.w	fp, #2
 8001316:	fa0b f909 	lsl.w	r9, fp, r9
 800131a:	e789      	b.n	8001230 <HAL_GPIO_Init+0xec>
 800131c:	40010400 	.word	0x40010400
 8001320:	40010c00 	.word	0x40010c00
 8001324:	40011000 	.word	0x40011000
 8001328:	40011400 	.word	0x40011400
 800132c:	10210000 	.word	0x10210000
 8001330:	10310000 	.word	0x10310000
 8001334:	40021000 	.word	0x40021000
 8001338:	40010800 	.word	0x40010800
 800133c:	10220000 	.word	0x10220000
 8001340:	10110000 	.word	0x10110000

08001344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001348:	6803      	ldr	r3, [r0, #0]
{
 800134a:	b082      	sub	sp, #8
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134c:	07dd      	lsls	r5, r3, #31
{
 800134e:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001350:	d530      	bpl.n	80013b4 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001352:	49ad      	ldr	r1, [pc, #692]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 8001354:	684a      	ldr	r2, [r1, #4]
 8001356:	f002 020c 	and.w	r2, r2, #12
 800135a:	2a04      	cmp	r2, #4
 800135c:	f000 80fa 	beq.w	8001554 <HAL_RCC_OscConfig+0x210>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001360:	684a      	ldr	r2, [r1, #4]
 8001362:	f002 020c 	and.w	r2, r2, #12
 8001366:	2a08      	cmp	r2, #8
 8001368:	f000 80f0 	beq.w	800154c <HAL_RCC_OscConfig+0x208>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800136c:	6863      	ldr	r3, [r4, #4]
 800136e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001372:	f000 8174 	beq.w	800165e <HAL_RCC_OscConfig+0x31a>
 8001376:	2b00      	cmp	r3, #0
 8001378:	f000 8104 	beq.w	8001584 <HAL_RCC_OscConfig+0x240>
 800137c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001380:	f000 81a9 	beq.w	80016d6 <HAL_RCC_OscConfig+0x392>
 8001384:	4ba0      	ldr	r3, [pc, #640]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001394:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001396:	f7ff fd3d 	bl	8000e14 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4d9b      	ldr	r5, [pc, #620]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
        tickstart = HAL_GetTick();
 800139c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139e:	e005      	b.n	80013ac <HAL_RCC_OscConfig+0x68>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a0:	f7ff fd38 	bl	8000e14 <HAL_GetTick>
 80013a4:	1b80      	subs	r0, r0, r6
 80013a6:	2864      	cmp	r0, #100	; 0x64
 80013a8:	f200 8117 	bhi.w	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ac:	682b      	ldr	r3, [r5, #0]
 80013ae:	039a      	lsls	r2, r3, #14
 80013b0:	d5f6      	bpl.n	80013a0 <HAL_RCC_OscConfig+0x5c>
 80013b2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013b4:	079f      	lsls	r7, r3, #30
 80013b6:	d528      	bpl.n	800140a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013b8:	4a93      	ldr	r2, [pc, #588]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 80013ba:	6851      	ldr	r1, [r2, #4]
 80013bc:	f011 0f0c 	tst.w	r1, #12
 80013c0:	f000 80a9 	beq.w	8001516 <HAL_RCC_OscConfig+0x1d2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013c4:	6851      	ldr	r1, [r2, #4]
 80013c6:	f001 010c 	and.w	r1, r1, #12
 80013ca:	2908      	cmp	r1, #8
 80013cc:	f000 809f 	beq.w	800150e <HAL_RCC_OscConfig+0x1ca>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013d0:	6923      	ldr	r3, [r4, #16]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 8132 	beq.w	800163c <HAL_RCC_OscConfig+0x2f8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013d8:	2201      	movs	r2, #1
 80013da:	4b8c      	ldr	r3, [pc, #560]	; (800160c <HAL_RCC_OscConfig+0x2c8>)
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013dc:	4d8a      	ldr	r5, [pc, #552]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
        __HAL_RCC_HSI_ENABLE();
 80013de:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013e0:	f7ff fd18 	bl	8000e14 <HAL_GetTick>
 80013e4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e6:	e005      	b.n	80013f4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e8:	f7ff fd14 	bl	8000e14 <HAL_GetTick>
 80013ec:	1b80      	subs	r0, r0, r6
 80013ee:	2802      	cmp	r0, #2
 80013f0:	f200 80f3 	bhi.w	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f4:	682b      	ldr	r3, [r5, #0]
 80013f6:	0798      	lsls	r0, r3, #30
 80013f8:	d5f6      	bpl.n	80013e8 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013fa:	682b      	ldr	r3, [r5, #0]
 80013fc:	6962      	ldr	r2, [r4, #20]
 80013fe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001402:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001406:	602b      	str	r3, [r5, #0]
 8001408:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800140a:	071a      	lsls	r2, r3, #28
 800140c:	d45d      	bmi.n	80014ca <HAL_RCC_OscConfig+0x186>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800140e:	075d      	lsls	r5, r3, #29
 8001410:	d53a      	bpl.n	8001488 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001412:	4b7d      	ldr	r3, [pc, #500]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 8001414:	69da      	ldr	r2, [r3, #28]
 8001416:	00d0      	lsls	r0, r2, #3
 8001418:	f100 80a6 	bmi.w	8001568 <HAL_RCC_OscConfig+0x224>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 800141c:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800141e:	69da      	ldr	r2, [r3, #28]
 8001420:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001424:	61da      	str	r2, [r3, #28]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	9b00      	ldr	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001430:	4b77      	ldr	r3, [pc, #476]	; (8001610 <HAL_RCC_OscConfig+0x2cc>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	05d1      	lsls	r1, r2, #23
 8001436:	f140 80bf 	bpl.w	80015b8 <HAL_RCC_OscConfig+0x274>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143a:	68e3      	ldr	r3, [r4, #12]
 800143c:	2b01      	cmp	r3, #1
 800143e:	f000 8114 	beq.w	800166a <HAL_RCC_OscConfig+0x326>
 8001442:	2b00      	cmp	r3, #0
 8001444:	f000 80cd 	beq.w	80015e2 <HAL_RCC_OscConfig+0x29e>
 8001448:	2b05      	cmp	r3, #5
 800144a:	4b6f      	ldr	r3, [pc, #444]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 800144c:	6a1a      	ldr	r2, [r3, #32]
 800144e:	f000 814f 	beq.w	80016f0 <HAL_RCC_OscConfig+0x3ac>
 8001452:	f022 0201 	bic.w	r2, r2, #1
 8001456:	621a      	str	r2, [r3, #32]
 8001458:	6a1a      	ldr	r2, [r3, #32]
 800145a:	f022 0204 	bic.w	r2, r2, #4
 800145e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001460:	f7ff fcd8 	bl	8000e14 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001464:	4e68      	ldr	r6, [pc, #416]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
      tickstart = HAL_GetTick();
 8001466:	4680      	mov	r8, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001468:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800146c:	e006      	b.n	800147c <HAL_RCC_OscConfig+0x138>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800146e:	f7ff fcd1 	bl	8000e14 <HAL_GetTick>
 8001472:	eba0 0008 	sub.w	r0, r0, r8
 8001476:	42b8      	cmp	r0, r7
 8001478:	f200 80af 	bhi.w	80015da <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147c:	6a33      	ldr	r3, [r6, #32]
 800147e:	079b      	lsls	r3, r3, #30
 8001480:	d5f5      	bpl.n	800146e <HAL_RCC_OscConfig+0x12a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001482:	2d00      	cmp	r5, #0
 8001484:	f040 80f7 	bne.w	8001676 <HAL_RCC_OscConfig+0x332>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001488:	69e3      	ldr	r3, [r4, #28]
 800148a:	b1d3      	cbz	r3, 80014c2 <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800148c:	4d5e      	ldr	r5, [pc, #376]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 800148e:	686a      	ldr	r2, [r5, #4]
 8001490:	f002 020c 	and.w	r2, r2, #12
 8001494:	2a08      	cmp	r2, #8
 8001496:	d045      	beq.n	8001524 <HAL_RCC_OscConfig+0x1e0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001498:	2b02      	cmp	r3, #2
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800149a:	f04f 0200 	mov.w	r2, #0
 800149e:	4b5d      	ldr	r3, [pc, #372]	; (8001614 <HAL_RCC_OscConfig+0x2d0>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014a0:	f000 80ef 	beq.w	8001682 <HAL_RCC_OscConfig+0x33e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a4:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a6:	f7ff fcb5 	bl	8000e14 <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014aa:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 80014ac:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ae:	e005      	b.n	80014bc <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014b0:	f7ff fcb0 	bl	8000e14 <HAL_GetTick>
 80014b4:	1b40      	subs	r0, r0, r5
 80014b6:	2802      	cmp	r0, #2
 80014b8:	f200 808f 	bhi.w	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014bc:	6823      	ldr	r3, [r4, #0]
 80014be:	019b      	lsls	r3, r3, #6
 80014c0:	d4f6      	bmi.n	80014b0 <HAL_RCC_OscConfig+0x16c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80014c2:	2000      	movs	r0, #0
}
 80014c4:	b002      	add	sp, #8
 80014c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ca:	69a3      	ldr	r3, [r4, #24]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d02d      	beq.n	800152c <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_LSI_ENABLE();
 80014d0:	2201      	movs	r2, #1
 80014d2:	4b51      	ldr	r3, [pc, #324]	; (8001618 <HAL_RCC_OscConfig+0x2d4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d4:	4d4c      	ldr	r5, [pc, #304]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
      __HAL_RCC_LSI_ENABLE();
 80014d6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80014d8:	f7ff fc9c 	bl	8000e14 <HAL_GetTick>
 80014dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014de:	e004      	b.n	80014ea <HAL_RCC_OscConfig+0x1a6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014e0:	f7ff fc98 	bl	8000e14 <HAL_GetTick>
 80014e4:	1b80      	subs	r0, r0, r6
 80014e6:	2802      	cmp	r0, #2
 80014e8:	d877      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80014ec:	079b      	lsls	r3, r3, #30
 80014ee:	d5f7      	bpl.n	80014e0 <HAL_RCC_OscConfig+0x19c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014f0:	4b4a      	ldr	r3, [pc, #296]	; (800161c <HAL_RCC_OscConfig+0x2d8>)
 80014f2:	4a4b      	ldr	r2, [pc, #300]	; (8001620 <HAL_RCC_OscConfig+0x2dc>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	fba2 2303 	umull	r2, r3, r2, r3
 80014fa:	0a5b      	lsrs	r3, r3, #9
 80014fc:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80014fe:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001500:	9b01      	ldr	r3, [sp, #4]
 8001502:	1e5a      	subs	r2, r3, #1
 8001504:	9201      	str	r2, [sp, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f9      	bne.n	80014fe <HAL_RCC_OscConfig+0x1ba>
 800150a:	6823      	ldr	r3, [r4, #0]
 800150c:	e77f      	b.n	800140e <HAL_RCC_OscConfig+0xca>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800150e:	6852      	ldr	r2, [r2, #4]
 8001510:	03d6      	lsls	r6, r2, #15
 8001512:	f53f af5d 	bmi.w	80013d0 <HAL_RCC_OscConfig+0x8c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001516:	4a3c      	ldr	r2, [pc, #240]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	0795      	lsls	r5, r2, #30
 800151c:	d526      	bpl.n	800156c <HAL_RCC_OscConfig+0x228>
 800151e:	6922      	ldr	r2, [r4, #16]
 8001520:	2a01      	cmp	r2, #1
 8001522:	d023      	beq.n	800156c <HAL_RCC_OscConfig+0x228>
        return HAL_ERROR;
 8001524:	2001      	movs	r0, #1
}
 8001526:	b002      	add	sp, #8
 8001528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800152c:	4a3a      	ldr	r2, [pc, #232]	; (8001618 <HAL_RCC_OscConfig+0x2d4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800152e:	4d36      	ldr	r5, [pc, #216]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
      __HAL_RCC_LSI_DISABLE();
 8001530:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001532:	f7ff fc6f 	bl	8000e14 <HAL_GetTick>
 8001536:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001538:	e004      	b.n	8001544 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800153a:	f7ff fc6b 	bl	8000e14 <HAL_GetTick>
 800153e:	1b80      	subs	r0, r0, r6
 8001540:	2802      	cmp	r0, #2
 8001542:	d84a      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001544:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001546:	079f      	lsls	r7, r3, #30
 8001548:	d4f7      	bmi.n	800153a <HAL_RCC_OscConfig+0x1f6>
 800154a:	e7de      	b.n	800150a <HAL_RCC_OscConfig+0x1c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800154c:	684a      	ldr	r2, [r1, #4]
 800154e:	03d0      	lsls	r0, r2, #15
 8001550:	f57f af0c 	bpl.w	800136c <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	4a2c      	ldr	r2, [pc, #176]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	0391      	lsls	r1, r2, #14
 800155a:	f57f af2b 	bpl.w	80013b4 <HAL_RCC_OscConfig+0x70>
 800155e:	6862      	ldr	r2, [r4, #4]
 8001560:	2a00      	cmp	r2, #0
 8001562:	f47f af27 	bne.w	80013b4 <HAL_RCC_OscConfig+0x70>
 8001566:	e7dd      	b.n	8001524 <HAL_RCC_OscConfig+0x1e0>
    FlagStatus       pwrclkchanged = RESET;
 8001568:	2500      	movs	r5, #0
 800156a:	e761      	b.n	8001430 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156c:	4926      	ldr	r1, [pc, #152]	; (8001608 <HAL_RCC_OscConfig+0x2c4>)
 800156e:	6960      	ldr	r0, [r4, #20]
 8001570:	680a      	ldr	r2, [r1, #0]
 8001572:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001576:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800157a:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800157c:	071a      	lsls	r2, r3, #28
 800157e:	f57f af46 	bpl.w	800140e <HAL_RCC_OscConfig+0xca>
 8001582:	e7a2      	b.n	80014ca <HAL_RCC_OscConfig+0x186>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001584:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001588:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800158c:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158e:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001590:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800159c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800159e:	f7ff fc39 	bl	8000e14 <HAL_GetTick>
 80015a2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015a4:	e004      	b.n	80015b0 <HAL_RCC_OscConfig+0x26c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015a6:	f7ff fc35 	bl	8000e14 <HAL_GetTick>
 80015aa:	1b80      	subs	r0, r0, r6
 80015ac:	2864      	cmp	r0, #100	; 0x64
 80015ae:	d814      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	039b      	lsls	r3, r3, #14
 80015b4:	d4f7      	bmi.n	80015a6 <HAL_RCC_OscConfig+0x262>
 80015b6:	e6fc      	b.n	80013b2 <HAL_RCC_OscConfig+0x6e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015b8:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ba:	461e      	mov	r6, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80015c0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80015c2:	f7ff fc27 	bl	8000e14 <HAL_GetTick>
 80015c6:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c8:	6833      	ldr	r3, [r6, #0]
 80015ca:	05da      	lsls	r2, r3, #23
 80015cc:	f53f af35 	bmi.w	800143a <HAL_RCC_OscConfig+0xf6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015d0:	f7ff fc20 	bl	8000e14 <HAL_GetTick>
 80015d4:	1bc0      	subs	r0, r0, r7
 80015d6:	2864      	cmp	r0, #100	; 0x64
 80015d8:	d9f6      	bls.n	80015c8 <HAL_RCC_OscConfig+0x284>
            return HAL_TIMEOUT;
 80015da:	2003      	movs	r0, #3
}
 80015dc:	b002      	add	sp, #8
 80015de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80015e6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80015ea:	6a1a      	ldr	r2, [r3, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ec:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ee:	f022 0201 	bic.w	r2, r2, #1
 80015f2:	621a      	str	r2, [r3, #32]
 80015f4:	6a1a      	ldr	r2, [r3, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015fa:	f022 0204 	bic.w	r2, r2, #4
 80015fe:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8001600:	f7ff fc08 	bl	8000e14 <HAL_GetTick>
 8001604:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001606:	e012      	b.n	800162e <HAL_RCC_OscConfig+0x2ea>
 8001608:	40021000 	.word	0x40021000
 800160c:	42420000 	.word	0x42420000
 8001610:	40007000 	.word	0x40007000
 8001614:	42420060 	.word	0x42420060
 8001618:	42420480 	.word	0x42420480
 800161c:	20000008 	.word	0x20000008
 8001620:	10624dd3 	.word	0x10624dd3
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001624:	f7ff fbf6 	bl	8000e14 <HAL_GetTick>
 8001628:	1bc0      	subs	r0, r0, r7
 800162a:	4540      	cmp	r0, r8
 800162c:	d8d5      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800162e:	6a33      	ldr	r3, [r6, #32]
 8001630:	0798      	lsls	r0, r3, #30
 8001632:	d4f7      	bmi.n	8001624 <HAL_RCC_OscConfig+0x2e0>
    if(pwrclkchanged == SET)
 8001634:	2d00      	cmp	r5, #0
 8001636:	f43f af27 	beq.w	8001488 <HAL_RCC_OscConfig+0x144>
 800163a:	e01c      	b.n	8001676 <HAL_RCC_OscConfig+0x332>
        __HAL_RCC_HSI_DISABLE();
 800163c:	4a34      	ldr	r2, [pc, #208]	; (8001710 <HAL_RCC_OscConfig+0x3cc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163e:	4d35      	ldr	r5, [pc, #212]	; (8001714 <HAL_RCC_OscConfig+0x3d0>)
        __HAL_RCC_HSI_DISABLE();
 8001640:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001642:	f7ff fbe7 	bl	8000e14 <HAL_GetTick>
 8001646:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001648:	e004      	b.n	8001654 <HAL_RCC_OscConfig+0x310>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800164a:	f7ff fbe3 	bl	8000e14 <HAL_GetTick>
 800164e:	1b80      	subs	r0, r0, r6
 8001650:	2802      	cmp	r0, #2
 8001652:	d8c2      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001654:	682b      	ldr	r3, [r5, #0]
 8001656:	0799      	lsls	r1, r3, #30
 8001658:	d4f7      	bmi.n	800164a <HAL_RCC_OscConfig+0x306>
 800165a:	6823      	ldr	r3, [r4, #0]
 800165c:	e6d5      	b.n	800140a <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800165e:	4a2d      	ldr	r2, [pc, #180]	; (8001714 <HAL_RCC_OscConfig+0x3d0>)
 8001660:	6813      	ldr	r3, [r2, #0]
 8001662:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	e695      	b.n	8001396 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800166a:	4a2a      	ldr	r2, [pc, #168]	; (8001714 <HAL_RCC_OscConfig+0x3d0>)
 800166c:	6a13      	ldr	r3, [r2, #32]
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	6213      	str	r3, [r2, #32]
 8001674:	e6f4      	b.n	8001460 <HAL_RCC_OscConfig+0x11c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001676:	4a27      	ldr	r2, [pc, #156]	; (8001714 <HAL_RCC_OscConfig+0x3d0>)
 8001678:	69d3      	ldr	r3, [r2, #28]
 800167a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800167e:	61d3      	str	r3, [r2, #28]
 8001680:	e702      	b.n	8001488 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_PLL_DISABLE();
 8001682:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001684:	f7ff fbc6 	bl	8000e14 <HAL_GetTick>
 8001688:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168a:	e004      	b.n	8001696 <HAL_RCC_OscConfig+0x352>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800168c:	f7ff fbc2 	bl	8000e14 <HAL_GetTick>
 8001690:	1b80      	subs	r0, r0, r6
 8001692:	2802      	cmp	r0, #2
 8001694:	d8a1      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001696:	682b      	ldr	r3, [r5, #0]
 8001698:	0199      	lsls	r1, r3, #6
 800169a:	d4f7      	bmi.n	800168c <HAL_RCC_OscConfig+0x348>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800169c:	6a22      	ldr	r2, [r4, #32]
 800169e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80016a2:	d02d      	beq.n	8001700 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_PLL_ENABLE();
 80016a4:	2501      	movs	r5, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a6:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_RCC_OscConfig+0x3d0>)
 80016a8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80016aa:	6859      	ldr	r1, [r3, #4]
 80016ac:	4302      	orrs	r2, r0
 80016ae:	f421 1174 	bic.w	r1, r1, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 80016b2:	4819      	ldr	r0, [pc, #100]	; (8001718 <HAL_RCC_OscConfig+0x3d4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016b4:	430a      	orrs	r2, r1
 80016b6:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 80016b8:	6005      	str	r5, [r0, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016ba:	461c      	mov	r4, r3
        tickstart = HAL_GetTick();
 80016bc:	f7ff fbaa 	bl	8000e14 <HAL_GetTick>
 80016c0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c2:	e004      	b.n	80016ce <HAL_RCC_OscConfig+0x38a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c4:	f7ff fba6 	bl	8000e14 <HAL_GetTick>
 80016c8:	1b40      	subs	r0, r0, r5
 80016ca:	2802      	cmp	r0, #2
 80016cc:	d885      	bhi.n	80015da <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016ce:	6823      	ldr	r3, [r4, #0]
 80016d0:	019a      	lsls	r2, r3, #6
 80016d2:	d5f7      	bpl.n	80016c4 <HAL_RCC_OscConfig+0x380>
 80016d4:	e6f5      	b.n	80014c2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80016da:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	e652      	b.n	8001396 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f0:	f042 0204 	orr.w	r2, r2, #4
 80016f4:	621a      	str	r2, [r3, #32]
 80016f6:	6a1a      	ldr	r2, [r3, #32]
 80016f8:	f042 0201 	orr.w	r2, r2, #1
 80016fc:	621a      	str	r2, [r3, #32]
 80016fe:	e6af      	b.n	8001460 <HAL_RCC_OscConfig+0x11c>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001700:	686b      	ldr	r3, [r5, #4]
 8001702:	68a1      	ldr	r1, [r4, #8]
 8001704:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001708:	430b      	orrs	r3, r1
 800170a:	606b      	str	r3, [r5, #4]
 800170c:	e7ca      	b.n	80016a4 <HAL_RCC_OscConfig+0x360>
 800170e:	bf00      	nop
 8001710:	42420000 	.word	0x42420000
 8001714:	40021000 	.word	0x40021000
 8001718:	42420060 	.word	0x42420060

0800171c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800171c:	4a65      	ldr	r2, [pc, #404]	; (80018b4 <HAL_RCC_ClockConfig+0x198>)
 800171e:	6813      	ldr	r3, [r2, #0]
 8001720:	f003 0307 	and.w	r3, r3, #7
 8001724:	428b      	cmp	r3, r1
 8001726:	d20b      	bcs.n	8001740 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001728:	6813      	ldr	r3, [r2, #0]
 800172a:	f023 0307 	bic.w	r3, r3, #7
 800172e:	430b      	orrs	r3, r1
 8001730:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001732:	6813      	ldr	r3, [r2, #0]
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	4299      	cmp	r1, r3
 800173a:	d001      	beq.n	8001740 <HAL_RCC_ClockConfig+0x24>
      return HAL_ERROR;
 800173c:	2001      	movs	r0, #1
}
 800173e:	4770      	bx	lr
{
 8001740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001744:	6803      	ldr	r3, [r0, #0]
{
 8001746:	b086      	sub	sp, #24
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001748:	079a      	lsls	r2, r3, #30
 800174a:	d506      	bpl.n	800175a <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800174c:	4c5a      	ldr	r4, [pc, #360]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
 800174e:	6885      	ldr	r5, [r0, #8]
 8001750:	6862      	ldr	r2, [r4, #4]
 8001752:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001756:	432a      	orrs	r2, r5
 8001758:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175a:	07db      	lsls	r3, r3, #31
 800175c:	4606      	mov	r6, r0
 800175e:	460c      	mov	r4, r1
 8001760:	d524      	bpl.n	80017ac <HAL_RCC_ClockConfig+0x90>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001762:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001764:	4b54      	ldr	r3, [pc, #336]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001766:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001768:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800176a:	f000 8092 	beq.w	8001892 <HAL_RCC_ClockConfig+0x176>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800176e:	2a02      	cmp	r2, #2
 8001770:	f000 8087 	beq.w	8001882 <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001774:	0798      	lsls	r0, r3, #30
 8001776:	d529      	bpl.n	80017cc <HAL_RCC_ClockConfig+0xb0>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001778:	4d4f      	ldr	r5, [pc, #316]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800177a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800177e:	686b      	ldr	r3, [r5, #4]
 8001780:	f023 0303 	bic.w	r3, r3, #3
 8001784:	4313      	orrs	r3, r2
 8001786:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001788:	f7ff fb44 	bl	8000e14 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800178c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800178e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001790:	2b01      	cmp	r3, #1
 8001792:	d065      	beq.n	8001860 <HAL_RCC_ClockConfig+0x144>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001794:	2b02      	cmp	r3, #2
 8001796:	d105      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x88>
 8001798:	e06d      	b.n	8001876 <HAL_RCC_ClockConfig+0x15a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800179a:	f7ff fb3b 	bl	8000e14 <HAL_GetTick>
 800179e:	1bc0      	subs	r0, r0, r7
 80017a0:	4540      	cmp	r0, r8
 80017a2:	d872      	bhi.n	800188a <HAL_RCC_ClockConfig+0x16e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017a4:	686b      	ldr	r3, [r5, #4]
 80017a6:	f013 0f0c 	tst.w	r3, #12
 80017aa:	d1f6      	bne.n	800179a <HAL_RCC_ClockConfig+0x7e>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80017ac:	4a41      	ldr	r2, [pc, #260]	; (80018b4 <HAL_RCC_ClockConfig+0x198>)
 80017ae:	6813      	ldr	r3, [r2, #0]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	429c      	cmp	r4, r3
 80017b6:	d20d      	bcs.n	80017d4 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b8:	6813      	ldr	r3, [r2, #0]
 80017ba:	f023 0307 	bic.w	r3, r3, #7
 80017be:	4323      	orrs	r3, r4
 80017c0:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017c2:	6813      	ldr	r3, [r2, #0]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	429c      	cmp	r4, r3
 80017ca:	d003      	beq.n	80017d4 <HAL_RCC_ClockConfig+0xb8>
      return HAL_ERROR;
 80017cc:	2001      	movs	r0, #1
}
 80017ce:	b006      	add	sp, #24
 80017d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d4:	6833      	ldr	r3, [r6, #0]
 80017d6:	0759      	lsls	r1, r3, #29
 80017d8:	d506      	bpl.n	80017e8 <HAL_RCC_ClockConfig+0xcc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017da:	4937      	ldr	r1, [pc, #220]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
 80017dc:	68f0      	ldr	r0, [r6, #12]
 80017de:	684a      	ldr	r2, [r1, #4]
 80017e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80017e4:	4302      	orrs	r2, r0
 80017e6:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e8:	071a      	lsls	r2, r3, #28
 80017ea:	d507      	bpl.n	80017fc <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017ec:	4a32      	ldr	r2, [pc, #200]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
 80017ee:	6931      	ldr	r1, [r6, #16]
 80017f0:	6853      	ldr	r3, [r2, #4]
 80017f2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80017f6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80017fa:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80017fc:	2601      	movs	r6, #1
 80017fe:	2502      	movs	r5, #2
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001800:	4b2e      	ldr	r3, [pc, #184]	; (80018bc <HAL_RCC_ClockConfig+0x1a0>)
 8001802:	af06      	add	r7, sp, #24
 8001804:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001806:	e907 000f 	stmdb	r7, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 800180a:	4c2b      	ldr	r4, [pc, #172]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800180c:	f88d 6004 	strb.w	r6, [sp, #4]
 8001810:	f88d 5005 	strb.w	r5, [sp, #5]
  tmpreg = RCC->CFGR;
 8001814:	6862      	ldr	r2, [r4, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001816:	f002 030c 	and.w	r3, r2, #12
 800181a:	2b08      	cmp	r3, #8
 800181c:	d10a      	bne.n	8001834 <HAL_RCC_ClockConfig+0x118>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800181e:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8001822:	443b      	add	r3, r7
 8001824:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001828:	03d3      	lsls	r3, r2, #15
 800182a:	d436      	bmi.n	800189a <HAL_RCC_ClockConfig+0x17e>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <HAL_RCC_ClockConfig+0x1a4>)
 800182e:	fb03 f301 	mul.w	r3, r3, r1
 8001832:	e000      	b.n	8001836 <HAL_RCC_ClockConfig+0x11a>
      sysclockfreq = HSE_VALUE;
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <HAL_RCC_ClockConfig+0x1a8>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001836:	4a20      	ldr	r2, [pc, #128]	; (80018b8 <HAL_RCC_ClockConfig+0x19c>)
 8001838:	4823      	ldr	r0, [pc, #140]	; (80018c8 <HAL_RCC_ClockConfig+0x1ac>)
 800183a:	6852      	ldr	r2, [r2, #4]
 800183c:	4923      	ldr	r1, [pc, #140]	; (80018cc <HAL_RCC_ClockConfig+0x1b0>)
 800183e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001842:	5c82      	ldrb	r2, [r0, r2]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001844:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001846:	40d3      	lsrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800184a:	f7ff faa1 	bl	8000d90 <HAL_InitTick>
  return HAL_OK;
 800184e:	2000      	movs	r0, #0
}
 8001850:	b006      	add	sp, #24
 8001852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001856:	f7ff fadd 	bl	8000e14 <HAL_GetTick>
 800185a:	1bc0      	subs	r0, r0, r7
 800185c:	4540      	cmp	r0, r8
 800185e:	d814      	bhi.n	800188a <HAL_RCC_ClockConfig+0x16e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001860:	686b      	ldr	r3, [r5, #4]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b04      	cmp	r3, #4
 8001868:	d1f5      	bne.n	8001856 <HAL_RCC_ClockConfig+0x13a>
 800186a:	e79f      	b.n	80017ac <HAL_RCC_ClockConfig+0x90>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800186c:	f7ff fad2 	bl	8000e14 <HAL_GetTick>
 8001870:	1bc0      	subs	r0, r0, r7
 8001872:	4540      	cmp	r0, r8
 8001874:	d809      	bhi.n	800188a <HAL_RCC_ClockConfig+0x16e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001876:	686b      	ldr	r3, [r5, #4]
 8001878:	f003 030c 	and.w	r3, r3, #12
 800187c:	2b08      	cmp	r3, #8
 800187e:	d1f5      	bne.n	800186c <HAL_RCC_ClockConfig+0x150>
 8001880:	e794      	b.n	80017ac <HAL_RCC_ClockConfig+0x90>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001882:	019d      	lsls	r5, r3, #6
 8001884:	f53f af78 	bmi.w	8001778 <HAL_RCC_ClockConfig+0x5c>
 8001888:	e7a0      	b.n	80017cc <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 800188a:	2003      	movs	r0, #3
}
 800188c:	b006      	add	sp, #24
 800188e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	039f      	lsls	r7, r3, #14
 8001894:	f53f af70 	bmi.w	8001778 <HAL_RCC_ClockConfig+0x5c>
 8001898:	e798      	b.n	80017cc <HAL_RCC_ClockConfig+0xb0>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800189a:	6862      	ldr	r2, [r4, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800189c:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_RCC_ClockConfig+0x1a8>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800189e:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018a2:	fb03 f301 	mul.w	r3, r3, r1
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018a6:	443a      	add	r2, r7
 80018a8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80018b0:	e7c1      	b.n	8001836 <HAL_RCC_ClockConfig+0x11a>
 80018b2:	bf00      	nop
 80018b4:	40022000 	.word	0x40022000
 80018b8:	40021000 	.word	0x40021000
 80018bc:	080054a8 	.word	0x080054a8
 80018c0:	003d0900 	.word	0x003d0900
 80018c4:	007a1200 	.word	0x007a1200
 80018c8:	0800554c 	.word	0x0800554c
 80018cc:	20000008 	.word	0x20000008

080018d0 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80018d0:	4b01      	ldr	r3, [pc, #4]	; (80018d8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80018d2:	6818      	ldr	r0, [r3, #0]
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000008 	.word	0x20000008

080018dc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018dc:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80018de:	4905      	ldr	r1, [pc, #20]	; (80018f4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80018e0:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 80018e2:	4a05      	ldr	r2, [pc, #20]	; (80018f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018e4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80018e8:	5ccb      	ldrb	r3, [r1, r3]
 80018ea:	6810      	ldr	r0, [r2, #0]
}    
 80018ec:	40d8      	lsrs	r0, r3
 80018ee:	4770      	bx	lr
 80018f0:	40021000 	.word	0x40021000
 80018f4:	0800555c 	.word	0x0800555c
 80018f8:	20000008 	.word	0x20000008

080018fc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <HAL_RCC_GetPCLK2Freq+0x14>)
 80018fe:	4905      	ldr	r1, [pc, #20]	; (8001914 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001900:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8001902:	4a05      	ldr	r2, [pc, #20]	; (8001918 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001904:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001908:	5ccb      	ldrb	r3, [r1, r3]
 800190a:	6810      	ldr	r0, [r2, #0]
} 
 800190c:	40d8      	lsrs	r0, r3
 800190e:	4770      	bx	lr
 8001910:	40021000 	.word	0x40021000
 8001914:	0800555c 	.word	0x0800555c
 8001918:	20000008 	.word	0x20000008

0800191c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800191c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001920:	4682      	mov	sl, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001922:	6804      	ldr	r4, [r0, #0]
 8001924:	68c1      	ldr	r1, [r0, #12]
 8001926:	6922      	ldr	r2, [r4, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001928:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800192a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800192e:	430a      	orrs	r2, r1
 8001930:	6122      	str	r2, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, 
 8001932:	68e2      	ldr	r2, [r4, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001934:	6900      	ldr	r0, [r0, #16]
 8001936:	f8da 1014 	ldr.w	r1, [sl, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800193a:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800193e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 8001940:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001944:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001946:	4313      	orrs	r3, r2
 8001948:	60e3      	str	r3, [r4, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800194a:	6963      	ldr	r3, [r4, #20]
 800194c:	f8da 1018 	ldr.w	r1, [sl, #24]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001950:	4a51      	ldr	r2, [pc, #324]	; (8001a98 <UART_SetConfig+0x17c>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001952:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001956:	430b      	orrs	r3, r1
  if(huart->Instance == USART1)
 8001958:	4294      	cmp	r4, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800195a:	6163      	str	r3, [r4, #20]
  if(huart->Instance == USART1)
 800195c:	d059      	beq.n	8001a12 <UART_SetConfig+0xf6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800195e:	f7ff ffbd 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 8001962:	f8da 3004 	ldr.w	r3, [sl, #4]
 8001966:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800196a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	fbb0 f3f3 	udiv	r3, r0, r3
 8001974:	4f49      	ldr	r7, [pc, #292]	; (8001a9c <UART_SetConfig+0x180>)
 8001976:	f04f 0864 	mov.w	r8, #100	; 0x64
 800197a:	fba7 2303 	umull	r2, r3, r7, r3
 800197e:	095b      	lsrs	r3, r3, #5
 8001980:	011d      	lsls	r5, r3, #4
 8001982:	f7ff ffab 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 8001986:	f8da 2004 	ldr.w	r2, [sl, #4]
 800198a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800198e:	0093      	lsls	r3, r2, #2
 8001990:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001994:	fbb0 f6f3 	udiv	r6, r0, r3
 8001998:	f7ff ffa0 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 800199c:	f8da 2004 	ldr.w	r2, [sl, #4]
 80019a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019a4:	0093      	lsls	r3, r2, #2
 80019a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80019ae:	fba7 2303 	umull	r2, r3, r7, r3
 80019b2:	095b      	lsrs	r3, r3, #5
 80019b4:	fb08 6313 	mls	r3, r8, r3, r6
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	3332      	adds	r3, #50	; 0x32
 80019bc:	fba7 2303 	umull	r2, r3, r7, r3
 80019c0:	095b      	lsrs	r3, r3, #5
 80019c2:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 80019c6:	f7ff ff89 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 80019ca:	f8da 2004 	ldr.w	r2, [sl, #4]
 80019ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019d6:	0093      	lsls	r3, r2, #2
 80019d8:	fbb0 f9f3 	udiv	r9, r0, r3
 80019dc:	f7ff ff7e 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 80019e0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80019e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80019f2:	fba7 2303 	umull	r2, r3, r7, r3
 80019f6:	095b      	lsrs	r3, r3, #5
 80019f8:	fb08 9313 	mls	r3, r8, r3, r9
 80019fc:	011b      	lsls	r3, r3, #4
 80019fe:	3332      	adds	r3, #50	; 0x32
 8001a00:	fba7 2303 	umull	r2, r3, r7, r3
 8001a04:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8001a08:	4333      	orrs	r3, r6
 8001a0a:	442b      	add	r3, r5
 8001a0c:	60a3      	str	r3, [r4, #8]
 8001a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001a12:	f7ff ff73 	bl	80018fc <HAL_RCC_GetPCLK2Freq>
 8001a16:	f8da 3004 	ldr.w	r3, [sl, #4]
 8001a1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a28:	4f1c      	ldr	r7, [pc, #112]	; (8001a9c <UART_SetConfig+0x180>)
 8001a2a:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001a2e:	fba7 2303 	umull	r2, r3, r7, r3
 8001a32:	095b      	lsrs	r3, r3, #5
 8001a34:	011d      	lsls	r5, r3, #4
 8001a36:	f7ff ff61 	bl	80018fc <HAL_RCC_GetPCLK2Freq>
 8001a3a:	f8da 2004 	ldr.w	r2, [sl, #4]
 8001a3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a42:	0093      	lsls	r3, r2, #2
 8001a44:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a48:	fbb0 f6f3 	udiv	r6, r0, r3
 8001a4c:	f7ff ff56 	bl	80018fc <HAL_RCC_GetPCLK2Freq>
 8001a50:	f8da 2004 	ldr.w	r2, [sl, #4]
 8001a54:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a58:	0093      	lsls	r3, r2, #2
 8001a5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a62:	fba7 2303 	umull	r2, r3, r7, r3
 8001a66:	095b      	lsrs	r3, r3, #5
 8001a68:	fb08 6313 	mls	r3, r8, r3, r6
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	3332      	adds	r3, #50	; 0x32
 8001a70:	fba7 2303 	umull	r2, r3, r7, r3
 8001a74:	095b      	lsrs	r3, r3, #5
 8001a76:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8001a7a:	f7ff ff3f 	bl	80018fc <HAL_RCC_GetPCLK2Freq>
 8001a7e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8001a82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a86:	0093      	lsls	r3, r2, #2
 8001a88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a8c:	fbb0 f9f3 	udiv	r9, r0, r3
 8001a90:	f7ff ff34 	bl	80018fc <HAL_RCC_GetPCLK2Freq>
 8001a94:	e7a4      	b.n	80019e0 <UART_SetConfig+0xc4>
 8001a96:	bf00      	nop
 8001a98:	40013800 	.word	0x40013800
 8001a9c:	51eb851f 	.word	0x51eb851f

08001aa0 <HAL_UART_Init>:
  if(huart == NULL)
 8001aa0:	b360      	cbz	r0, 8001afc <HAL_UART_Init+0x5c>
{
 8001aa2:	b538      	push	{r3, r4, r5, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8001aa4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001aa8:	4604      	mov	r4, r0
 8001aaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001aae:	b303      	cbz	r3, 8001af2 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8001ab0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001ab2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ab4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001ab8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001aba:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001abc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ac0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001ac2:	f7ff ff2b 	bl	800191c <UART_SetConfig>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ac6:	2500      	movs	r5, #0
  huart->gState= HAL_UART_STATE_READY;
 8001ac8:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001aca:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8001acc:	4628      	mov	r0, r5
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ace:	691a      	ldr	r2, [r3, #16]
 8001ad0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ad4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ad6:	695a      	ldr	r2, [r3, #20]
 8001ad8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001adc:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001ade:	68da      	ldr	r2, [r3, #12]
 8001ae0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ae4:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ae6:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001ae8:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001aec:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
  return HAL_OK;
 8001af0:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8001af2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001af6:	f000 fd25 	bl	8002544 <HAL_UART_MspInit>
 8001afa:	e7d9      	b.n	8001ab0 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8001afc:	2001      	movs	r0, #1
 8001afe:	4770      	bx	lr

08001b00 <HAL_UART_Transmit>:
{
 8001b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b04:	4605      	mov	r5, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001b06:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
{
 8001b0a:	b082      	sub	sp, #8
  if(huart->gState == HAL_UART_STATE_READY)
 8001b0c:	2820      	cmp	r0, #32
 8001b0e:	d003      	beq.n	8001b18 <HAL_UART_Transmit+0x18>
    return HAL_BUSY;
 8001b10:	2002      	movs	r0, #2
}
 8001b12:	b002      	add	sp, #8
 8001b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b18:	460f      	mov	r7, r1
    if((pData == NULL) || (Size == 0U))
 8001b1a:	b359      	cbz	r1, 8001b74 <HAL_UART_Transmit+0x74>
 8001b1c:	b352      	cbz	r2, 8001b74 <HAL_UART_Transmit+0x74>
 8001b1e:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8001b20:	f895 3038 	ldrb.w	r3, [r5, #56]	; 0x38
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d0f3      	beq.n	8001b10 <HAL_UART_Transmit+0x10>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b28:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8001b2a:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b2c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b2e:	63e8      	str	r0, [r5, #60]	; 0x3c
    __HAL_LOCK(huart);
 8001b30:	f885 1038 	strb.w	r1, [r5, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b34:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
 8001b38:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8001b3a:	f7ff f96b 	bl	8000e14 <HAL_GetTick>
 8001b3e:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001b40:	9a01      	ldr	r2, [sp, #4]
 8001b42:	682c      	ldr	r4, [r5, #0]
 8001b44:	84aa      	strh	r2, [r5, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b46:	84ea      	strh	r2, [r5, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001b48:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d03a      	beq.n	8001bc6 <HAL_UART_Transmit+0xc6>
      huart->TxXferCount--;
 8001b50:	8cea      	ldrh	r2, [r5, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b52:	68a9      	ldr	r1, [r5, #8]
      huart->TxXferCount--;
 8001b54:	3a01      	subs	r2, #1
 8001b56:	b292      	uxth	r2, r2
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b58:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8001b5c:	84ea      	strh	r2, [r5, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b5e:	d017      	beq.n	8001b90 <HAL_UART_Transmit+0x90>
 8001b60:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8001b64:	d13d      	bne.n	8001be2 <HAL_UART_Transmit+0xe2>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001b66:	6822      	ldr	r2, [r4, #0]
 8001b68:	0610      	lsls	r0, r2, #24
 8001b6a:	d5fc      	bpl.n	8001b66 <HAL_UART_Transmit+0x66>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001b6c:	783b      	ldrb	r3, [r7, #0]
 8001b6e:	3701      	adds	r7, #1
 8001b70:	6063      	str	r3, [r4, #4]
 8001b72:	e7e9      	b.n	8001b48 <HAL_UART_Transmit+0x48>
      return  HAL_ERROR;
 8001b74:	2001      	movs	r0, #1
 8001b76:	e7cc      	b.n	8001b12 <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001b78:	6823      	ldr	r3, [r4, #0]
 8001b7a:	061b      	lsls	r3, r3, #24
 8001b7c:	d40e      	bmi.n	8001b9c <HAL_UART_Transmit+0x9c>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001b7e:	f1b8 0f00 	cmp.w	r8, #0
 8001b82:	d03a      	beq.n	8001bfa <HAL_UART_Transmit+0xfa>
 8001b84:	f7ff f946 	bl	8000e14 <HAL_GetTick>
 8001b88:	1b80      	subs	r0, r0, r6
 8001b8a:	4580      	cmp	r8, r0
 8001b8c:	682c      	ldr	r4, [r5, #0]
 8001b8e:	d334      	bcc.n	8001bfa <HAL_UART_Transmit+0xfa>
 8001b90:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8001b94:	d1f0      	bne.n	8001b78 <HAL_UART_Transmit+0x78>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001b96:	6822      	ldr	r2, [r4, #0]
 8001b98:	0612      	lsls	r2, r2, #24
 8001b9a:	d5fc      	bpl.n	8001b96 <HAL_UART_Transmit+0x96>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b9c:	883b      	ldrh	r3, [r7, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001b9e:	692a      	ldr	r2, [r5, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba4:	6063      	str	r3, [r4, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001ba6:	2a00      	cmp	r2, #0
 8001ba8:	d139      	bne.n	8001c1e <HAL_UART_Transmit+0x11e>
          pData +=2U;
 8001baa:	3702      	adds	r7, #2
 8001bac:	e7cc      	b.n	8001b48 <HAL_UART_Transmit+0x48>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	065b      	lsls	r3, r3, #25
 8001bb2:	d40e      	bmi.n	8001bd2 <HAL_UART_Transmit+0xd2>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bb4:	f1b8 0f00 	cmp.w	r8, #0
 8001bb8:	d01f      	beq.n	8001bfa <HAL_UART_Transmit+0xfa>
 8001bba:	f7ff f92b 	bl	8000e14 <HAL_GetTick>
 8001bbe:	1b80      	subs	r0, r0, r6
 8001bc0:	4580      	cmp	r8, r0
 8001bc2:	682c      	ldr	r4, [r5, #0]
 8001bc4:	d319      	bcc.n	8001bfa <HAL_UART_Transmit+0xfa>
 8001bc6:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8001bca:	d1f0      	bne.n	8001bae <HAL_UART_Transmit+0xae>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001bcc:	6823      	ldr	r3, [r4, #0]
 8001bce:	065a      	lsls	r2, r3, #25
 8001bd0:	d5fc      	bpl.n	8001bcc <HAL_UART_Transmit+0xcc>
    __HAL_UNLOCK(huart);
 8001bd2:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_READY;
 8001bd4:	2220      	movs	r2, #32
    return HAL_OK;
 8001bd6:	4618      	mov	r0, r3
    __HAL_UNLOCK(huart);
 8001bd8:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001bdc:	f885 2039 	strb.w	r2, [r5, #57]	; 0x39
    return HAL_OK;
 8001be0:	e797      	b.n	8001b12 <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001be2:	6823      	ldr	r3, [r4, #0]
 8001be4:	0619      	lsls	r1, r3, #24
 8001be6:	d4c1      	bmi.n	8001b6c <HAL_UART_Transmit+0x6c>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001be8:	f1b8 0f00 	cmp.w	r8, #0
 8001bec:	d005      	beq.n	8001bfa <HAL_UART_Transmit+0xfa>
 8001bee:	f7ff f911 	bl	8000e14 <HAL_GetTick>
 8001bf2:	1b80      	subs	r0, r0, r6
 8001bf4:	4580      	cmp	r8, r0
 8001bf6:	682c      	ldr	r4, [r5, #0]
 8001bf8:	d2b2      	bcs.n	8001b60 <HAL_UART_Transmit+0x60>
        huart->gState  = HAL_UART_STATE_READY;
 8001bfa:	2220      	movs	r2, #32
        __HAL_UNLOCK(huart);
 8001bfc:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001bfe:	68e3      	ldr	r3, [r4, #12]
      return HAL_TIMEOUT;
 8001c00:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c06:	60e3      	str	r3, [r4, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c08:	6963      	ldr	r3, [r4, #20]
 8001c0a:	f023 0301 	bic.w	r3, r3, #1
 8001c0e:	6163      	str	r3, [r4, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001c10:	f885 2039 	strb.w	r2, [r5, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8001c14:	f885 1038 	strb.w	r1, [r5, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8001c18:	f885 203a 	strb.w	r2, [r5, #58]	; 0x3a
 8001c1c:	e779      	b.n	8001b12 <HAL_UART_Transmit+0x12>
          pData +=1U;
 8001c1e:	3701      	adds	r7, #1
 8001c20:	e792      	b.n	8001b48 <HAL_UART_Transmit+0x48>
 8001c22:	bf00      	nop

08001c24 <HAL_UART_Receive_DMA>:
{
 8001c24:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001c26:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
{
 8001c2a:	b083      	sub	sp, #12
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001c2c:	2c20      	cmp	r4, #32
 8001c2e:	d002      	beq.n	8001c36 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 8001c30:	2002      	movs	r0, #2
}
 8001c32:	b003      	add	sp, #12
 8001c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((pData == NULL) || (Size == 0U))
 8001c36:	2900      	cmp	r1, #0
 8001c38:	d035      	beq.n	8001ca6 <HAL_UART_Receive_DMA+0x82>
 8001c3a:	2a00      	cmp	r2, #0
 8001c3c:	d033      	beq.n	8001ca6 <HAL_UART_Receive_DMA+0x82>
    __HAL_LOCK(huart);
 8001c3e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d0f4      	beq.n	8001c30 <HAL_UART_Receive_DMA+0xc>
 8001c46:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c48:	2500      	movs	r5, #0
 8001c4a:	4613      	mov	r3, r2
    __HAL_LOCK(huart);
 8001c4c:	2701      	movs	r7, #1
 8001c4e:	460a      	mov	r2, r1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c50:	2622      	movs	r6, #34	; 0x22
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001c52:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001c54:	4915      	ldr	r1, [pc, #84]	; (8001cac <HAL_UART_Receive_DMA+0x88>)
    huart->pRxBuffPtr = pData;
 8001c56:	62a2      	str	r2, [r4, #40]	; 0x28
    huart->RxXferSize = Size;
 8001c58:	85a3      	strh	r3, [r4, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c5a:	63e5      	str	r5, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8001c5c:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c60:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001c64:	4f12      	ldr	r7, [pc, #72]	; (8001cb0 <HAL_UART_Receive_DMA+0x8c>)
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001c66:	6281      	str	r1, [r0, #40]	; 0x28
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001c68:	4e12      	ldr	r6, [pc, #72]	; (8001cb4 <HAL_UART_Receive_DMA+0x90>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001c6a:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 8001c6c:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001c6e:	62c7      	str	r7, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001c70:	6306      	str	r6, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001c72:	3104      	adds	r1, #4
 8001c74:	f7ff f98c 	bl	8000f90 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001c78:	6823      	ldr	r3, [r4, #0]
 8001c7a:	9501      	str	r5, [sp, #4]
 8001c7c:	681a      	ldr	r2, [r3, #0]
    return HAL_OK;
 8001c7e:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001c80:	9201      	str	r2, [sp, #4]
 8001c82:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8001c84:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001c88:	9201      	str	r2, [sp, #4]
 8001c8a:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c92:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c94:	695a      	ldr	r2, [r3, #20]
 8001c96:	f042 0201 	orr.w	r2, r2, #1
 8001c9a:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c9c:	695a      	ldr	r2, [r3, #20]
 8001c9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ca2:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8001ca4:	e7c5      	b.n	8001c32 <HAL_UART_Receive_DMA+0xe>
      return HAL_ERROR;
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	e7c3      	b.n	8001c32 <HAL_UART_Receive_DMA+0xe>
 8001caa:	bf00      	nop
 8001cac:	08001cbd 	.word	0x08001cbd
 8001cb0:	08001cf9 	.word	0x08001cf9
 8001cb4:	08001d09 	.word	0x08001d09

08001cb8 <HAL_UART_RxCpltCallback>:
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop

08001cbc <UART_DMAReceiveCplt>:
{
 8001cbc:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cbe:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cc0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f013 0320 	ands.w	r3, r3, #32
 8001cc8:	d110      	bne.n	8001cec <UART_DMAReceiveCplt+0x30>
    huart->RxState = HAL_UART_STATE_READY;
 8001cca:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ccc:	6802      	ldr	r2, [r0, #0]
    huart->RxXferCount = 0U;
 8001cce:	85c3      	strh	r3, [r0, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001cd0:	68d3      	ldr	r3, [r2, #12]
 8001cd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cd6:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cd8:	6953      	ldr	r3, [r2, #20]
 8001cda:	f023 0301 	bic.w	r3, r3, #1
 8001cde:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ce0:	6953      	ldr	r3, [r2, #20]
 8001ce2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ce6:	6153      	str	r3, [r2, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001ce8:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8001cec:	f7ff ffe4 	bl	8001cb8 <HAL_UART_RxCpltCallback>
 8001cf0:	bd08      	pop	{r3, pc}
 8001cf2:	bf00      	nop

08001cf4 <HAL_UART_RxHalfCpltCallback>:
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop

08001cf8 <UART_DMARxHalfCplt>:
{
 8001cf8:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8001cfa:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001cfc:	f7ff fffa 	bl	8001cf4 <HAL_UART_RxHalfCpltCallback>
 8001d00:	bd08      	pop	{r3, pc}
 8001d02:	bf00      	nop

08001d04 <HAL_UART_ErrorCallback>:
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop

08001d08 <UART_DMAError>:
{
 8001d08:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d0a:	6a43      	ldr	r3, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	6950      	ldr	r0, [r2, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001d10:	f893 1039 	ldrb.w	r1, [r3, #57]	; 0x39
 8001d14:	2921      	cmp	r1, #33	; 0x21
 8001d16:	d01c      	beq.n	8001d52 <UART_DMAError+0x4a>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8001d18:	6950      	ldr	r0, [r2, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001d1a:	f893 103a 	ldrb.w	r1, [r3, #58]	; 0x3a
 8001d1e:	2922      	cmp	r1, #34	; 0x22
 8001d20:	d007      	beq.n	8001d32 <UART_DMAError+0x2a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001d22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001d24:	4618      	mov	r0, r3
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001d26:	f042 0210 	orr.w	r2, r2, #16
 8001d2a:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001d2c:	f7ff ffea 	bl	8001d04 <HAL_UART_ErrorCallback>
 8001d30:	bd08      	pop	{r3, pc}
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001d32:	0641      	lsls	r1, r0, #25
 8001d34:	d5f5      	bpl.n	8001d22 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8001d36:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_READY;
 8001d38:	2020      	movs	r0, #32
    huart->RxXferCount = 0U;
 8001d3a:	85d9      	strh	r1, [r3, #46]	; 0x2e
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d3c:	68d1      	ldr	r1, [r2, #12]
 8001d3e:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8001d42:	60d1      	str	r1, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d44:	6951      	ldr	r1, [r2, #20]
 8001d46:	f021 0101 	bic.w	r1, r1, #1
 8001d4a:	6151      	str	r1, [r2, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8001d4c:	f883 003a 	strb.w	r0, [r3, #58]	; 0x3a
 8001d50:	e7e7      	b.n	8001d22 <UART_DMAError+0x1a>
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001d52:	0600      	lsls	r0, r0, #24
 8001d54:	d5e0      	bpl.n	8001d18 <UART_DMAError+0x10>
    huart->TxXferCount = 0U;
 8001d56:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8001d58:	2020      	movs	r0, #32
    huart->TxXferCount = 0U;
 8001d5a:	84d9      	strh	r1, [r3, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001d5c:	68d1      	ldr	r1, [r2, #12]
 8001d5e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001d62:	60d1      	str	r1, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001d64:	f883 0039 	strb.w	r0, [r3, #57]	; 0x39
 8001d68:	e7d6      	b.n	8001d18 <UART_DMAError+0x10>
 8001d6a:	bf00      	nop

08001d6c <MX_DMA_Init>:
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d6c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <MX_DMA_Init+0x2c>)
{
 8001d70:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d72:	695c      	ldr	r4, [r3, #20]
{
 8001d74:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d76:	f044 0401 	orr.w	r4, r4, #1
 8001d7a:	615c      	str	r4, [r3, #20]
 8001d7c:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d7e:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d86:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d88:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d8a:	f7ff f85b 	bl	8000e44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001d8e:	200f      	movs	r0, #15
 8001d90:	f7ff f88e 	bl	8000eb0 <HAL_NVIC_EnableIRQ>

}
 8001d94:	b002      	add	sp, #8
 8001d96:	bd10      	pop	{r4, pc}
 8001d98:	40021000 	.word	0x40021000

08001d9c <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <MX_GPIO_Init+0x2c>)
{
 8001d9e:	b082      	sub	sp, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da0:	699a      	ldr	r2, [r3, #24]
 8001da2:	f042 0220 	orr.w	r2, r2, #32
 8001da6:	619a      	str	r2, [r3, #24]
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	f002 0220 	and.w	r2, r2, #32
 8001dae:	9200      	str	r2, [sp, #0]
 8001db0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	699a      	ldr	r2, [r3, #24]
 8001db4:	f042 0204 	orr.w	r2, r2, #4
 8001db8:	619a      	str	r2, [r3, #24]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	9301      	str	r3, [sp, #4]
 8001dc2:	9b01      	ldr	r3, [sp, #4]

}
 8001dc4:	b002      	add	sp, #8
 8001dc6:	4770      	bx	lr
 8001dc8:	40021000 	.word	0x40021000

08001dcc <BTN_Setting_Released>:

void BTN_Setting_Pressed() {
	Nextion_Set_Text("b0", "Pressed");
}
void BTN_Setting_Released() {
	Nextion_Set_Text("b0", "Released");
 8001dcc:	4901      	ldr	r1, [pc, #4]	; (8001dd4 <BTN_Setting_Released+0x8>)
 8001dce:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <BTN_Setting_Released+0xc>)
 8001dd0:	f000 ba14 	b.w	80021fc <Nextion_Set_Text>
 8001dd4:	080054b8 	.word	0x080054b8
 8001dd8:	080054c4 	.word	0x080054c4

08001ddc <Page_1_Touched>:
		Nextion_Send_Command("page 4");
		Current_Page = Nextion_Get_Current_Page();
	}
}

void Page_1_Touched() {
 8001ddc:	b508      	push	{r3, lr}
	//Nextion_Hide_Object("b0",true);

	uint8_t tmp = Nextion_Get_Current_Page();
 8001dde:	f000 fa8d 	bl	80022fc <Nextion_Get_Current_Page>

	if (tmp == 1) {
 8001de2:	2801      	cmp	r0, #1
 8001de4:	d005      	beq.n	8001df2 <Page_1_Touched+0x16>
		Nextion_Set_BCK_Colour("b0", 63488);
	}

	Nextion_Backlight_Brightness(50, false);
}
 8001de6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Nextion_Backlight_Brightness(50, false);
 8001dea:	2100      	movs	r1, #0
 8001dec:	2032      	movs	r0, #50	; 0x32
 8001dee:	f000 ba5d 	b.w	80022ac <Nextion_Backlight_Brightness>
		Nextion_Set_BCK_Colour("b0", 63488);
 8001df2:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8001df6:	4804      	ldr	r0, [pc, #16]	; (8001e08 <Page_1_Touched+0x2c>)
 8001df8:	f000 fa22 	bl	8002240 <Nextion_Set_BCK_Colour>
}
 8001dfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Nextion_Backlight_Brightness(50, false);
 8001e00:	2100      	movs	r1, #0
 8001e02:	2032      	movs	r0, #50	; 0x32
 8001e04:	f000 ba52 	b.w	80022ac <Nextion_Backlight_Brightness>
 8001e08:	080054c4 	.word	0x080054c4

08001e0c <Page_1_Released>:

void Page_1_Released() {
 8001e0c:	b508      	push	{r3, lr}
	//Nextion_Hide_Object("b0",false);

	uint8_t tmp = Nextion_Get_Current_Page();
 8001e0e:	f000 fa75 	bl	80022fc <Nextion_Get_Current_Page>

	if (tmp == 1) {
 8001e12:	2801      	cmp	r0, #1
 8001e14:	d005      	beq.n	8001e22 <Page_1_Released+0x16>
		Nextion_Set_BCK_Colour("b0", 48631);
	}

	Nextion_Backlight_Brightness(80, false);
}
 8001e16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Nextion_Backlight_Brightness(80, false);
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	2050      	movs	r0, #80	; 0x50
 8001e1e:	f000 ba45 	b.w	80022ac <Nextion_Backlight_Brightness>
		Nextion_Set_BCK_Colour("b0", 48631);
 8001e22:	f64b 51f7 	movw	r1, #48631	; 0xbdf7
 8001e26:	4804      	ldr	r0, [pc, #16]	; (8001e38 <Page_1_Released+0x2c>)
 8001e28:	f000 fa0a 	bl	8002240 <Nextion_Set_BCK_Colour>
}
 8001e2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Nextion_Backlight_Brightness(80, false);
 8001e30:	2100      	movs	r1, #0
 8001e32:	2050      	movs	r0, #80	; 0x50
 8001e34:	f000 ba3a 	b.w	80022ac <Nextion_Backlight_Brightness>
 8001e38:	080054c4 	.word	0x080054c4

08001e3c <Page_0_Touched>:
void Page_0_Touched() {
 8001e3c:	b508      	push	{r3, lr}
	uint8_t tmp = Nextion_Get_Current_Page();
 8001e3e:	f000 fa5d 	bl	80022fc <Nextion_Get_Current_Page>
	if (tmp == 0) {
 8001e42:	b100      	cbz	r0, 8001e46 <Page_0_Touched+0xa>
 8001e44:	bd08      	pop	{r3, pc}
		Nextion_Set_BCK_Colour("b0", 63488);
 8001e46:	f44f 4178 	mov.w	r1, #63488	; 0xf800
}
 8001e4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Nextion_Set_BCK_Colour("b0", 63488);
 8001e4e:	4801      	ldr	r0, [pc, #4]	; (8001e54 <Page_0_Touched+0x18>)
 8001e50:	f000 b9f6 	b.w	8002240 <Nextion_Set_BCK_Colour>
 8001e54:	080054c4 	.word	0x080054c4

08001e58 <Page_0_Released>:
void Page_0_Released() {
 8001e58:	b508      	push	{r3, lr}
	uint8_t tmp = Nextion_Get_Current_Page();
 8001e5a:	f000 fa4f 	bl	80022fc <Nextion_Get_Current_Page>
	if (tmp == 0) {
 8001e5e:	b138      	cbz	r0, 8001e70 <Page_0_Released+0x18>
	Page_0_Touch_Count++;
 8001e60:	4a0b      	ldr	r2, [pc, #44]	; (8001e90 <Page_0_Released+0x38>)
 8001e62:	7813      	ldrb	r3, [r2, #0]
 8001e64:	3301      	adds	r3, #1
 8001e66:	b2db      	uxtb	r3, r3
	if (Page_0_Touch_Count == 10) {
 8001e68:	2b0a      	cmp	r3, #10
 8001e6a:	d007      	beq.n	8001e7c <Page_0_Released+0x24>
	Page_0_Touch_Count++;
 8001e6c:	7013      	strb	r3, [r2, #0]
 8001e6e:	bd08      	pop	{r3, pc}
		Nextion_Set_BCK_Colour("b0", 48631);
 8001e70:	f64b 51f7 	movw	r1, #48631	; 0xbdf7
 8001e74:	4807      	ldr	r0, [pc, #28]	; (8001e94 <Page_0_Released+0x3c>)
 8001e76:	f000 f9e3 	bl	8002240 <Nextion_Set_BCK_Colour>
 8001e7a:	e7f1      	b.n	8001e60 <Page_0_Released+0x8>
		Page_0_Touch_Count = 0;
 8001e7c:	2300      	movs	r3, #0
		Nextion_Send_Command("page 4");
 8001e7e:	4806      	ldr	r0, [pc, #24]	; (8001e98 <Page_0_Released+0x40>)
		Page_0_Touch_Count = 0;
 8001e80:	7013      	strb	r3, [r2, #0]
		Nextion_Send_Command("page 4");
 8001e82:	f000 f90f 	bl	80020a4 <Nextion_Send_Command>
		Current_Page = Nextion_Get_Current_Page();
 8001e86:	f000 fa39 	bl	80022fc <Nextion_Get_Current_Page>
 8001e8a:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <Page_0_Released+0x44>)
 8001e8c:	7018      	strb	r0, [r3, #0]
 8001e8e:	bd08      	pop	{r3, pc}
 8001e90:	20000699 	.word	0x20000699
 8001e94:	080054c4 	.word	0x080054c4
 8001e98:	080054c8 	.word	0x080054c8
 8001e9c:	20000698 	.word	0x20000698

08001ea0 <Nextion_RX_Page_ID_Callback>:


void Nextion_RX_Page_ID_Callback(uint8_t Page_ID) {
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop

08001ea4 <Nextion_RX_String_Callback>:

}

void Nextion_RX_String_Callback(const char* str) {
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop

08001ea8 <Nextion_RX_Number_Callback>:

}

void Nextion_RX_Number_Callback(uint32_t Number) {
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop

08001eac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001eac:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eae:	2201      	movs	r2, #1
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001eb4:	2500      	movs	r5, #0
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eb6:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001eb8:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
void SystemClock_Config(void) {
 8001ebc:	b091      	sub	sp, #68	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ebe:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ec0:	9206      	str	r2, [sp, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ec2:	920a      	str	r2, [sp, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ec4:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ec6:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ec8:	9508      	str	r5, [sp, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eca:	940d      	str	r4, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ecc:	910f      	str	r1, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ece:	f7ff fa39 	bl	8001344 <HAL_RCC_OscConfig>
 8001ed2:	b100      	cbz	r0, 8001ed6 <SystemClock_Config+0x2a>
 8001ed4:	e7fe      	b.n	8001ed4 <SystemClock_Config+0x28>
 8001ed6:	4603      	mov	r3, r0
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ed8:	f44f 6280 	mov.w	r2, #1024	; 0x400
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001edc:	250f      	movs	r5, #15
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ede:	4621      	mov	r1, r4
 8001ee0:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee2:	9402      	str	r4, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee4:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee6:	9305      	str	r3, [sp, #20]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ee8:	9501      	str	r5, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eea:	9204      	str	r2, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001eec:	f7ff fc16 	bl	800171c <HAL_RCC_ClockConfig>
 8001ef0:	4604      	mov	r4, r0
 8001ef2:	b100      	cbz	r0, 8001ef6 <SystemClock_Config+0x4a>
 8001ef4:	e7fe      	b.n	8001ef4 <SystemClock_Config+0x48>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8001ef6:	f7ff fceb 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 8001efa:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <SystemClock_Config+0x70>)
 8001efc:	fba3 3000 	umull	r3, r0, r3, r0
 8001f00:	0980      	lsrs	r0, r0, #6
 8001f02:	f7fe ffe1 	bl	8000ec8 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001f06:	2004      	movs	r0, #4
 8001f08:	f7fe fff6 	bl	8000ef8 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001f0c:	4622      	mov	r2, r4
 8001f0e:	4621      	mov	r1, r4
 8001f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f14:	f7fe ff96 	bl	8000e44 <HAL_NVIC_SetPriority>
}
 8001f18:	b011      	add	sp, #68	; 0x44
 8001f1a:	bd30      	pop	{r4, r5, pc}
 8001f1c:	10624dd3 	.word	0x10624dd3

08001f20 <main>:
	Page_0_Object.Component_ID = 0;
 8001f20:	2400      	movs	r4, #0
	Page_1_Object.Page_ID = 1;
 8001f22:	2501      	movs	r5, #1
int main(void) {
 8001f24:	b500      	push	{lr}
 8001f26:	b08d      	sub	sp, #52	; 0x34
	HAL_Init();
 8001f28:	f7fe ff56 	bl	8000dd8 <HAL_Init>
	SystemClock_Config();
 8001f2c:	f7ff ffbe 	bl	8001eac <SystemClock_Config>
	MX_GPIO_Init();
 8001f30:	f7ff ff34 	bl	8001d9c <MX_GPIO_Init>
	MX_DMA_Init();
 8001f34:	f7ff ff1a 	bl	8001d6c <MX_DMA_Init>
	MX_USART1_UART_Init();
 8001f38:	f000 fae4 	bl	8002504 <MX_USART1_UART_Init>
	Nextion_Init();
 8001f3c:	f000 f850 	bl	8001fe0 <Nextion_Init>
	Page_0_Object.Push_Callback = &Page_0_Touched;
 8001f40:	4914      	ldr	r1, [pc, #80]	; (8001f94 <main+0x74>)
	Page_0_Object.Pop_Callback = &Page_0_Released;
 8001f42:	4a15      	ldr	r2, [pc, #84]	; (8001f98 <main+0x78>)
	Page_0_Object.Name = "page 0";
 8001f44:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <main+0x7c>)
	Nextion_Add_Object(&Page_0_Object);
 8001f46:	4668      	mov	r0, sp
	Page_0_Object.Push_Callback = &Page_0_Touched;
 8001f48:	9102      	str	r1, [sp, #8]
	Page_0_Object.Pop_Callback = &Page_0_Released;
 8001f4a:	9203      	str	r2, [sp, #12]
	Page_0_Object.Name = "page 0";
 8001f4c:	9301      	str	r3, [sp, #4]
	Page_0_Object.Component_ID = 0;
 8001f4e:	f88d 4001 	strb.w	r4, [sp, #1]
	Page_0_Object.Page_ID = 0;
 8001f52:	f88d 4000 	strb.w	r4, [sp]
	Nextion_Add_Object(&Page_0_Object);
 8001f56:	f000 f82f 	bl	8001fb8 <Nextion_Add_Object>
	Page_1_Object.Push_Callback = &Page_1_Touched;
 8001f5a:	4911      	ldr	r1, [pc, #68]	; (8001fa0 <main+0x80>)
	Page_1_Object.Pop_Callback = &Page_1_Released;
 8001f5c:	4a11      	ldr	r2, [pc, #68]	; (8001fa4 <main+0x84>)
	Page_1_Object.Name = "page 1";
 8001f5e:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <main+0x88>)
	Nextion_Add_Object(&Page_1_Object);
 8001f60:	a804      	add	r0, sp, #16
	Page_1_Object.Push_Callback = &Page_1_Touched;
 8001f62:	9106      	str	r1, [sp, #24]
	Page_1_Object.Pop_Callback = &Page_1_Released;
 8001f64:	9207      	str	r2, [sp, #28]
	Page_1_Object.Name = "page 1";
 8001f66:	9305      	str	r3, [sp, #20]
	Page_1_Object.Component_ID = 0;
 8001f68:	f88d 4011 	strb.w	r4, [sp, #17]
	Page_1_Object.Page_ID = 1;
 8001f6c:	f88d 5010 	strb.w	r5, [sp, #16]
	Nextion_Add_Object(&Page_1_Object);
 8001f70:	f000 f822 	bl	8001fb8 <Nextion_Add_Object>
	BTN_Setting.Component_ID = 6;
 8001f74:	2106      	movs	r1, #6
	BTN_Setting.Pop_Callback = &BTN_Setting_Released;
 8001f76:	4a0d      	ldr	r2, [pc, #52]	; (8001fac <main+0x8c>)
	BTN_Setting.Name = "b0";
 8001f78:	4b0d      	ldr	r3, [pc, #52]	; (8001fb0 <main+0x90>)
	Nextion_Add_Object(&BTN_Setting);
 8001f7a:	a808      	add	r0, sp, #32
	BTN_Setting.Push_Callback = NULL;
 8001f7c:	940a      	str	r4, [sp, #40]	; 0x28
	BTN_Setting.Page_ID = 0;
 8001f7e:	f88d 4020 	strb.w	r4, [sp, #32]
	BTN_Setting.Component_ID = 6;
 8001f82:	f88d 1021 	strb.w	r1, [sp, #33]	; 0x21
	BTN_Setting.Pop_Callback = &BTN_Setting_Released;
 8001f86:	920b      	str	r2, [sp, #44]	; 0x2c
	BTN_Setting.Name = "b0";
 8001f88:	9309      	str	r3, [sp, #36]	; 0x24
	Nextion_Add_Object(&BTN_Setting);
 8001f8a:	f000 f815 	bl	8001fb8 <Nextion_Add_Object>
		Nextion_Loop();
 8001f8e:	f000 f8a9 	bl	80020e4 <Nextion_Loop>
 8001f92:	e7fc      	b.n	8001f8e <main+0x6e>
 8001f94:	08001e3d 	.word	0x08001e3d
 8001f98:	08001e59 	.word	0x08001e59
 8001f9c:	080054d0 	.word	0x080054d0
 8001fa0:	08001ddd 	.word	0x08001ddd
 8001fa4:	08001e0d 	.word	0x08001e0d
 8001fa8:	080054d8 	.word	0x080054d8
 8001fac:	08001dcd 	.word	0x08001dcd
 8001fb0:	080054c4 	.word	0x080054c4

08001fb4 <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 8001fb4:	e7fe      	b.n	8001fb4 <_Error_Handler>
 8001fb6:	bf00      	nop

08001fb8 <Nextion_Add_Object>:



uint8_t Nextion_Add_Object(Nextion_Object_t* PTR)
    {
    if (Nextion_Object_Count < MAX_NEXTION_OBJECTS)
 8001fb8:	4a07      	ldr	r2, [pc, #28]	; (8001fd8 <Nextion_Add_Object+0x20>)
 8001fba:	8813      	ldrh	r3, [r2, #0]
 8001fbc:	2b31      	cmp	r3, #49	; 0x31
 8001fbe:	d808      	bhi.n	8001fd2 <Nextion_Add_Object+0x1a>
    {
 8001fc0:	b410      	push	{r4}
	{
	Nextion_Object_List[Nextion_Object_Count] = PTR;
 8001fc2:	4c06      	ldr	r4, [pc, #24]	; (8001fdc <Nextion_Add_Object+0x24>)
	Nextion_Object_Count++;
 8001fc4:	1c59      	adds	r1, r3, #1
	Nextion_Object_List[Nextion_Object_Count] = PTR;
 8001fc6:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
	Nextion_Object_Count++;
 8001fca:	8011      	strh	r1, [r2, #0]
	return 1;
 8001fcc:	2001      	movs	r0, #1
	}
    return 0;
    }
 8001fce:	bc10      	pop	{r4}
 8001fd0:	4770      	bx	lr
    return 0;
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	2000069c 	.word	0x2000069c
 8001fdc:	200006a0 	.word	0x200006a0

08001fe0 <Nextion_Init>:

uint8_t Nextion_Init()
    {
 8001fe0:	b530      	push	{r4, r5, lr}
	{
	0
	};
    char sps = 0xFF;

    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 8001fe2:	24ff      	movs	r4, #255	; 0xff
    {
 8001fe4:	b08b      	sub	sp, #44	; 0x2c
    Ring_Buffer_Init(&huart1);
 8001fe6:	4829      	ldr	r0, [pc, #164]	; (800208c <Nextion_Init+0xac>)
 8001fe8:	f000 f9a6 	bl	8002338 <Ring_Buffer_Init>
    char buf[30] =
 8001fec:	221e      	movs	r2, #30
 8001fee:	2100      	movs	r1, #0
 8001ff0:	a802      	add	r0, sp, #8
 8001ff2:	f000 fb41 	bl	8002678 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 8001ff6:	4623      	mov	r3, r4
 8001ff8:	4a25      	ldr	r2, [pc, #148]	; (8002090 <Nextion_Init+0xb0>)
 8001ffa:	4926      	ldr	r1, [pc, #152]	; (8002094 <Nextion_Init+0xb4>)
 8001ffc:	9401      	str	r4, [sp, #4]
 8001ffe:	9400      	str	r4, [sp, #0]
 8002000:	a802      	add	r0, sp, #8
 8002002:	f000 fb41 	bl	8002688 <sprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 8002006:	a802      	add	r0, sp, #8
 8002008:	f7fe f8a2 	bl	8000150 <strlen>
 800200c:	2332      	movs	r3, #50	; 0x32
 800200e:	b282      	uxth	r2, r0
 8002010:	a902      	add	r1, sp, #8
 8002012:	481e      	ldr	r0, [pc, #120]	; (800208c <Nextion_Init+0xac>)
 8002014:	f7ff fd74 	bl	8001b00 <HAL_UART_Transmit>
    char buf[30] =
 8002018:	221e      	movs	r2, #30
 800201a:	2100      	movs	r1, #0
 800201c:	a802      	add	r0, sp, #8
 800201e:	f000 fb2b 	bl	8002678 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 8002022:	4623      	mov	r3, r4
 8002024:	4a1c      	ldr	r2, [pc, #112]	; (8002098 <Nextion_Init+0xb8>)
 8002026:	491b      	ldr	r1, [pc, #108]	; (8002094 <Nextion_Init+0xb4>)
 8002028:	9401      	str	r4, [sp, #4]
 800202a:	9400      	str	r4, [sp, #0]
 800202c:	a802      	add	r0, sp, #8
 800202e:	f000 fb2b 	bl	8002688 <sprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 8002032:	a802      	add	r0, sp, #8
 8002034:	f7fe f88c 	bl	8000150 <strlen>
 8002038:	4c18      	ldr	r4, [pc, #96]	; (800209c <Nextion_Init+0xbc>)
 800203a:	b282      	uxth	r2, r0
 800203c:	a902      	add	r1, sp, #8
 800203e:	2332      	movs	r3, #50	; 0x32
 8002040:	4812      	ldr	r0, [pc, #72]	; (800208c <Nextion_Init+0xac>)
 8002042:	f7ff fd5d 	bl	8001b00 <HAL_UART_Transmit>
 8002046:	7825      	ldrb	r5, [r4, #0]
 8002048:	b115      	cbz	r5, 8002050 <Nextion_Init+0x70>
	{
	}

    if (timeout)
	{
	Command_Finished_Flag = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	2501      	movs	r5, #1
 800204e:	7023      	strb	r3, [r4, #0]
    char buf[30] =
 8002050:	221e      	movs	r2, #30
 8002052:	2100      	movs	r1, #0
 8002054:	a802      	add	r0, sp, #8
 8002056:	f000 fb0f 	bl	8002678 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 800205a:	23ff      	movs	r3, #255	; 0xff
 800205c:	4a10      	ldr	r2, [pc, #64]	; (80020a0 <Nextion_Init+0xc0>)
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	490c      	ldr	r1, [pc, #48]	; (8002094 <Nextion_Init+0xb4>)
 8002064:	a802      	add	r0, sp, #8
 8002066:	f000 fb0f 	bl	8002688 <sprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 800206a:	a802      	add	r0, sp, #8
 800206c:	f7fe f870 	bl	8000150 <strlen>
 8002070:	a902      	add	r1, sp, #8
 8002072:	b282      	uxth	r2, r0
 8002074:	2332      	movs	r3, #50	; 0x32
 8002076:	4805      	ldr	r0, [pc, #20]	; (800208c <Nextion_Init+0xac>)
 8002078:	f7ff fd42 	bl	8001b00 <HAL_UART_Transmit>
 800207c:	7820      	ldrb	r0, [r4, #0]
 800207e:	b110      	cbz	r0, 8002086 <Nextion_Init+0xa6>
	Command_Finished_Flag = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	4628      	mov	r0, r5
 8002084:	7023      	strb	r3, [r4, #0]
    }
 8002086:	b00b      	add	sp, #44	; 0x2c
 8002088:	bd30      	pop	{r4, r5, pc}
 800208a:	bf00      	nop
 800208c:	2000084c 	.word	0x2000084c
 8002090:	0800550c 	.word	0x0800550c
 8002094:	0800552c 	.word	0x0800552c
 8002098:	08005510 	.word	0x08005510
 800209c:	2000069a 	.word	0x2000069a
 80020a0:	080054d0 	.word	0x080054d0

080020a4 <Nextion_Send_Command>:
    {
 80020a4:	b510      	push	{r4, lr}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	4604      	mov	r4, r0
    char buf[30] =
 80020aa:	221e      	movs	r2, #30
 80020ac:	a802      	add	r0, sp, #8
 80020ae:	2100      	movs	r1, #0
 80020b0:	f000 fae2 	bl	8002678 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 80020b4:	23ff      	movs	r3, #255	; 0xff
 80020b6:	4622      	mov	r2, r4
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	4907      	ldr	r1, [pc, #28]	; (80020dc <Nextion_Send_Command+0x38>)
 80020be:	a802      	add	r0, sp, #8
 80020c0:	f000 fae2 	bl	8002688 <sprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 80020c4:	a802      	add	r0, sp, #8
 80020c6:	f7fe f843 	bl	8000150 <strlen>
 80020ca:	a902      	add	r1, sp, #8
 80020cc:	b282      	uxth	r2, r0
 80020ce:	2332      	movs	r3, #50	; 0x32
 80020d0:	4803      	ldr	r0, [pc, #12]	; (80020e0 <Nextion_Send_Command+0x3c>)
 80020d2:	f7ff fd15 	bl	8001b00 <HAL_UART_Transmit>
    }
 80020d6:	b00a      	add	sp, #40	; 0x28
 80020d8:	bd10      	pop	{r4, pc}
 80020da:	bf00      	nop
 80020dc:	0800552c 	.word	0x0800552c
 80020e0:	2000084c 	.word	0x2000084c

080020e4 <Nextion_Loop>:

void Nextion_Loop()
    {

    static uint8_t rx_char_count = 0;;
    uint8_t rx_char = 0;
 80020e4:	2300      	movs	r3, #0
    {
 80020e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020e8:	b083      	sub	sp, #12
		    }
		}
	    }
	else
	    {
	    Nextion_In_Buffer[rx_char_count] = rx_char;
 80020ea:	4c3b      	ldr	r4, [pc, #236]	; (80021d8 <Nextion_Loop+0xf4>)
    uint8_t rx_char = 0;
 80020ec:	f88d 3007 	strb.w	r3, [sp, #7]
	    Nextion_In_Buffer[rx_char_count] = rx_char;
 80020f0:	4d3a      	ldr	r5, [pc, #232]	; (80021dc <Nextion_Loop+0xf8>)
    while (Ring_Buffer_Get_Count())
 80020f2:	e003      	b.n	80020fc <Nextion_Loop+0x18>
	    Nextion_In_Buffer[rx_char_count] = rx_char;
 80020f4:	7822      	ldrb	r2, [r4, #0]
	    rx_char_count++;
 80020f6:	1c51      	adds	r1, r2, #1
	    Nextion_In_Buffer[rx_char_count] = rx_char;
 80020f8:	54ab      	strb	r3, [r5, r2]
	    rx_char_count++;
 80020fa:	7021      	strb	r1, [r4, #0]
    while (Ring_Buffer_Get_Count())
 80020fc:	f000 f954 	bl	80023a8 <Ring_Buffer_Get_Count>
 8002100:	2800      	cmp	r0, #0
 8002102:	d03f      	beq.n	8002184 <Nextion_Loop+0xa0>
	Ring_Buffer_Get_Char(&rx_char);
 8002104:	f10d 0007 	add.w	r0, sp, #7
 8002108:	f000 f92a 	bl	8002360 <Ring_Buffer_Get_Char>
	if (rx_char == 0xFF)
 800210c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002110:	2bff      	cmp	r3, #255	; 0xff
 8002112:	d1ef      	bne.n	80020f4 <Nextion_Loop+0x10>
	    Ring_Buffer_Get_Char(&rx_char);
 8002114:	f10d 0007 	add.w	r0, sp, #7
 8002118:	f000 f922 	bl	8002360 <Ring_Buffer_Get_Char>
		if (rx_char == 0xFF)
 800211c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002120:	2bff      	cmp	r3, #255	; 0xff
 8002122:	d1eb      	bne.n	80020fc <Nextion_Loop+0x18>
		    Ring_Buffer_Get_Char(&rx_char);
 8002124:	f10d 0007 	add.w	r0, sp, #7
 8002128:	f000 f91a 	bl	8002360 <Ring_Buffer_Get_Char>
		    if (rx_char == 0xFF)
 800212c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002130:	2bff      	cmp	r3, #255	; 0xff
 8002132:	d1e3      	bne.n	80020fc <Nextion_Loop+0x18>
			rx_char_count = 0;
 8002134:	2200      	movs	r2, #0
	if (data_received)
	    {

	    data_received = 0;

	    switch(Nextion_In_Buffer[0])
 8002136:	782b      	ldrb	r3, [r5, #0]
			rx_char_count = 0;
 8002138:	7022      	strb	r2, [r4, #0]
	    switch(Nextion_In_Buffer[0])
 800213a:	2b66      	cmp	r3, #102	; 0x66
 800213c:	d024      	beq.n	8002188 <Nextion_Loop+0xa4>
 800213e:	d82d      	bhi.n	800219c <Nextion_Loop+0xb8>
 8002140:	2b01      	cmp	r3, #1
 8002142:	d03a      	beq.n	80021ba <Nextion_Loop+0xd6>
 8002144:	2b65      	cmp	r3, #101	; 0x65
 8002146:	d122      	bne.n	800218e <Nextion_Loop+0xaa>
    for (i = 0; i < Nextion_Object_Count; i++)
 8002148:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <Nextion_Loop+0xfc>)
		{
	    case NEX_RET_EVENT_TOUCH_HEAD:
		    Nextion_Find_Object(Nextion_In_Buffer[1],
 800214a:	786e      	ldrb	r6, [r5, #1]
    for (i = 0; i < Nextion_Object_Count; i++)
 800214c:	8818      	ldrh	r0, [r3, #0]
			    Nextion_In_Buffer[2],
 800214e:	78af      	ldrb	r7, [r5, #2]
    for (i = 0; i < Nextion_Object_Count; i++)
 8002150:	b1e8      	cbz	r0, 800218e <Nextion_Loop+0xaa>
 8002152:	4b24      	ldr	r3, [pc, #144]	; (80021e4 <Nextion_Loop+0x100>)
 8002154:	3801      	subs	r0, #1
 8002156:	b280      	uxth	r0, r0
 8002158:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800215c:	3b04      	subs	r3, #4
 800215e:	e001      	b.n	8002164 <Nextion_Loop+0x80>
 8002160:	4283      	cmp	r3, r0
 8002162:	d014      	beq.n	800218e <Nextion_Loop+0xaa>
	Nextion_Object_t_PTR = Nextion_Object_List[i];
 8002164:	f853 2f04 	ldr.w	r2, [r3, #4]!
	if (Nextion_Object_t_PTR->Page_ID == pid && Nextion_Object_t_PTR->Component_ID == cid)
 8002168:	7811      	ldrb	r1, [r2, #0]
 800216a:	42b1      	cmp	r1, r6
 800216c:	d1f8      	bne.n	8002160 <Nextion_Loop+0x7c>
 800216e:	7851      	ldrb	r1, [r2, #1]
 8002170:	42b9      	cmp	r1, r7
 8002172:	d1f5      	bne.n	8002160 <Nextion_Loop+0x7c>
			    Nextion_In_Buffer[3]);
 8002174:	78eb      	ldrb	r3, [r5, #3]
	    if (NEX_EVENT_PUSH == event)
 8002176:	2b01      	cmp	r3, #1
 8002178:	d029      	beq.n	80021ce <Nextion_Loop+0xea>
	    else if (NEX_EVENT_POP == event)
 800217a:	b943      	cbnz	r3, 800218e <Nextion_Loop+0xaa>
		if (Nextion_Object_t_PTR->Pop_Callback != NULL)
 800217c:	68d3      	ldr	r3, [r2, #12]
 800217e:	b133      	cbz	r3, 800218e <Nextion_Loop+0xaa>
		    Nextion_Object_t_PTR->Pop_Callback();
 8002180:	4798      	blx	r3
 8002182:	e004      	b.n	800218e <Nextion_Loop+0xaa>

		}
	    memset(Nextion_In_Buffer, 0x00, NEXTION_IN_BUFF_SIZE); //reset buffer
	    }
	}
    }
 8002184:	b003      	add	sp, #12
 8002186:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Nextion_RX_Page_ID_Callback(Nextion_In_Buffer[1]);
 8002188:	7868      	ldrb	r0, [r5, #1]
 800218a:	f7ff fe89 	bl	8001ea0 <Nextion_RX_Page_ID_Callback>
	    memset(Nextion_In_Buffer, 0x00, NEXTION_IN_BUFF_SIZE); //reset buffer
 800218e:	2300      	movs	r3, #0
 8002190:	602b      	str	r3, [r5, #0]
 8002192:	606b      	str	r3, [r5, #4]
 8002194:	60ab      	str	r3, [r5, #8]
 8002196:	60eb      	str	r3, [r5, #12]
 8002198:	612b      	str	r3, [r5, #16]
 800219a:	e7af      	b.n	80020fc <Nextion_Loop+0x18>
	    switch(Nextion_In_Buffer[0])
 800219c:	2b70      	cmp	r3, #112	; 0x70
 800219e:	d00f      	beq.n	80021c0 <Nextion_Loop+0xdc>
 80021a0:	2b71      	cmp	r3, #113	; 0x71
 80021a2:	d1f4      	bne.n	800218e <Nextion_Loop+0xaa>
		RX_Number_Flag = 1;
 80021a4:	2601      	movs	r6, #1
 80021a6:	f8d5 3001 	ldr.w	r3, [r5, #1]
 80021aa:	490f      	ldr	r1, [pc, #60]	; (80021e8 <Nextion_Loop+0x104>)
		RX_Number =  (Nextion_In_Buffer[4] << 24)
 80021ac:	4a0f      	ldr	r2, [pc, #60]	; (80021ec <Nextion_Loop+0x108>)
		Nextion_RX_Number_Callback(RX_Number);
 80021ae:	4618      	mov	r0, r3
		RX_Number_Flag = 1;
 80021b0:	700e      	strb	r6, [r1, #0]
		RX_Number =  (Nextion_In_Buffer[4] << 24)
 80021b2:	6013      	str	r3, [r2, #0]
		Nextion_RX_Number_Callback(RX_Number);
 80021b4:	f7ff fe78 	bl	8001ea8 <Nextion_RX_Number_Callback>
		break;
 80021b8:	e7e9      	b.n	800218e <Nextion_Loop+0xaa>
		Command_Finished_Flag = 1;
 80021ba:	4a0d      	ldr	r2, [pc, #52]	; (80021f0 <Nextion_Loop+0x10c>)
 80021bc:	7013      	strb	r3, [r2, #0]
		break;
 80021be:	e7e6      	b.n	800218e <Nextion_Loop+0xaa>
		RX_String_Flag = 1;
 80021c0:	2201      	movs	r2, #1
 80021c2:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <Nextion_Loop+0x110>)
		Nextion_RX_String_Callback(&Nextion_In_Buffer[1]);
 80021c4:	480c      	ldr	r0, [pc, #48]	; (80021f8 <Nextion_Loop+0x114>)
		RX_String_Flag = 1;
 80021c6:	701a      	strb	r2, [r3, #0]
		Nextion_RX_String_Callback(&Nextion_In_Buffer[1]);
 80021c8:	f7ff fe6c 	bl	8001ea4 <Nextion_RX_String_Callback>
		break;
 80021cc:	e7df      	b.n	800218e <Nextion_Loop+0xaa>
		if (Nextion_Object_t_PTR->Push_Callback != NULL)
 80021ce:	6893      	ldr	r3, [r2, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d1d5      	bne.n	8002180 <Nextion_Loop+0x9c>
 80021d4:	e7db      	b.n	800218e <Nextion_Loop+0xaa>
 80021d6:	bf00      	nop
 80021d8:	2000076e 	.word	0x2000076e
 80021dc:	200007f4 	.word	0x200007f4
 80021e0:	2000069c 	.word	0x2000069c
 80021e4:	200006a0 	.word	0x200006a0
 80021e8:	2000076c 	.word	0x2000076c
 80021ec:	20000768 	.word	0x20000768
 80021f0:	2000069a 	.word	0x2000069a
 80021f4:	2000076d 	.word	0x2000076d
 80021f8:	200007f5 	.word	0x200007f5

080021fc <Nextion_Set_Text>:
 *
 *
 */

void Nextion_Set_Text(char *object_name, char *buffer)
    {
 80021fc:	b530      	push	{r4, r5, lr}
	0
	};

    char sps = 0xFF;

    sprintf(buf, "%s.txt=\"%s\"%c%c%c", object_name, buffer, sps, sps, sps);
 80021fe:	25ff      	movs	r5, #255	; 0xff
    char buf[20] =
 8002200:	2400      	movs	r4, #0
    {
 8002202:	b08b      	sub	sp, #44	; 0x2c
    sprintf(buf, "%s.txt=\"%s\"%c%c%c", object_name, buffer, sps, sps, sps);
 8002204:	460b      	mov	r3, r1
 8002206:	4602      	mov	r2, r0
 8002208:	490b      	ldr	r1, [pc, #44]	; (8002238 <Nextion_Set_Text+0x3c>)
 800220a:	9502      	str	r5, [sp, #8]
 800220c:	9501      	str	r5, [sp, #4]
 800220e:	9500      	str	r5, [sp, #0]
 8002210:	a805      	add	r0, sp, #20
    char buf[20] =
 8002212:	9405      	str	r4, [sp, #20]
 8002214:	9406      	str	r4, [sp, #24]
 8002216:	9407      	str	r4, [sp, #28]
 8002218:	9408      	str	r4, [sp, #32]
 800221a:	9409      	str	r4, [sp, #36]	; 0x24
    sprintf(buf, "%s.txt=\"%s\"%c%c%c", object_name, buffer, sps, sps, sps);
 800221c:	f000 fa34 	bl	8002688 <sprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 8002220:	a805      	add	r0, sp, #20
 8002222:	f7fd ff95 	bl	8000150 <strlen>
 8002226:	a905      	add	r1, sp, #20
 8002228:	b282      	uxth	r2, r0
 800222a:	2332      	movs	r3, #50	; 0x32
 800222c:	4803      	ldr	r0, [pc, #12]	; (800223c <Nextion_Set_Text+0x40>)
 800222e:	f7ff fc67 	bl	8001b00 <HAL_UART_Transmit>
    }
 8002232:	b00b      	add	sp, #44	; 0x2c
 8002234:	bd30      	pop	{r4, r5, pc}
 8002236:	bf00      	nop
 8002238:	08005538 	.word	0x08005538
 800223c:	2000084c 	.word	0x2000084c

08002240 <Nextion_Set_BCK_Colour>:
 *
 *
 */

void Nextion_Set_BCK_Colour(char *object_name, int colour)
    {
 8002240:	b570      	push	{r4, r5, r6, lr}
	0
	};

    char sps = 0xFF;

    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 8002242:	24ff      	movs	r4, #255	; 0xff
    char buf[20] =
 8002244:	2500      	movs	r5, #0
    {
 8002246:	b08a      	sub	sp, #40	; 0x28
    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 8002248:	460b      	mov	r3, r1
 800224a:	4602      	mov	r2, r0
    {
 800224c:	4606      	mov	r6, r0
    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 800224e:	4914      	ldr	r1, [pc, #80]	; (80022a0 <Nextion_Set_BCK_Colour+0x60>)
 8002250:	9402      	str	r4, [sp, #8]
 8002252:	9401      	str	r4, [sp, #4]
 8002254:	9400      	str	r4, [sp, #0]
 8002256:	a805      	add	r0, sp, #20
    char buf[20] =
 8002258:	9505      	str	r5, [sp, #20]
 800225a:	9506      	str	r5, [sp, #24]
 800225c:	9507      	str	r5, [sp, #28]
 800225e:	9508      	str	r5, [sp, #32]
 8002260:	9509      	str	r5, [sp, #36]	; 0x24
    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 8002262:	f000 fa11 	bl	8002688 <sprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 8002266:	a805      	add	r0, sp, #20
 8002268:	f7fd ff72 	bl	8000150 <strlen>
 800226c:	4d0d      	ldr	r5, [pc, #52]	; (80022a4 <Nextion_Set_BCK_Colour+0x64>)
 800226e:	b282      	uxth	r2, r0
 8002270:	a905      	add	r1, sp, #20
 8002272:	4628      	mov	r0, r5
 8002274:	2332      	movs	r3, #50	; 0x32
 8002276:	f7ff fc43 	bl	8001b00 <HAL_UART_Transmit>

    sprintf(buf, "ref %s%c%c%c", object_name, sps, sps, sps);
 800227a:	4623      	mov	r3, r4
 800227c:	4632      	mov	r2, r6
 800227e:	490a      	ldr	r1, [pc, #40]	; (80022a8 <Nextion_Set_BCK_Colour+0x68>)
 8002280:	9401      	str	r4, [sp, #4]
 8002282:	9400      	str	r4, [sp, #0]
 8002284:	a805      	add	r0, sp, #20
 8002286:	f000 f9ff 	bl	8002688 <sprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 800228a:	a805      	add	r0, sp, #20
 800228c:	f7fd ff60 	bl	8000150 <strlen>
 8002290:	a905      	add	r1, sp, #20
 8002292:	b282      	uxth	r2, r0
 8002294:	2332      	movs	r3, #50	; 0x32
 8002296:	4628      	mov	r0, r5
 8002298:	f7ff fc32 	bl	8001b00 <HAL_UART_Transmit>
    }
 800229c:	b00a      	add	sp, #40	; 0x28
 800229e:	bd70      	pop	{r4, r5, r6, pc}
 80022a0:	08005518 	.word	0x08005518
 80022a4:	2000084c 	.word	0x2000084c
 80022a8:	08005528 	.word	0x08005528

080022ac <Nextion_Backlight_Brightness>:
 */

void Nextion_Backlight_Brightness(uint8_t value, uint8_t overide)
    {

    char buf[10] =
 80022ac:	2300      	movs	r3, #0
    {
 80022ae:	b500      	push	{lr}
 80022b0:	b087      	sub	sp, #28
    char buf[10] =
 80022b2:	9303      	str	r3, [sp, #12]
 80022b4:	9304      	str	r3, [sp, #16]
 80022b6:	f8ad 3014 	strh.w	r3, [sp, #20]

    char sps = 0xFF;

    if (overide > 0)
	{
	sprintf(buf, "dims=%i%c%c%c", value, sps, sps, sps);
 80022ba:	23ff      	movs	r3, #255	; 0xff
    {
 80022bc:	4602      	mov	r2, r0
	sprintf(buf, "dims=%i%c%c%c", value, sps, sps, sps);
 80022be:	9301      	str	r3, [sp, #4]
 80022c0:	9300      	str	r3, [sp, #0]
    if (overide > 0)
 80022c2:	b979      	cbnz	r1, 80022e4 <Nextion_Backlight_Brightness+0x38>
	}
    else
	{
	sprintf(buf, "dim=%i%c%c%c", value, sps, sps, sps);
 80022c4:	490a      	ldr	r1, [pc, #40]	; (80022f0 <Nextion_Backlight_Brightness+0x44>)
 80022c6:	a803      	add	r0, sp, #12
 80022c8:	f000 f9de 	bl	8002688 <sprintf>
	}

    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 80022cc:	a803      	add	r0, sp, #12
 80022ce:	f7fd ff3f 	bl	8000150 <strlen>
 80022d2:	a903      	add	r1, sp, #12
 80022d4:	b282      	uxth	r2, r0
 80022d6:	2332      	movs	r3, #50	; 0x32
 80022d8:	4806      	ldr	r0, [pc, #24]	; (80022f4 <Nextion_Backlight_Brightness+0x48>)
 80022da:	f7ff fc11 	bl	8001b00 <HAL_UART_Transmit>
    }
 80022de:	b007      	add	sp, #28
 80022e0:	f85d fb04 	ldr.w	pc, [sp], #4
	sprintf(buf, "dims=%i%c%c%c", value, sps, sps, sps);
 80022e4:	4904      	ldr	r1, [pc, #16]	; (80022f8 <Nextion_Backlight_Brightness+0x4c>)
 80022e6:	a803      	add	r0, sp, #12
 80022e8:	f000 f9ce 	bl	8002688 <sprintf>
 80022ec:	e7ee      	b.n	80022cc <Nextion_Backlight_Brightness+0x20>
 80022ee:	bf00      	nop
 80022f0:	080054f0 	.word	0x080054f0
 80022f4:	2000084c 	.word	0x2000084c
 80022f8:	080054e0 	.word	0x080054e0

080022fc <Nextion_Get_Current_Page>:
	0
	};

    char sps = 0xFF;

    sprintf(buf, "sendme%c%c%c", sps, sps, sps);
 80022fc:	23ff      	movs	r3, #255	; 0xff
    {
 80022fe:	b510      	push	{r4, lr}
    char buf[10] =
 8002300:	2400      	movs	r4, #0
    {
 8002302:	b086      	sub	sp, #24
    sprintf(buf, "sendme%c%c%c", sps, sps, sps);
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	4909      	ldr	r1, [pc, #36]	; (8002330 <Nextion_Get_Current_Page+0x34>)
 800230a:	a803      	add	r0, sp, #12
    char buf[10] =
 800230c:	9403      	str	r4, [sp, #12]
 800230e:	9404      	str	r4, [sp, #16]
 8002310:	f8ad 4014 	strh.w	r4, [sp, #20]
    sprintf(buf, "sendme%c%c%c", sps, sps, sps);
 8002314:	f000 f9b8 	bl	8002688 <sprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*) &buf, strlen(buf), 50);
 8002318:	a803      	add	r0, sp, #12
 800231a:	f7fd ff19 	bl	8000150 <strlen>
 800231e:	a903      	add	r1, sp, #12
 8002320:	b282      	uxth	r2, r0
 8002322:	2332      	movs	r3, #50	; 0x32
 8002324:	4803      	ldr	r0, [pc, #12]	; (8002334 <Nextion_Get_Current_Page+0x38>)
 8002326:	f7ff fbeb 	bl	8001b00 <HAL_UART_Transmit>

    return 0;
    }
 800232a:	4620      	mov	r0, r4
 800232c:	b006      	add	sp, #24
 800232e:	bd10      	pop	{r4, pc}
 8002330:	08005500 	.word	0x08005500
 8002334:	2000084c 	.word	0x2000084c

08002338 <Ring_Buffer_Init>:
static uint32_t Read_PTR;

#define WRITE_PTR (uint32_t)( BUFFER_SIZE - (huart->hdmarx->Instance->CNDTR))

void Ring_Buffer_Init(UART_HandleTypeDef *_huart)
{
 8002338:	b470      	push	{r4, r5, r6}
	huart = _huart;
	huart->hdmarx->Instance->CNDTR = BUFFER_SIZE;
 800233a:	2240      	movs	r2, #64	; 0x40
	Read_PTR = 0;
 800233c:	2500      	movs	r5, #0
	huart->hdmarx->Instance->CNDTR = BUFFER_SIZE;
 800233e:	6b41      	ldr	r1, [r0, #52]	; 0x34
	huart = _huart;
 8002340:	4e04      	ldr	r6, [pc, #16]	; (8002354 <Ring_Buffer_Init+0x1c>)
	huart->hdmarx->Instance->CNDTR = BUFFER_SIZE;
 8002342:	6809      	ldr	r1, [r1, #0]
	Read_PTR = 0;
 8002344:	4c04      	ldr	r4, [pc, #16]	; (8002358 <Ring_Buffer_Init+0x20>)
	huart->hdmarx->Instance->CNDTR = BUFFER_SIZE;
 8002346:	604a      	str	r2, [r1, #4]
	huart = _huart;
 8002348:	6030      	str	r0, [r6, #0]
	Read_PTR = 0;
 800234a:	6025      	str	r5, [r4, #0]
	HAL_UART_Receive_DMA(huart, RX_DMA_Buffer, BUFFER_SIZE);
 800234c:	4903      	ldr	r1, [pc, #12]	; (800235c <Ring_Buffer_Init+0x24>)

}
 800234e:	bc70      	pop	{r4, r5, r6}
	HAL_UART_Receive_DMA(huart, RX_DMA_Buffer, BUFFER_SIZE);
 8002350:	f7ff bc68 	b.w	8001c24 <HAL_UART_Receive_DMA>
 8002354:	200007b4 	.word	0x200007b4
 8002358:	200007b0 	.word	0x200007b0
 800235c:	20000770 	.word	0x20000770

08002360 <Ring_Buffer_Get_Char>:
	return (Read_PTR == WRITE_PTR)?1:0;
}

uint8_t Ring_Buffer_Get_Char(uint8_t* data)
{
	if (WRITE_PTR == Read_PTR)
 8002360:	4b0e      	ldr	r3, [pc, #56]	; (800239c <Ring_Buffer_Get_Char+0x3c>)
 8002362:	490f      	ldr	r1, [pc, #60]	; (80023a0 <Ring_Buffer_Get_Char+0x40>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	680a      	ldr	r2, [r1, #0]
 8002368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002372:	4293      	cmp	r3, r2
 8002374:	d00f      	beq.n	8002396 <Ring_Buffer_Get_Char+0x36>
{
 8002376:	b410      	push	{r4}
	{
		return 0;
	}
	else
	{
		*data = RX_DMA_Buffer[Read_PTR];
 8002378:	4c0a      	ldr	r4, [pc, #40]	; (80023a4 <Ring_Buffer_Get_Char+0x44>)

		Read_PTR++;
 800237a:	1c53      	adds	r3, r2, #1
		*data = RX_DMA_Buffer[Read_PTR];
 800237c:	5ca2      	ldrb	r2, [r4, r2]

		if (Read_PTR == BUFFER_SIZE)
 800237e:	2b40      	cmp	r3, #64	; 0x40
		*data = RX_DMA_Buffer[Read_PTR];
 8002380:	7002      	strb	r2, [r0, #0]
		if (Read_PTR == BUFFER_SIZE)
 8002382:	d003      	beq.n	800238c <Ring_Buffer_Get_Char+0x2c>
		{
			Read_PTR = 0;
		}

		return 1;
 8002384:	2001      	movs	r0, #1
		Read_PTR++;
 8002386:	600b      	str	r3, [r1, #0]
	}
}
 8002388:	bc10      	pop	{r4}
 800238a:	4770      	bx	lr
			Read_PTR = 0;
 800238c:	2300      	movs	r3, #0
		return 1;
 800238e:	2001      	movs	r0, #1
			Read_PTR = 0;
 8002390:	600b      	str	r3, [r1, #0]
}
 8002392:	bc10      	pop	{r4}
 8002394:	4770      	bx	lr
		return 0;
 8002396:	2000      	movs	r0, #0
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	200007b4 	.word	0x200007b4
 80023a0:	200007b0 	.word	0x200007b0
 80023a4:	20000770 	.word	0x20000770

080023a8 <Ring_Buffer_Get_Count>:

uint8_t Ring_Buffer_Get_Count(void)
{
	if (WRITE_PTR >= Read_PTR)
 80023a8:	4a09      	ldr	r2, [pc, #36]	; (80023d0 <Ring_Buffer_Get_Count+0x28>)
 80023aa:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <Ring_Buffer_Get_Count+0x2c>)
 80023ac:	6812      	ldr	r2, [r2, #0]
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023b2:	6811      	ldr	r1, [r2, #0]
 80023b4:	684a      	ldr	r2, [r1, #4]
 80023b6:	f1c2 0240 	rsb	r2, r2, #64	; 0x40
 80023ba:	4282      	cmp	r2, r0
	{
		return (WRITE_PTR - Read_PTR);
 80023bc:	684a      	ldr	r2, [r1, #4]
 80023be:	bf2c      	ite	cs
 80023c0:	f1c0 0040 	rsbcs	r0, r0, #64	; 0x40
	}
	return (BUFFER_SIZE - (Read_PTR - WRITE_PTR));
 80023c4:	f1c0 0080 	rsbcc	r0, r0, #128	; 0x80
 80023c8:	1a80      	subs	r0, r0, r2
 80023ca:	b2c0      	uxtb	r0, r0
}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	200007b4 	.word	0x200007b4
 80023d4:	200007b0 	.word	0x200007b0

080023d8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023d8:	4b25      	ldr	r3, [pc, #148]	; (8002470 <HAL_MspInit+0x98>)
{
 80023da:	b500      	push	{lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 80023dc:	699a      	ldr	r2, [r3, #24]
{
 80023de:	b083      	sub	sp, #12
  __HAL_RCC_AFIO_CLK_ENABLE();
 80023e0:	f042 0201 	orr.w	r2, r2, #1
 80023e4:	619a      	str	r2, [r3, #24]
 80023e6:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e8:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 80023ea:	f002 0201 	and.w	r2, r2, #1
 80023ee:	9200      	str	r2, [sp, #0]
 80023f0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023f2:	69da      	ldr	r2, [r3, #28]
 80023f4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80023f8:	61da      	str	r2, [r3, #28]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002400:	9301      	str	r3, [sp, #4]
 8002402:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	f7fe fd0c 	bl	8000e20 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002408:	2200      	movs	r2, #0
 800240a:	f06f 000b 	mvn.w	r0, #11
 800240e:	4611      	mov	r1, r2
 8002410:	f7fe fd18 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	f06f 000a 	mvn.w	r0, #10
 800241a:	4611      	mov	r1, r2
 800241c:	f7fe fd12 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002420:	2200      	movs	r2, #0
 8002422:	f06f 0009 	mvn.w	r0, #9
 8002426:	4611      	mov	r1, r2
 8002428:	f7fe fd0c 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800242c:	2200      	movs	r2, #0
 800242e:	f06f 0004 	mvn.w	r0, #4
 8002432:	4611      	mov	r1, r2
 8002434:	f7fe fd06 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002438:	2200      	movs	r2, #0
 800243a:	f06f 0003 	mvn.w	r0, #3
 800243e:	4611      	mov	r1, r2
 8002440:	f7fe fd00 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	f06f 0001 	mvn.w	r0, #1
 800244a:	4611      	mov	r1, r2
 800244c:	f7fe fcfa 	bl	8000e44 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002450:	2200      	movs	r2, #0
 8002452:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002456:	4611      	mov	r1, r2
 8002458:	f7fe fcf4 	bl	8000e44 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800245c:	4a05      	ldr	r2, [pc, #20]	; (8002474 <HAL_MspInit+0x9c>)
 800245e:	6853      	ldr	r3, [r2, #4]
 8002460:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002464:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002468:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800246a:	b003      	add	sp, #12
 800246c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002470:	40021000 	.word	0x40021000
 8002474:	40010000 	.word	0x40010000

08002478 <NMI_Handler>:
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop

0800247c <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800247c:	e7fe      	b.n	800247c <HardFault_Handler>
 800247e:	bf00      	nop

08002480 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002480:	e7fe      	b.n	8002480 <MemManage_Handler>
 8002482:	bf00      	nop

08002484 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002484:	e7fe      	b.n	8002484 <BusFault_Handler>
 8002486:	bf00      	nop

08002488 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002488:	e7fe      	b.n	8002488 <UsageFault_Handler>
 800248a:	bf00      	nop

0800248c <SVC_Handler>:
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop

08002490 <DebugMon_Handler>:
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop

08002494 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop

08002498 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002498:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800249a:	f7fe fcaf 	bl	8000dfc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80024a2:	f7fe bd37 	b.w	8000f14 <HAL_SYSTICK_IRQHandler>
 80024a6:	bf00      	nop

080024a8 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80024a8:	4801      	ldr	r0, [pc, #4]	; (80024b0 <DMA1_Channel5_IRQHandler+0x8>)
 80024aa:	f7fe bdb5 	b.w	8001018 <HAL_DMA_IRQHandler>
 80024ae:	bf00      	nop
 80024b0:	20000808 	.word	0x20000808

080024b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024b4:	b430      	push	{r4, r5}

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80024b6:	f44f 051f 	mov.w	r5, #10420224	; 0x9f0000
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80024ba:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR |= 0x00000001U;
 80024be:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <SystemInit+0x44>)
  RCC->CFGR &= 0xF8FF0000U;
 80024c0:	4a0e      	ldr	r2, [pc, #56]	; (80024fc <SystemInit+0x48>)
  RCC->CR |= 0x00000001U;
 80024c2:	6819      	ldr	r1, [r3, #0]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80024c4:	480e      	ldr	r0, [pc, #56]	; (8002500 <SystemInit+0x4c>)
  RCC->CR |= 0x00000001U;
 80024c6:	f041 0101 	orr.w	r1, r1, #1
 80024ca:	6019      	str	r1, [r3, #0]
  RCC->CFGR &= 0xF8FF0000U;
 80024cc:	6859      	ldr	r1, [r3, #4]
 80024ce:	400a      	ands	r2, r1
 80024d0:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80024d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80024dc:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80024e4:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80024ec:	605a      	str	r2, [r3, #4]
  RCC->CIR = 0x009F0000U;
 80024ee:	609d      	str	r5, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80024f0:	6084      	str	r4, [r0, #8]
#endif 
}
 80024f2:	bc30      	pop	{r4, r5}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
 80024fc:	f8ff0000 	.word	0xf8ff0000
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002504:	b538      	push	{r3, r4, r5, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002506:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 9600;
 8002508:	f44f 5516 	mov.w	r5, #9600	; 0x2580
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800250c:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 800250e:	4b0a      	ldr	r3, [pc, #40]	; (8002538 <MX_USART1_UART_Init+0x34>)
 8002510:	4c0a      	ldr	r4, [pc, #40]	; (800253c <MX_USART1_UART_Init+0x38>)
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002512:	4618      	mov	r0, r3
  huart1.Instance = USART1;
 8002514:	e883 0030 	stmia.w	r3, {r4, r5}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002518:	6159      	str	r1, [r3, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800251a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800251c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800251e:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002520:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002522:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002524:	f7ff fabc 	bl	8001aa0 <HAL_UART_Init>
 8002528:	b900      	cbnz	r0, 800252c <MX_USART1_UART_Init+0x28>
 800252a:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 800252c:	2144      	movs	r1, #68	; 0x44
  }

}
 800252e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002532:	4803      	ldr	r0, [pc, #12]	; (8002540 <MX_USART1_UART_Init+0x3c>)
 8002534:	f7ff bd3e 	b.w	8001fb4 <_Error_Handler>
 8002538:	2000084c 	.word	0x2000084c
 800253c:	40013800 	.word	0x40013800
 8002540:	08005564 	.word	0x08005564

08002544 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8002544:	4b22      	ldr	r3, [pc, #136]	; (80025d0 <HAL_UART_MspInit+0x8c>)
 8002546:	6802      	ldr	r2, [r0, #0]
 8002548:	429a      	cmp	r2, r3
 800254a:	d000      	beq.n	800254e <HAL_UART_MspInit+0xa>
 800254c:	4770      	bx	lr
{
 800254e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002550:	4604      	mov	r4, r0
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002552:	f44f 7000 	mov.w	r0, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002556:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002558:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 800255a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800255e:	699a      	ldr	r2, [r3, #24]
{
 8002560:	b087      	sub	sp, #28
    __HAL_RCC_USART1_CLK_ENABLE();
 8002562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002566:	619a      	str	r2, [r3, #24]
 8002568:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800256a:	9002      	str	r0, [sp, #8]
    __HAL_RCC_USART1_CLK_ENABLE();
 800256c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002570:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002574:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8002576:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002578:	f500 3083 	add.w	r0, r0, #67072	; 0x10600
    __HAL_RCC_USART1_CLK_ENABLE();
 800257c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257e:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002580:	9505      	str	r5, [sp, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002582:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f7fe fdde 	bl	8001144 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002588:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258c:	a902      	add	r1, sp, #8
 800258e:	4811      	ldr	r0, [pc, #68]	; (80025d4 <HAL_UART_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002590:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002592:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002594:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f7fe fdd5 	bl	8001144 <HAL_GPIO_Init>
    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800259a:	2180      	movs	r1, #128	; 0x80
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800259c:	2220      	movs	r2, #32
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800259e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80025a2:	4d0d      	ldr	r5, [pc, #52]	; (80025d8 <HAL_UART_MspInit+0x94>)
 80025a4:	4f0d      	ldr	r7, [pc, #52]	; (80025dc <HAL_UART_MspInit+0x98>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80025a6:	4628      	mov	r0, r5
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025a8:	606e      	str	r6, [r5, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025aa:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025ac:	612e      	str	r6, [r5, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ae:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80025b0:	602f      	str	r7, [r5, #0]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025b2:	60e9      	str	r1, [r5, #12]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80025b4:	61aa      	str	r2, [r5, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025b6:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80025b8:	f7fe fcb0 	bl	8000f1c <HAL_DMA_Init>
 80025bc:	b918      	cbnz	r0, 80025c6 <HAL_UART_MspInit+0x82>
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80025be:	6365      	str	r5, [r4, #52]	; 0x34
 80025c0:	626c      	str	r4, [r5, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80025c2:	b007      	add	sp, #28
 80025c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      _Error_Handler(__FILE__, __LINE__);
 80025c6:	216f      	movs	r1, #111	; 0x6f
 80025c8:	4805      	ldr	r0, [pc, #20]	; (80025e0 <HAL_UART_MspInit+0x9c>)
 80025ca:	f7ff fcf3 	bl	8001fb4 <_Error_Handler>
 80025ce:	e7f6      	b.n	80025be <HAL_UART_MspInit+0x7a>
 80025d0:	40013800 	.word	0x40013800
 80025d4:	40010800 	.word	0x40010800
 80025d8:	20000808 	.word	0x20000808
 80025dc:	40020058 	.word	0x40020058
 80025e0:	08005564 	.word	0x08005564

080025e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80025e4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80025e6:	e003      	b.n	80025f0 <LoopCopyDataInit>

080025e8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80025ea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80025ec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80025ee:	3104      	adds	r1, #4

080025f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80025f0:	480a      	ldr	r0, [pc, #40]	; (800261c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80025f2:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80025f4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80025f6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80025f8:	d3f6      	bcc.n	80025e8 <CopyDataInit>
  ldr r2, =_sbss
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80025fc:	e002      	b.n	8002604 <LoopFillZerobss>

080025fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80025fe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002600:	f842 3b04 	str.w	r3, [r2], #4

08002604 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002604:	4b08      	ldr	r3, [pc, #32]	; (8002628 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002606:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002608:	d3f9      	bcc.n	80025fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800260a:	f7ff ff53 	bl	80024b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800260e:	f000 f80f 	bl	8002630 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002612:	f7ff fc85 	bl	8001f20 <main>
  bx lr
 8002616:	4770      	bx	lr
  ldr r3, =_sidata
 8002618:	080057f0 	.word	0x080057f0
  ldr r0, =_sdata
 800261c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002620:	2000067c 	.word	0x2000067c
  ldr r2, =_sbss
 8002624:	2000067c 	.word	0x2000067c
  ldr r3, = _ebss
 8002628:	2000089c 	.word	0x2000089c

0800262c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800262c:	e7fe      	b.n	800262c <ADC1_2_IRQHandler>
	...

08002630 <__libc_init_array>:
 8002630:	b570      	push	{r4, r5, r6, lr}
 8002632:	2500      	movs	r5, #0
 8002634:	4e0c      	ldr	r6, [pc, #48]	; (8002668 <__libc_init_array+0x38>)
 8002636:	4c0d      	ldr	r4, [pc, #52]	; (800266c <__libc_init_array+0x3c>)
 8002638:	1ba4      	subs	r4, r4, r6
 800263a:	10a4      	asrs	r4, r4, #2
 800263c:	42a5      	cmp	r5, r4
 800263e:	d109      	bne.n	8002654 <__libc_init_array+0x24>
 8002640:	f002 ff26 	bl	8005490 <_init>
 8002644:	2500      	movs	r5, #0
 8002646:	4e0a      	ldr	r6, [pc, #40]	; (8002670 <__libc_init_array+0x40>)
 8002648:	4c0a      	ldr	r4, [pc, #40]	; (8002674 <__libc_init_array+0x44>)
 800264a:	1ba4      	subs	r4, r4, r6
 800264c:	10a4      	asrs	r4, r4, #2
 800264e:	42a5      	cmp	r5, r4
 8002650:	d105      	bne.n	800265e <__libc_init_array+0x2e>
 8002652:	bd70      	pop	{r4, r5, r6, pc}
 8002654:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002658:	4798      	blx	r3
 800265a:	3501      	adds	r5, #1
 800265c:	e7ee      	b.n	800263c <__libc_init_array+0xc>
 800265e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002662:	4798      	blx	r3
 8002664:	3501      	adds	r5, #1
 8002666:	e7f2      	b.n	800264e <__libc_init_array+0x1e>
 8002668:	080057e8 	.word	0x080057e8
 800266c:	080057e8 	.word	0x080057e8
 8002670:	080057e8 	.word	0x080057e8
 8002674:	080057ec 	.word	0x080057ec

08002678 <memset>:
 8002678:	4603      	mov	r3, r0
 800267a:	4402      	add	r2, r0
 800267c:	4293      	cmp	r3, r2
 800267e:	d100      	bne.n	8002682 <memset+0xa>
 8002680:	4770      	bx	lr
 8002682:	f803 1b01 	strb.w	r1, [r3], #1
 8002686:	e7f9      	b.n	800267c <memset+0x4>

08002688 <sprintf>:
 8002688:	b40e      	push	{r1, r2, r3}
 800268a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800268e:	b500      	push	{lr}
 8002690:	b09c      	sub	sp, #112	; 0x70
 8002692:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002696:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800269a:	9104      	str	r1, [sp, #16]
 800269c:	9107      	str	r1, [sp, #28]
 800269e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80026a2:	ab1d      	add	r3, sp, #116	; 0x74
 80026a4:	9002      	str	r0, [sp, #8]
 80026a6:	9006      	str	r0, [sp, #24]
 80026a8:	4808      	ldr	r0, [pc, #32]	; (80026cc <sprintf+0x44>)
 80026aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80026ae:	f8ad 1016 	strh.w	r1, [sp, #22]
 80026b2:	6800      	ldr	r0, [r0, #0]
 80026b4:	a902      	add	r1, sp, #8
 80026b6:	9301      	str	r3, [sp, #4]
 80026b8:	f000 f80a 	bl	80026d0 <_svfprintf_r>
 80026bc:	2200      	movs	r2, #0
 80026be:	9b02      	ldr	r3, [sp, #8]
 80026c0:	701a      	strb	r2, [r3, #0]
 80026c2:	b01c      	add	sp, #112	; 0x70
 80026c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80026c8:	b003      	add	sp, #12
 80026ca:	4770      	bx	lr
 80026cc:	2000000c 	.word	0x2000000c

080026d0 <_svfprintf_r>:
 80026d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026d4:	b0bf      	sub	sp, #252	; 0xfc
 80026d6:	4689      	mov	r9, r1
 80026d8:	4615      	mov	r5, r2
 80026da:	461f      	mov	r7, r3
 80026dc:	4682      	mov	sl, r0
 80026de:	f001 fe27 	bl	8004330 <_localeconv_r>
 80026e2:	6803      	ldr	r3, [r0, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	9311      	str	r3, [sp, #68]	; 0x44
 80026e8:	f7fd fd32 	bl	8000150 <strlen>
 80026ec:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80026f0:	900a      	str	r0, [sp, #40]	; 0x28
 80026f2:	061b      	lsls	r3, r3, #24
 80026f4:	d518      	bpl.n	8002728 <_svfprintf_r+0x58>
 80026f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80026fa:	b9ab      	cbnz	r3, 8002728 <_svfprintf_r+0x58>
 80026fc:	2140      	movs	r1, #64	; 0x40
 80026fe:	4650      	mov	r0, sl
 8002700:	f001 fe2c 	bl	800435c <_malloc_r>
 8002704:	f8c9 0000 	str.w	r0, [r9]
 8002708:	f8c9 0010 	str.w	r0, [r9, #16]
 800270c:	b948      	cbnz	r0, 8002722 <_svfprintf_r+0x52>
 800270e:	230c      	movs	r3, #12
 8002710:	f8ca 3000 	str.w	r3, [sl]
 8002714:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002718:	930b      	str	r3, [sp, #44]	; 0x2c
 800271a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800271c:	b03f      	add	sp, #252	; 0xfc
 800271e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002722:	2340      	movs	r3, #64	; 0x40
 8002724:	f8c9 3014 	str.w	r3, [r9, #20]
 8002728:	2300      	movs	r3, #0
 800272a:	ac2e      	add	r4, sp, #184	; 0xb8
 800272c:	9421      	str	r4, [sp, #132]	; 0x84
 800272e:	9323      	str	r3, [sp, #140]	; 0x8c
 8002730:	9322      	str	r3, [sp, #136]	; 0x88
 8002732:	9509      	str	r5, [sp, #36]	; 0x24
 8002734:	9307      	str	r3, [sp, #28]
 8002736:	930d      	str	r3, [sp, #52]	; 0x34
 8002738:	930e      	str	r3, [sp, #56]	; 0x38
 800273a:	9315      	str	r3, [sp, #84]	; 0x54
 800273c:	9314      	str	r3, [sp, #80]	; 0x50
 800273e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002740:	9312      	str	r3, [sp, #72]	; 0x48
 8002742:	9313      	str	r3, [sp, #76]	; 0x4c
 8002744:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002746:	462b      	mov	r3, r5
 8002748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800274c:	b112      	cbz	r2, 8002754 <_svfprintf_r+0x84>
 800274e:	2a25      	cmp	r2, #37	; 0x25
 8002750:	f040 8083 	bne.w	800285a <_svfprintf_r+0x18a>
 8002754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002756:	1aee      	subs	r6, r5, r3
 8002758:	d00d      	beq.n	8002776 <_svfprintf_r+0xa6>
 800275a:	e884 0048 	stmia.w	r4, {r3, r6}
 800275e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002760:	4433      	add	r3, r6
 8002762:	9323      	str	r3, [sp, #140]	; 0x8c
 8002764:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002766:	3301      	adds	r3, #1
 8002768:	2b07      	cmp	r3, #7
 800276a:	9322      	str	r3, [sp, #136]	; 0x88
 800276c:	dc77      	bgt.n	800285e <_svfprintf_r+0x18e>
 800276e:	3408      	adds	r4, #8
 8002770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002772:	4433      	add	r3, r6
 8002774:	930b      	str	r3, [sp, #44]	; 0x2c
 8002776:	782b      	ldrb	r3, [r5, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 8725 	beq.w	80035c8 <_svfprintf_r+0xef8>
 800277e:	2300      	movs	r3, #0
 8002780:	1c69      	adds	r1, r5, #1
 8002782:	461a      	mov	r2, r3
 8002784:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8002788:	461d      	mov	r5, r3
 800278a:	200a      	movs	r0, #10
 800278c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8002790:	930c      	str	r3, [sp, #48]	; 0x30
 8002792:	1c4e      	adds	r6, r1, #1
 8002794:	7809      	ldrb	r1, [r1, #0]
 8002796:	9609      	str	r6, [sp, #36]	; 0x24
 8002798:	9106      	str	r1, [sp, #24]
 800279a:	9906      	ldr	r1, [sp, #24]
 800279c:	3920      	subs	r1, #32
 800279e:	2958      	cmp	r1, #88	; 0x58
 80027a0:	f200 8414 	bhi.w	8002fcc <_svfprintf_r+0x8fc>
 80027a4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80027a8:	041200a5 	.word	0x041200a5
 80027ac:	00aa0412 	.word	0x00aa0412
 80027b0:	04120412 	.word	0x04120412
 80027b4:	04120412 	.word	0x04120412
 80027b8:	04120412 	.word	0x04120412
 80027bc:	006500ad 	.word	0x006500ad
 80027c0:	00b50412 	.word	0x00b50412
 80027c4:	041200b8 	.word	0x041200b8
 80027c8:	00d800d5 	.word	0x00d800d5
 80027cc:	00d800d8 	.word	0x00d800d8
 80027d0:	00d800d8 	.word	0x00d800d8
 80027d4:	00d800d8 	.word	0x00d800d8
 80027d8:	00d800d8 	.word	0x00d800d8
 80027dc:	04120412 	.word	0x04120412
 80027e0:	04120412 	.word	0x04120412
 80027e4:	04120412 	.word	0x04120412
 80027e8:	04120412 	.word	0x04120412
 80027ec:	04120412 	.word	0x04120412
 80027f0:	0122010c 	.word	0x0122010c
 80027f4:	01220412 	.word	0x01220412
 80027f8:	04120412 	.word	0x04120412
 80027fc:	04120412 	.word	0x04120412
 8002800:	041200eb 	.word	0x041200eb
 8002804:	033c0412 	.word	0x033c0412
 8002808:	04120412 	.word	0x04120412
 800280c:	04120412 	.word	0x04120412
 8002810:	03a40412 	.word	0x03a40412
 8002814:	04120412 	.word	0x04120412
 8002818:	04120085 	.word	0x04120085
 800281c:	04120412 	.word	0x04120412
 8002820:	04120412 	.word	0x04120412
 8002824:	04120412 	.word	0x04120412
 8002828:	04120412 	.word	0x04120412
 800282c:	00fe0412 	.word	0x00fe0412
 8002830:	0122006b 	.word	0x0122006b
 8002834:	01220122 	.word	0x01220122
 8002838:	006b00ee 	.word	0x006b00ee
 800283c:	04120412 	.word	0x04120412
 8002840:	041200f1 	.word	0x041200f1
 8002844:	033e031e 	.word	0x033e031e
 8002848:	00f80372 	.word	0x00f80372
 800284c:	03830412 	.word	0x03830412
 8002850:	03a60412 	.word	0x03a60412
 8002854:	04120412 	.word	0x04120412
 8002858:	03be      	.short	0x03be
 800285a:	461d      	mov	r5, r3
 800285c:	e773      	b.n	8002746 <_svfprintf_r+0x76>
 800285e:	aa21      	add	r2, sp, #132	; 0x84
 8002860:	4649      	mov	r1, r9
 8002862:	4650      	mov	r0, sl
 8002864:	f002 fa8e 	bl	8004d84 <__ssprint_r>
 8002868:	2800      	cmp	r0, #0
 800286a:	f040 868e 	bne.w	800358a <_svfprintf_r+0xeba>
 800286e:	ac2e      	add	r4, sp, #184	; 0xb8
 8002870:	e77e      	b.n	8002770 <_svfprintf_r+0xa0>
 8002872:	2301      	movs	r3, #1
 8002874:	222b      	movs	r2, #43	; 0x2b
 8002876:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002878:	e78b      	b.n	8002792 <_svfprintf_r+0xc2>
 800287a:	460f      	mov	r7, r1
 800287c:	e7fb      	b.n	8002876 <_svfprintf_r+0x1a6>
 800287e:	b10b      	cbz	r3, 8002884 <_svfprintf_r+0x1b4>
 8002880:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002884:	06ae      	lsls	r6, r5, #26
 8002886:	f140 80a1 	bpl.w	80029cc <_svfprintf_r+0x2fc>
 800288a:	3707      	adds	r7, #7
 800288c:	f027 0707 	bic.w	r7, r7, #7
 8002890:	f107 0308 	add.w	r3, r7, #8
 8002894:	9308      	str	r3, [sp, #32]
 8002896:	e9d7 6700 	ldrd	r6, r7, [r7]
 800289a:	2e00      	cmp	r6, #0
 800289c:	f177 0300 	sbcs.w	r3, r7, #0
 80028a0:	da05      	bge.n	80028ae <_svfprintf_r+0x1de>
 80028a2:	232d      	movs	r3, #45	; 0x2d
 80028a4:	4276      	negs	r6, r6
 80028a6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80028aa:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80028ae:	2301      	movs	r3, #1
 80028b0:	e2c7      	b.n	8002e42 <_svfprintf_r+0x772>
 80028b2:	b10b      	cbz	r3, 80028b8 <_svfprintf_r+0x1e8>
 80028b4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80028b8:	4ba0      	ldr	r3, [pc, #640]	; (8002b3c <_svfprintf_r+0x46c>)
 80028ba:	9315      	str	r3, [sp, #84]	; 0x54
 80028bc:	06ab      	lsls	r3, r5, #26
 80028be:	f140 8336 	bpl.w	8002f2e <_svfprintf_r+0x85e>
 80028c2:	3707      	adds	r7, #7
 80028c4:	f027 0707 	bic.w	r7, r7, #7
 80028c8:	f107 0308 	add.w	r3, r7, #8
 80028cc:	9308      	str	r3, [sp, #32]
 80028ce:	e9d7 6700 	ldrd	r6, r7, [r7]
 80028d2:	07e8      	lsls	r0, r5, #31
 80028d4:	d50b      	bpl.n	80028ee <_svfprintf_r+0x21e>
 80028d6:	ea56 0307 	orrs.w	r3, r6, r7
 80028da:	d008      	beq.n	80028ee <_svfprintf_r+0x21e>
 80028dc:	2330      	movs	r3, #48	; 0x30
 80028de:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80028e2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80028e6:	f045 0502 	orr.w	r5, r5, #2
 80028ea:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 80028ee:	2302      	movs	r3, #2
 80028f0:	e2a4      	b.n	8002e3c <_svfprintf_r+0x76c>
 80028f2:	2a00      	cmp	r2, #0
 80028f4:	d1bf      	bne.n	8002876 <_svfprintf_r+0x1a6>
 80028f6:	2301      	movs	r3, #1
 80028f8:	2220      	movs	r2, #32
 80028fa:	e7bc      	b.n	8002876 <_svfprintf_r+0x1a6>
 80028fc:	f045 0501 	orr.w	r5, r5, #1
 8002900:	e7b9      	b.n	8002876 <_svfprintf_r+0x1a6>
 8002902:	683e      	ldr	r6, [r7, #0]
 8002904:	1d39      	adds	r1, r7, #4
 8002906:	2e00      	cmp	r6, #0
 8002908:	960c      	str	r6, [sp, #48]	; 0x30
 800290a:	dab6      	bge.n	800287a <_svfprintf_r+0x1aa>
 800290c:	460f      	mov	r7, r1
 800290e:	4276      	negs	r6, r6
 8002910:	960c      	str	r6, [sp, #48]	; 0x30
 8002912:	f045 0504 	orr.w	r5, r5, #4
 8002916:	e7ae      	b.n	8002876 <_svfprintf_r+0x1a6>
 8002918:	9909      	ldr	r1, [sp, #36]	; 0x24
 800291a:	1c4e      	adds	r6, r1, #1
 800291c:	7809      	ldrb	r1, [r1, #0]
 800291e:	292a      	cmp	r1, #42	; 0x2a
 8002920:	9106      	str	r1, [sp, #24]
 8002922:	d010      	beq.n	8002946 <_svfprintf_r+0x276>
 8002924:	f04f 0b00 	mov.w	fp, #0
 8002928:	9609      	str	r6, [sp, #36]	; 0x24
 800292a:	9906      	ldr	r1, [sp, #24]
 800292c:	3930      	subs	r1, #48	; 0x30
 800292e:	2909      	cmp	r1, #9
 8002930:	f63f af33 	bhi.w	800279a <_svfprintf_r+0xca>
 8002934:	fb00 1b0b 	mla	fp, r0, fp, r1
 8002938:	9909      	ldr	r1, [sp, #36]	; 0x24
 800293a:	460e      	mov	r6, r1
 800293c:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002940:	9106      	str	r1, [sp, #24]
 8002942:	9609      	str	r6, [sp, #36]	; 0x24
 8002944:	e7f1      	b.n	800292a <_svfprintf_r+0x25a>
 8002946:	6839      	ldr	r1, [r7, #0]
 8002948:	9609      	str	r6, [sp, #36]	; 0x24
 800294a:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800294e:	3704      	adds	r7, #4
 8002950:	e791      	b.n	8002876 <_svfprintf_r+0x1a6>
 8002952:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002956:	e78e      	b.n	8002876 <_svfprintf_r+0x1a6>
 8002958:	2100      	movs	r1, #0
 800295a:	910c      	str	r1, [sp, #48]	; 0x30
 800295c:	9906      	ldr	r1, [sp, #24]
 800295e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8002960:	3930      	subs	r1, #48	; 0x30
 8002962:	fb00 1106 	mla	r1, r0, r6, r1
 8002966:	910c      	str	r1, [sp, #48]	; 0x30
 8002968:	9909      	ldr	r1, [sp, #36]	; 0x24
 800296a:	460e      	mov	r6, r1
 800296c:	f816 1b01 	ldrb.w	r1, [r6], #1
 8002970:	9106      	str	r1, [sp, #24]
 8002972:	9906      	ldr	r1, [sp, #24]
 8002974:	9609      	str	r6, [sp, #36]	; 0x24
 8002976:	3930      	subs	r1, #48	; 0x30
 8002978:	2909      	cmp	r1, #9
 800297a:	d9ef      	bls.n	800295c <_svfprintf_r+0x28c>
 800297c:	e70d      	b.n	800279a <_svfprintf_r+0xca>
 800297e:	f045 0508 	orr.w	r5, r5, #8
 8002982:	e778      	b.n	8002876 <_svfprintf_r+0x1a6>
 8002984:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8002988:	e775      	b.n	8002876 <_svfprintf_r+0x1a6>
 800298a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800298c:	7809      	ldrb	r1, [r1, #0]
 800298e:	296c      	cmp	r1, #108	; 0x6c
 8002990:	d105      	bne.n	800299e <_svfprintf_r+0x2ce>
 8002992:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002994:	3101      	adds	r1, #1
 8002996:	9109      	str	r1, [sp, #36]	; 0x24
 8002998:	f045 0520 	orr.w	r5, r5, #32
 800299c:	e76b      	b.n	8002876 <_svfprintf_r+0x1a6>
 800299e:	f045 0510 	orr.w	r5, r5, #16
 80029a2:	e768      	b.n	8002876 <_svfprintf_r+0x1a6>
 80029a4:	2600      	movs	r6, #0
 80029a6:	1d3b      	adds	r3, r7, #4
 80029a8:	9308      	str	r3, [sp, #32]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80029b0:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80029b4:	f04f 0b01 	mov.w	fp, #1
 80029b8:	4637      	mov	r7, r6
 80029ba:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80029be:	e11c      	b.n	8002bfa <_svfprintf_r+0x52a>
 80029c0:	b10b      	cbz	r3, 80029c6 <_svfprintf_r+0x2f6>
 80029c2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80029c6:	f045 0510 	orr.w	r5, r5, #16
 80029ca:	e75b      	b.n	8002884 <_svfprintf_r+0x1b4>
 80029cc:	f015 0f10 	tst.w	r5, #16
 80029d0:	f107 0304 	add.w	r3, r7, #4
 80029d4:	d003      	beq.n	80029de <_svfprintf_r+0x30e>
 80029d6:	683e      	ldr	r6, [r7, #0]
 80029d8:	9308      	str	r3, [sp, #32]
 80029da:	17f7      	asrs	r7, r6, #31
 80029dc:	e75d      	b.n	800289a <_svfprintf_r+0x1ca>
 80029de:	683e      	ldr	r6, [r7, #0]
 80029e0:	f015 0f40 	tst.w	r5, #64	; 0x40
 80029e4:	9308      	str	r3, [sp, #32]
 80029e6:	bf18      	it	ne
 80029e8:	b236      	sxthne	r6, r6
 80029ea:	e7f6      	b.n	80029da <_svfprintf_r+0x30a>
 80029ec:	b10b      	cbz	r3, 80029f2 <_svfprintf_r+0x322>
 80029ee:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80029f2:	3707      	adds	r7, #7
 80029f4:	f027 0707 	bic.w	r7, r7, #7
 80029f8:	f107 0308 	add.w	r3, r7, #8
 80029fc:	9308      	str	r3, [sp, #32]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a04:	930d      	str	r3, [sp, #52]	; 0x34
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002a0a:	930e      	str	r3, [sp, #56]	; 0x38
 8002a0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002a0e:	4638      	mov	r0, r7
 8002a10:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8002a14:	4631      	mov	r1, r6
 8002a16:	4b4a      	ldr	r3, [pc, #296]	; (8002b40 <_svfprintf_r+0x470>)
 8002a18:	f7fd fff4 	bl	8000a04 <__aeabi_dcmpun>
 8002a1c:	2800      	cmp	r0, #0
 8002a1e:	f040 85dc 	bne.w	80035da <_svfprintf_r+0xf0a>
 8002a22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a26:	4b46      	ldr	r3, [pc, #280]	; (8002b40 <_svfprintf_r+0x470>)
 8002a28:	4638      	mov	r0, r7
 8002a2a:	4631      	mov	r1, r6
 8002a2c:	f7fd ffcc 	bl	80009c8 <__aeabi_dcmple>
 8002a30:	2800      	cmp	r0, #0
 8002a32:	f040 85d2 	bne.w	80035da <_svfprintf_r+0xf0a>
 8002a36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002a3a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002a3c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002a3e:	f7fd ffb9 	bl	80009b4 <__aeabi_dcmplt>
 8002a42:	b110      	cbz	r0, 8002a4a <_svfprintf_r+0x37a>
 8002a44:	232d      	movs	r3, #45	; 0x2d
 8002a46:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8002a4a:	4b3e      	ldr	r3, [pc, #248]	; (8002b44 <_svfprintf_r+0x474>)
 8002a4c:	4a3e      	ldr	r2, [pc, #248]	; (8002b48 <_svfprintf_r+0x478>)
 8002a4e:	9906      	ldr	r1, [sp, #24]
 8002a50:	f04f 0b03 	mov.w	fp, #3
 8002a54:	2947      	cmp	r1, #71	; 0x47
 8002a56:	bfcc      	ite	gt
 8002a58:	4690      	movgt	r8, r2
 8002a5a:	4698      	movle	r8, r3
 8002a5c:	2600      	movs	r6, #0
 8002a5e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8002a62:	4637      	mov	r7, r6
 8002a64:	e0c9      	b.n	8002bfa <_svfprintf_r+0x52a>
 8002a66:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 8002a6a:	d026      	beq.n	8002aba <_svfprintf_r+0x3ea>
 8002a6c:	9b06      	ldr	r3, [sp, #24]
 8002a6e:	f023 0320 	bic.w	r3, r3, #32
 8002a72:	2b47      	cmp	r3, #71	; 0x47
 8002a74:	d104      	bne.n	8002a80 <_svfprintf_r+0x3b0>
 8002a76:	f1bb 0f00 	cmp.w	fp, #0
 8002a7a:	bf08      	it	eq
 8002a7c:	f04f 0b01 	moveq.w	fp, #1
 8002a80:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8002a84:	9317      	str	r3, [sp, #92]	; 0x5c
 8002a86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002a88:	1e1f      	subs	r7, r3, #0
 8002a8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002a8c:	bfa8      	it	ge
 8002a8e:	9710      	strge	r7, [sp, #64]	; 0x40
 8002a90:	930f      	str	r3, [sp, #60]	; 0x3c
 8002a92:	bfbd      	ittte	lt
 8002a94:	463b      	movlt	r3, r7
 8002a96:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002a9a:	9310      	strlt	r3, [sp, #64]	; 0x40
 8002a9c:	2300      	movge	r3, #0
 8002a9e:	bfb8      	it	lt
 8002aa0:	232d      	movlt	r3, #45	; 0x2d
 8002aa2:	9316      	str	r3, [sp, #88]	; 0x58
 8002aa4:	9b06      	ldr	r3, [sp, #24]
 8002aa6:	f023 0720 	bic.w	r7, r3, #32
 8002aaa:	2f46      	cmp	r7, #70	; 0x46
 8002aac:	d008      	beq.n	8002ac0 <_svfprintf_r+0x3f0>
 8002aae:	2f45      	cmp	r7, #69	; 0x45
 8002ab0:	d142      	bne.n	8002b38 <_svfprintf_r+0x468>
 8002ab2:	f10b 0601 	add.w	r6, fp, #1
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e004      	b.n	8002ac4 <_svfprintf_r+0x3f4>
 8002aba:	f04f 0b06 	mov.w	fp, #6
 8002abe:	e7df      	b.n	8002a80 <_svfprintf_r+0x3b0>
 8002ac0:	465e      	mov	r6, fp
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ac6:	9204      	str	r2, [sp, #16]
 8002ac8:	aa1c      	add	r2, sp, #112	; 0x70
 8002aca:	9203      	str	r2, [sp, #12]
 8002acc:	aa1b      	add	r2, sp, #108	; 0x6c
 8002ace:	9202      	str	r2, [sp, #8]
 8002ad0:	e88d 0048 	stmia.w	sp, {r3, r6}
 8002ad4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002ad6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002ad8:	4650      	mov	r0, sl
 8002ada:	f000 fe55 	bl	8003788 <_dtoa_r>
 8002ade:	2f47      	cmp	r7, #71	; 0x47
 8002ae0:	4680      	mov	r8, r0
 8002ae2:	d102      	bne.n	8002aea <_svfprintf_r+0x41a>
 8002ae4:	07e8      	lsls	r0, r5, #31
 8002ae6:	f140 8585 	bpl.w	80035f4 <_svfprintf_r+0xf24>
 8002aea:	eb08 0306 	add.w	r3, r8, r6
 8002aee:	2f46      	cmp	r7, #70	; 0x46
 8002af0:	9307      	str	r3, [sp, #28]
 8002af2:	d111      	bne.n	8002b18 <_svfprintf_r+0x448>
 8002af4:	f898 3000 	ldrb.w	r3, [r8]
 8002af8:	2b30      	cmp	r3, #48	; 0x30
 8002afa:	d109      	bne.n	8002b10 <_svfprintf_r+0x440>
 8002afc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002afe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002b00:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002b02:	9910      	ldr	r1, [sp, #64]	; 0x40
 8002b04:	f7fd ff4c 	bl	80009a0 <__aeabi_dcmpeq>
 8002b08:	b910      	cbnz	r0, 8002b10 <_svfprintf_r+0x440>
 8002b0a:	f1c6 0601 	rsb	r6, r6, #1
 8002b0e:	961b      	str	r6, [sp, #108]	; 0x6c
 8002b10:	9a07      	ldr	r2, [sp, #28]
 8002b12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002b14:	441a      	add	r2, r3
 8002b16:	9207      	str	r2, [sp, #28]
 8002b18:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002b1a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002b1c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002b1e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8002b20:	f7fd ff3e 	bl	80009a0 <__aeabi_dcmpeq>
 8002b24:	b990      	cbnz	r0, 8002b4c <_svfprintf_r+0x47c>
 8002b26:	2230      	movs	r2, #48	; 0x30
 8002b28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002b2a:	9907      	ldr	r1, [sp, #28]
 8002b2c:	4299      	cmp	r1, r3
 8002b2e:	d90f      	bls.n	8002b50 <_svfprintf_r+0x480>
 8002b30:	1c59      	adds	r1, r3, #1
 8002b32:	911f      	str	r1, [sp, #124]	; 0x7c
 8002b34:	701a      	strb	r2, [r3, #0]
 8002b36:	e7f7      	b.n	8002b28 <_svfprintf_r+0x458>
 8002b38:	465e      	mov	r6, fp
 8002b3a:	e7bc      	b.n	8002ab6 <_svfprintf_r+0x3e6>
 8002b3c:	08005584 	.word	0x08005584
 8002b40:	7fefffff 	.word	0x7fefffff
 8002b44:	08005574 	.word	0x08005574
 8002b48:	08005578 	.word	0x08005578
 8002b4c:	9b07      	ldr	r3, [sp, #28]
 8002b4e:	931f      	str	r3, [sp, #124]	; 0x7c
 8002b50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002b52:	2f47      	cmp	r7, #71	; 0x47
 8002b54:	eba3 0308 	sub.w	r3, r3, r8
 8002b58:	9307      	str	r3, [sp, #28]
 8002b5a:	f040 8100 	bne.w	8002d5e <_svfprintf_r+0x68e>
 8002b5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002b60:	1cd9      	adds	r1, r3, #3
 8002b62:	db02      	blt.n	8002b6a <_svfprintf_r+0x49a>
 8002b64:	459b      	cmp	fp, r3
 8002b66:	f280 8126 	bge.w	8002db6 <_svfprintf_r+0x6e6>
 8002b6a:	9b06      	ldr	r3, [sp, #24]
 8002b6c:	3b02      	subs	r3, #2
 8002b6e:	9306      	str	r3, [sp, #24]
 8002b70:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8002b72:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8002b76:	1e53      	subs	r3, r2, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bfa8      	it	ge
 8002b7c:	222b      	movge	r2, #43	; 0x2b
 8002b7e:	931b      	str	r3, [sp, #108]	; 0x6c
 8002b80:	bfbc      	itt	lt
 8002b82:	f1c2 0301 	rsblt	r3, r2, #1
 8002b86:	222d      	movlt	r2, #45	; 0x2d
 8002b88:	2b09      	cmp	r3, #9
 8002b8a:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8002b8e:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8002b92:	f340 8100 	ble.w	8002d96 <_svfprintf_r+0x6c6>
 8002b96:	260a      	movs	r6, #10
 8002b98:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8002b9c:	fb93 f0f6 	sdiv	r0, r3, r6
 8002ba0:	fb06 3310 	mls	r3, r6, r0, r3
 8002ba4:	2809      	cmp	r0, #9
 8002ba6:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8002baa:	f802 3c01 	strb.w	r3, [r2, #-1]
 8002bae:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	f300 80e8 	bgt.w	8002d88 <_svfprintf_r+0x6b8>
 8002bb8:	3330      	adds	r3, #48	; 0x30
 8002bba:	f801 3c01 	strb.w	r3, [r1, #-1]
 8002bbe:	3a02      	subs	r2, #2
 8002bc0:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8002bc4:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8002bc8:	4282      	cmp	r2, r0
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f0c0 80de 	bcc.w	8002d8c <_svfprintf_r+0x6bc>
 8002bd0:	9a07      	ldr	r2, [sp, #28]
 8002bd2:	ab1d      	add	r3, sp, #116	; 0x74
 8002bd4:	1acb      	subs	r3, r1, r3
 8002bd6:	2a01      	cmp	r2, #1
 8002bd8:	9314      	str	r3, [sp, #80]	; 0x50
 8002bda:	eb03 0b02 	add.w	fp, r3, r2
 8002bde:	dc02      	bgt.n	8002be6 <_svfprintf_r+0x516>
 8002be0:	f015 0701 	ands.w	r7, r5, #1
 8002be4:	d002      	beq.n	8002bec <_svfprintf_r+0x51c>
 8002be6:	2700      	movs	r7, #0
 8002be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002bea:	449b      	add	fp, r3
 8002bec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002bee:	b113      	cbz	r3, 8002bf6 <_svfprintf_r+0x526>
 8002bf0:	232d      	movs	r3, #45	; 0x2d
 8002bf2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8002bf6:	2600      	movs	r6, #0
 8002bf8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8002bfa:	455e      	cmp	r6, fp
 8002bfc:	4633      	mov	r3, r6
 8002bfe:	bfb8      	it	lt
 8002c00:	465b      	movlt	r3, fp
 8002c02:	930f      	str	r3, [sp, #60]	; 0x3c
 8002c04:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8002c08:	b113      	cbz	r3, 8002c10 <_svfprintf_r+0x540>
 8002c0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8002c10:	f015 0302 	ands.w	r3, r5, #2
 8002c14:	9316      	str	r3, [sp, #88]	; 0x58
 8002c16:	bf1e      	ittt	ne
 8002c18:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8002c1a:	3302      	addne	r3, #2
 8002c1c:	930f      	strne	r3, [sp, #60]	; 0x3c
 8002c1e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002c22:	9317      	str	r3, [sp, #92]	; 0x5c
 8002c24:	d118      	bne.n	8002c58 <_svfprintf_r+0x588>
 8002c26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002c2a:	1a9b      	subs	r3, r3, r2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	9310      	str	r3, [sp, #64]	; 0x40
 8002c30:	dd12      	ble.n	8002c58 <_svfprintf_r+0x588>
 8002c32:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002c34:	2b10      	cmp	r3, #16
 8002c36:	4bab      	ldr	r3, [pc, #684]	; (8002ee4 <_svfprintf_r+0x814>)
 8002c38:	6023      	str	r3, [r4, #0]
 8002c3a:	f300 81d9 	bgt.w	8002ff0 <_svfprintf_r+0x920>
 8002c3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002c40:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002c42:	6063      	str	r3, [r4, #4]
 8002c44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c46:	4413      	add	r3, r2
 8002c48:	9323      	str	r3, [sp, #140]	; 0x8c
 8002c4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	2b07      	cmp	r3, #7
 8002c50:	9322      	str	r3, [sp, #136]	; 0x88
 8002c52:	f300 81e6 	bgt.w	8003022 <_svfprintf_r+0x952>
 8002c56:	3408      	adds	r4, #8
 8002c58:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8002c5c:	b173      	cbz	r3, 8002c7c <_svfprintf_r+0x5ac>
 8002c5e:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8002c62:	6023      	str	r3, [r4, #0]
 8002c64:	2301      	movs	r3, #1
 8002c66:	6063      	str	r3, [r4, #4]
 8002c68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	9323      	str	r3, [sp, #140]	; 0x8c
 8002c6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c70:	3301      	adds	r3, #1
 8002c72:	2b07      	cmp	r3, #7
 8002c74:	9322      	str	r3, [sp, #136]	; 0x88
 8002c76:	f300 81de 	bgt.w	8003036 <_svfprintf_r+0x966>
 8002c7a:	3408      	adds	r4, #8
 8002c7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002c7e:	b16b      	cbz	r3, 8002c9c <_svfprintf_r+0x5cc>
 8002c80:	ab1a      	add	r3, sp, #104	; 0x68
 8002c82:	6023      	str	r3, [r4, #0]
 8002c84:	2302      	movs	r3, #2
 8002c86:	6063      	str	r3, [r4, #4]
 8002c88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002c8a:	3302      	adds	r3, #2
 8002c8c:	9323      	str	r3, [sp, #140]	; 0x8c
 8002c8e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c90:	3301      	adds	r3, #1
 8002c92:	2b07      	cmp	r3, #7
 8002c94:	9322      	str	r3, [sp, #136]	; 0x88
 8002c96:	f300 81d8 	bgt.w	800304a <_svfprintf_r+0x97a>
 8002c9a:	3408      	adds	r4, #8
 8002c9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002c9e:	2b80      	cmp	r3, #128	; 0x80
 8002ca0:	d118      	bne.n	8002cd4 <_svfprintf_r+0x604>
 8002ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002ca4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002ca6:	1a9b      	subs	r3, r3, r2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	9310      	str	r3, [sp, #64]	; 0x40
 8002cac:	dd12      	ble.n	8002cd4 <_svfprintf_r+0x604>
 8002cae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002cb0:	2b10      	cmp	r3, #16
 8002cb2:	4b8d      	ldr	r3, [pc, #564]	; (8002ee8 <_svfprintf_r+0x818>)
 8002cb4:	6023      	str	r3, [r4, #0]
 8002cb6:	f300 81d2 	bgt.w	800305e <_svfprintf_r+0x98e>
 8002cba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002cbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002cbe:	6063      	str	r3, [r4, #4]
 8002cc0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002cc2:	4413      	add	r3, r2
 8002cc4:	9323      	str	r3, [sp, #140]	; 0x8c
 8002cc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002cc8:	3301      	adds	r3, #1
 8002cca:	2b07      	cmp	r3, #7
 8002ccc:	9322      	str	r3, [sp, #136]	; 0x88
 8002cce:	f300 81df 	bgt.w	8003090 <_svfprintf_r+0x9c0>
 8002cd2:	3408      	adds	r4, #8
 8002cd4:	eba6 060b 	sub.w	r6, r6, fp
 8002cd8:	2e00      	cmp	r6, #0
 8002cda:	dd0f      	ble.n	8002cfc <_svfprintf_r+0x62c>
 8002cdc:	4b82      	ldr	r3, [pc, #520]	; (8002ee8 <_svfprintf_r+0x818>)
 8002cde:	2e10      	cmp	r6, #16
 8002ce0:	6023      	str	r3, [r4, #0]
 8002ce2:	f300 81df 	bgt.w	80030a4 <_svfprintf_r+0x9d4>
 8002ce6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ce8:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8002cea:	3301      	adds	r3, #1
 8002cec:	6066      	str	r6, [r4, #4]
 8002cee:	2b07      	cmp	r3, #7
 8002cf0:	4406      	add	r6, r0
 8002cf2:	9623      	str	r6, [sp, #140]	; 0x8c
 8002cf4:	9322      	str	r3, [sp, #136]	; 0x88
 8002cf6:	f300 81ec 	bgt.w	80030d2 <_svfprintf_r+0xa02>
 8002cfa:	3408      	adds	r4, #8
 8002cfc:	05eb      	lsls	r3, r5, #23
 8002cfe:	f100 81f2 	bmi.w	80030e6 <_svfprintf_r+0xa16>
 8002d02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002d04:	e884 0900 	stmia.w	r4, {r8, fp}
 8002d08:	445b      	add	r3, fp
 8002d0a:	9323      	str	r3, [sp, #140]	; 0x8c
 8002d0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002d0e:	3301      	adds	r3, #1
 8002d10:	2b07      	cmp	r3, #7
 8002d12:	9322      	str	r3, [sp, #136]	; 0x88
 8002d14:	f340 8419 	ble.w	800354a <_svfprintf_r+0xe7a>
 8002d18:	aa21      	add	r2, sp, #132	; 0x84
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	4650      	mov	r0, sl
 8002d1e:	f002 f831 	bl	8004d84 <__ssprint_r>
 8002d22:	2800      	cmp	r0, #0
 8002d24:	f040 8431 	bne.w	800358a <_svfprintf_r+0xeba>
 8002d28:	ac2e      	add	r4, sp, #184	; 0xb8
 8002d2a:	076b      	lsls	r3, r5, #29
 8002d2c:	f100 8410 	bmi.w	8003550 <_svfprintf_r+0xe80>
 8002d30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002d32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d34:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002d36:	428a      	cmp	r2, r1
 8002d38:	bfac      	ite	ge
 8002d3a:	189b      	addge	r3, r3, r2
 8002d3c:	185b      	addlt	r3, r3, r1
 8002d3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002d40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002d42:	b13b      	cbz	r3, 8002d54 <_svfprintf_r+0x684>
 8002d44:	aa21      	add	r2, sp, #132	; 0x84
 8002d46:	4649      	mov	r1, r9
 8002d48:	4650      	mov	r0, sl
 8002d4a:	f002 f81b 	bl	8004d84 <__ssprint_r>
 8002d4e:	2800      	cmp	r0, #0
 8002d50:	f040 841b 	bne.w	800358a <_svfprintf_r+0xeba>
 8002d54:	2300      	movs	r3, #0
 8002d56:	9f08      	ldr	r7, [sp, #32]
 8002d58:	9322      	str	r3, [sp, #136]	; 0x88
 8002d5a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002d5c:	e4f2      	b.n	8002744 <_svfprintf_r+0x74>
 8002d5e:	9b06      	ldr	r3, [sp, #24]
 8002d60:	2b65      	cmp	r3, #101	; 0x65
 8002d62:	f77f af05 	ble.w	8002b70 <_svfprintf_r+0x4a0>
 8002d66:	9b06      	ldr	r3, [sp, #24]
 8002d68:	2b66      	cmp	r3, #102	; 0x66
 8002d6a:	d124      	bne.n	8002db6 <_svfprintf_r+0x6e6>
 8002d6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	dd19      	ble.n	8002da6 <_svfprintf_r+0x6d6>
 8002d72:	f1bb 0f00 	cmp.w	fp, #0
 8002d76:	d101      	bne.n	8002d7c <_svfprintf_r+0x6ac>
 8002d78:	07ea      	lsls	r2, r5, #31
 8002d7a:	d502      	bpl.n	8002d82 <_svfprintf_r+0x6b2>
 8002d7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d7e:	4413      	add	r3, r2
 8002d80:	445b      	add	r3, fp
 8002d82:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8002d84:	469b      	mov	fp, r3
 8002d86:	e731      	b.n	8002bec <_svfprintf_r+0x51c>
 8002d88:	460a      	mov	r2, r1
 8002d8a:	e707      	b.n	8002b9c <_svfprintf_r+0x4cc>
 8002d8c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002d90:	f803 1b01 	strb.w	r1, [r3], #1
 8002d94:	e718      	b.n	8002bc8 <_svfprintf_r+0x4f8>
 8002d96:	2230      	movs	r2, #48	; 0x30
 8002d98:	4413      	add	r3, r2
 8002d9a:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8002d9e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8002da2:	a91e      	add	r1, sp, #120	; 0x78
 8002da4:	e714      	b.n	8002bd0 <_svfprintf_r+0x500>
 8002da6:	f1bb 0f00 	cmp.w	fp, #0
 8002daa:	d101      	bne.n	8002db0 <_svfprintf_r+0x6e0>
 8002dac:	07eb      	lsls	r3, r5, #31
 8002dae:	d515      	bpl.n	8002ddc <_svfprintf_r+0x70c>
 8002db0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002db2:	3301      	adds	r3, #1
 8002db4:	e7e4      	b.n	8002d80 <_svfprintf_r+0x6b0>
 8002db6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8002db8:	9b07      	ldr	r3, [sp, #28]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	db06      	blt.n	8002dcc <_svfprintf_r+0x6fc>
 8002dbe:	07ef      	lsls	r7, r5, #31
 8002dc0:	d50e      	bpl.n	8002de0 <_svfprintf_r+0x710>
 8002dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002dc4:	4413      	add	r3, r2
 8002dc6:	2267      	movs	r2, #103	; 0x67
 8002dc8:	9206      	str	r2, [sp, #24]
 8002dca:	e7da      	b.n	8002d82 <_svfprintf_r+0x6b2>
 8002dcc:	9b07      	ldr	r3, [sp, #28]
 8002dce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002dd0:	2a00      	cmp	r2, #0
 8002dd2:	440b      	add	r3, r1
 8002dd4:	dcf7      	bgt.n	8002dc6 <_svfprintf_r+0x6f6>
 8002dd6:	f1c2 0201 	rsb	r2, r2, #1
 8002dda:	e7f3      	b.n	8002dc4 <_svfprintf_r+0x6f4>
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e7d0      	b.n	8002d82 <_svfprintf_r+0x6b2>
 8002de0:	4613      	mov	r3, r2
 8002de2:	e7f0      	b.n	8002dc6 <_svfprintf_r+0x6f6>
 8002de4:	b10b      	cbz	r3, 8002dea <_svfprintf_r+0x71a>
 8002de6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002dea:	f015 0f20 	tst.w	r5, #32
 8002dee:	f107 0304 	add.w	r3, r7, #4
 8002df2:	d008      	beq.n	8002e06 <_svfprintf_r+0x736>
 8002df4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	17ce      	asrs	r6, r1, #31
 8002dfa:	4608      	mov	r0, r1
 8002dfc:	4631      	mov	r1, r6
 8002dfe:	e9c2 0100 	strd	r0, r1, [r2]
 8002e02:	461f      	mov	r7, r3
 8002e04:	e49e      	b.n	8002744 <_svfprintf_r+0x74>
 8002e06:	06ee      	lsls	r6, r5, #27
 8002e08:	d503      	bpl.n	8002e12 <_svfprintf_r+0x742>
 8002e0a:	683a      	ldr	r2, [r7, #0]
 8002e0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002e0e:	6011      	str	r1, [r2, #0]
 8002e10:	e7f7      	b.n	8002e02 <_svfprintf_r+0x732>
 8002e12:	0668      	lsls	r0, r5, #25
 8002e14:	d5f9      	bpl.n	8002e0a <_svfprintf_r+0x73a>
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8002e1c:	8011      	strh	r1, [r2, #0]
 8002e1e:	e7f0      	b.n	8002e02 <_svfprintf_r+0x732>
 8002e20:	f045 0510 	orr.w	r5, r5, #16
 8002e24:	f015 0320 	ands.w	r3, r5, #32
 8002e28:	d022      	beq.n	8002e70 <_svfprintf_r+0x7a0>
 8002e2a:	3707      	adds	r7, #7
 8002e2c:	f027 0707 	bic.w	r7, r7, #7
 8002e30:	f107 0308 	add.w	r3, r7, #8
 8002e34:	9308      	str	r3, [sp, #32]
 8002e36:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002e42:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 8002e46:	f000 83db 	beq.w	8003600 <_svfprintf_r+0xf30>
 8002e4a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8002e4e:	920f      	str	r2, [sp, #60]	; 0x3c
 8002e50:	ea56 0207 	orrs.w	r2, r6, r7
 8002e54:	f040 83d9 	bne.w	800360a <_svfprintf_r+0xf3a>
 8002e58:	f1bb 0f00 	cmp.w	fp, #0
 8002e5c:	f000 80aa 	beq.w	8002fb4 <_svfprintf_r+0x8e4>
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d076      	beq.n	8002f52 <_svfprintf_r+0x882>
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	f000 8091 	beq.w	8002f8c <_svfprintf_r+0x8bc>
 8002e6a:	2600      	movs	r6, #0
 8002e6c:	2700      	movs	r7, #0
 8002e6e:	e3d2      	b.n	8003616 <_svfprintf_r+0xf46>
 8002e70:	1d3a      	adds	r2, r7, #4
 8002e72:	f015 0110 	ands.w	r1, r5, #16
 8002e76:	9208      	str	r2, [sp, #32]
 8002e78:	d002      	beq.n	8002e80 <_svfprintf_r+0x7b0>
 8002e7a:	683e      	ldr	r6, [r7, #0]
 8002e7c:	2700      	movs	r7, #0
 8002e7e:	e7dd      	b.n	8002e3c <_svfprintf_r+0x76c>
 8002e80:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8002e84:	d0f9      	beq.n	8002e7a <_svfprintf_r+0x7aa>
 8002e86:	883e      	ldrh	r6, [r7, #0]
 8002e88:	2700      	movs	r7, #0
 8002e8a:	e7d6      	b.n	8002e3a <_svfprintf_r+0x76a>
 8002e8c:	1d3b      	adds	r3, r7, #4
 8002e8e:	9308      	str	r3, [sp, #32]
 8002e90:	2330      	movs	r3, #48	; 0x30
 8002e92:	2278      	movs	r2, #120	; 0x78
 8002e94:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8002e98:	4b14      	ldr	r3, [pc, #80]	; (8002eec <_svfprintf_r+0x81c>)
 8002e9a:	683e      	ldr	r6, [r7, #0]
 8002e9c:	9315      	str	r3, [sp, #84]	; 0x54
 8002e9e:	2700      	movs	r7, #0
 8002ea0:	f045 0502 	orr.w	r5, r5, #2
 8002ea4:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	9206      	str	r2, [sp, #24]
 8002eac:	e7c6      	b.n	8002e3c <_svfprintf_r+0x76c>
 8002eae:	2600      	movs	r6, #0
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 8002eb6:	9308      	str	r3, [sp, #32]
 8002eb8:	f8d7 8000 	ldr.w	r8, [r7]
 8002ebc:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8002ec0:	d00a      	beq.n	8002ed8 <_svfprintf_r+0x808>
 8002ec2:	465a      	mov	r2, fp
 8002ec4:	4631      	mov	r1, r6
 8002ec6:	4640      	mov	r0, r8
 8002ec8:	f001 fc54 	bl	8004774 <memchr>
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	f000 808d 	beq.w	8002fec <_svfprintf_r+0x91c>
 8002ed2:	eba0 0b08 	sub.w	fp, r0, r8
 8002ed6:	e5c4      	b.n	8002a62 <_svfprintf_r+0x392>
 8002ed8:	4640      	mov	r0, r8
 8002eda:	f7fd f939 	bl	8000150 <strlen>
 8002ede:	4683      	mov	fp, r0
 8002ee0:	e5bf      	b.n	8002a62 <_svfprintf_r+0x392>
 8002ee2:	bf00      	nop
 8002ee4:	080055a8 	.word	0x080055a8
 8002ee8:	080055b8 	.word	0x080055b8
 8002eec:	08005595 	.word	0x08005595
 8002ef0:	f045 0510 	orr.w	r5, r5, #16
 8002ef4:	06a9      	lsls	r1, r5, #26
 8002ef6:	d509      	bpl.n	8002f0c <_svfprintf_r+0x83c>
 8002ef8:	3707      	adds	r7, #7
 8002efa:	f027 0707 	bic.w	r7, r7, #7
 8002efe:	f107 0308 	add.w	r3, r7, #8
 8002f02:	9308      	str	r3, [sp, #32]
 8002f04:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e797      	b.n	8002e3c <_svfprintf_r+0x76c>
 8002f0c:	1d3b      	adds	r3, r7, #4
 8002f0e:	f015 0f10 	tst.w	r5, #16
 8002f12:	9308      	str	r3, [sp, #32]
 8002f14:	d001      	beq.n	8002f1a <_svfprintf_r+0x84a>
 8002f16:	683e      	ldr	r6, [r7, #0]
 8002f18:	e002      	b.n	8002f20 <_svfprintf_r+0x850>
 8002f1a:	066a      	lsls	r2, r5, #25
 8002f1c:	d5fb      	bpl.n	8002f16 <_svfprintf_r+0x846>
 8002f1e:	883e      	ldrh	r6, [r7, #0]
 8002f20:	2700      	movs	r7, #0
 8002f22:	e7f1      	b.n	8002f08 <_svfprintf_r+0x838>
 8002f24:	b10b      	cbz	r3, 8002f2a <_svfprintf_r+0x85a>
 8002f26:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002f2a:	4ba3      	ldr	r3, [pc, #652]	; (80031b8 <_svfprintf_r+0xae8>)
 8002f2c:	e4c5      	b.n	80028ba <_svfprintf_r+0x1ea>
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	f015 0f10 	tst.w	r5, #16
 8002f34:	9308      	str	r3, [sp, #32]
 8002f36:	d001      	beq.n	8002f3c <_svfprintf_r+0x86c>
 8002f38:	683e      	ldr	r6, [r7, #0]
 8002f3a:	e002      	b.n	8002f42 <_svfprintf_r+0x872>
 8002f3c:	066e      	lsls	r6, r5, #25
 8002f3e:	d5fb      	bpl.n	8002f38 <_svfprintf_r+0x868>
 8002f40:	883e      	ldrh	r6, [r7, #0]
 8002f42:	2700      	movs	r7, #0
 8002f44:	e4c5      	b.n	80028d2 <_svfprintf_r+0x202>
 8002f46:	4643      	mov	r3, r8
 8002f48:	e366      	b.n	8003618 <_svfprintf_r+0xf48>
 8002f4a:	2f00      	cmp	r7, #0
 8002f4c:	bf08      	it	eq
 8002f4e:	2e0a      	cmpeq	r6, #10
 8002f50:	d205      	bcs.n	8002f5e <_svfprintf_r+0x88e>
 8002f52:	3630      	adds	r6, #48	; 0x30
 8002f54:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8002f58:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002f5c:	e377      	b.n	800364e <_svfprintf_r+0xf7e>
 8002f5e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8002f62:	4630      	mov	r0, r6
 8002f64:	4639      	mov	r1, r7
 8002f66:	220a      	movs	r2, #10
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f7fd fd89 	bl	8000a80 <__aeabi_uldivmod>
 8002f6e:	3230      	adds	r2, #48	; 0x30
 8002f70:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8002f74:	2300      	movs	r3, #0
 8002f76:	4630      	mov	r0, r6
 8002f78:	4639      	mov	r1, r7
 8002f7a:	220a      	movs	r2, #10
 8002f7c:	f7fd fd80 	bl	8000a80 <__aeabi_uldivmod>
 8002f80:	4606      	mov	r6, r0
 8002f82:	460f      	mov	r7, r1
 8002f84:	ea56 0307 	orrs.w	r3, r6, r7
 8002f88:	d1eb      	bne.n	8002f62 <_svfprintf_r+0x892>
 8002f8a:	e360      	b.n	800364e <_svfprintf_r+0xf7e>
 8002f8c:	2600      	movs	r6, #0
 8002f8e:	2700      	movs	r7, #0
 8002f90:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8002f94:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002f96:	f006 030f 	and.w	r3, r6, #15
 8002f9a:	5cd3      	ldrb	r3, [r2, r3]
 8002f9c:	093a      	lsrs	r2, r7, #4
 8002f9e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002fa2:	0933      	lsrs	r3, r6, #4
 8002fa4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8002fa8:	461e      	mov	r6, r3
 8002faa:	4617      	mov	r7, r2
 8002fac:	ea56 0307 	orrs.w	r3, r6, r7
 8002fb0:	d1f0      	bne.n	8002f94 <_svfprintf_r+0x8c4>
 8002fb2:	e34c      	b.n	800364e <_svfprintf_r+0xf7e>
 8002fb4:	b93b      	cbnz	r3, 8002fc6 <_svfprintf_r+0x8f6>
 8002fb6:	07ea      	lsls	r2, r5, #31
 8002fb8:	d505      	bpl.n	8002fc6 <_svfprintf_r+0x8f6>
 8002fba:	2330      	movs	r3, #48	; 0x30
 8002fbc:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8002fc0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8002fc4:	e343      	b.n	800364e <_svfprintf_r+0xf7e>
 8002fc6:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8002fca:	e340      	b.n	800364e <_svfprintf_r+0xf7e>
 8002fcc:	b10b      	cbz	r3, 8002fd2 <_svfprintf_r+0x902>
 8002fce:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8002fd2:	9b06      	ldr	r3, [sp, #24]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 82f7 	beq.w	80035c8 <_svfprintf_r+0xef8>
 8002fda:	2600      	movs	r6, #0
 8002fdc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8002fe0:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8002fe4:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8002fe8:	9708      	str	r7, [sp, #32]
 8002fea:	e4e3      	b.n	80029b4 <_svfprintf_r+0x2e4>
 8002fec:	4606      	mov	r6, r0
 8002fee:	e538      	b.n	8002a62 <_svfprintf_r+0x392>
 8002ff0:	2310      	movs	r3, #16
 8002ff2:	6063      	str	r3, [r4, #4]
 8002ff4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002ff6:	3310      	adds	r3, #16
 8002ff8:	9323      	str	r3, [sp, #140]	; 0x8c
 8002ffa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	2b07      	cmp	r3, #7
 8003000:	9322      	str	r3, [sp, #136]	; 0x88
 8003002:	dc04      	bgt.n	800300e <_svfprintf_r+0x93e>
 8003004:	3408      	adds	r4, #8
 8003006:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003008:	3b10      	subs	r3, #16
 800300a:	9310      	str	r3, [sp, #64]	; 0x40
 800300c:	e611      	b.n	8002c32 <_svfprintf_r+0x562>
 800300e:	aa21      	add	r2, sp, #132	; 0x84
 8003010:	4649      	mov	r1, r9
 8003012:	4650      	mov	r0, sl
 8003014:	f001 feb6 	bl	8004d84 <__ssprint_r>
 8003018:	2800      	cmp	r0, #0
 800301a:	f040 82b6 	bne.w	800358a <_svfprintf_r+0xeba>
 800301e:	ac2e      	add	r4, sp, #184	; 0xb8
 8003020:	e7f1      	b.n	8003006 <_svfprintf_r+0x936>
 8003022:	aa21      	add	r2, sp, #132	; 0x84
 8003024:	4649      	mov	r1, r9
 8003026:	4650      	mov	r0, sl
 8003028:	f001 feac 	bl	8004d84 <__ssprint_r>
 800302c:	2800      	cmp	r0, #0
 800302e:	f040 82ac 	bne.w	800358a <_svfprintf_r+0xeba>
 8003032:	ac2e      	add	r4, sp, #184	; 0xb8
 8003034:	e610      	b.n	8002c58 <_svfprintf_r+0x588>
 8003036:	aa21      	add	r2, sp, #132	; 0x84
 8003038:	4649      	mov	r1, r9
 800303a:	4650      	mov	r0, sl
 800303c:	f001 fea2 	bl	8004d84 <__ssprint_r>
 8003040:	2800      	cmp	r0, #0
 8003042:	f040 82a2 	bne.w	800358a <_svfprintf_r+0xeba>
 8003046:	ac2e      	add	r4, sp, #184	; 0xb8
 8003048:	e618      	b.n	8002c7c <_svfprintf_r+0x5ac>
 800304a:	aa21      	add	r2, sp, #132	; 0x84
 800304c:	4649      	mov	r1, r9
 800304e:	4650      	mov	r0, sl
 8003050:	f001 fe98 	bl	8004d84 <__ssprint_r>
 8003054:	2800      	cmp	r0, #0
 8003056:	f040 8298 	bne.w	800358a <_svfprintf_r+0xeba>
 800305a:	ac2e      	add	r4, sp, #184	; 0xb8
 800305c:	e61e      	b.n	8002c9c <_svfprintf_r+0x5cc>
 800305e:	2310      	movs	r3, #16
 8003060:	6063      	str	r3, [r4, #4]
 8003062:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003064:	3310      	adds	r3, #16
 8003066:	9323      	str	r3, [sp, #140]	; 0x8c
 8003068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800306a:	3301      	adds	r3, #1
 800306c:	2b07      	cmp	r3, #7
 800306e:	9322      	str	r3, [sp, #136]	; 0x88
 8003070:	dc04      	bgt.n	800307c <_svfprintf_r+0x9ac>
 8003072:	3408      	adds	r4, #8
 8003074:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003076:	3b10      	subs	r3, #16
 8003078:	9310      	str	r3, [sp, #64]	; 0x40
 800307a:	e618      	b.n	8002cae <_svfprintf_r+0x5de>
 800307c:	aa21      	add	r2, sp, #132	; 0x84
 800307e:	4649      	mov	r1, r9
 8003080:	4650      	mov	r0, sl
 8003082:	f001 fe7f 	bl	8004d84 <__ssprint_r>
 8003086:	2800      	cmp	r0, #0
 8003088:	f040 827f 	bne.w	800358a <_svfprintf_r+0xeba>
 800308c:	ac2e      	add	r4, sp, #184	; 0xb8
 800308e:	e7f1      	b.n	8003074 <_svfprintf_r+0x9a4>
 8003090:	aa21      	add	r2, sp, #132	; 0x84
 8003092:	4649      	mov	r1, r9
 8003094:	4650      	mov	r0, sl
 8003096:	f001 fe75 	bl	8004d84 <__ssprint_r>
 800309a:	2800      	cmp	r0, #0
 800309c:	f040 8275 	bne.w	800358a <_svfprintf_r+0xeba>
 80030a0:	ac2e      	add	r4, sp, #184	; 0xb8
 80030a2:	e617      	b.n	8002cd4 <_svfprintf_r+0x604>
 80030a4:	2310      	movs	r3, #16
 80030a6:	6063      	str	r3, [r4, #4]
 80030a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80030aa:	3310      	adds	r3, #16
 80030ac:	9323      	str	r3, [sp, #140]	; 0x8c
 80030ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80030b0:	3301      	adds	r3, #1
 80030b2:	2b07      	cmp	r3, #7
 80030b4:	9322      	str	r3, [sp, #136]	; 0x88
 80030b6:	dc02      	bgt.n	80030be <_svfprintf_r+0x9ee>
 80030b8:	3408      	adds	r4, #8
 80030ba:	3e10      	subs	r6, #16
 80030bc:	e60e      	b.n	8002cdc <_svfprintf_r+0x60c>
 80030be:	aa21      	add	r2, sp, #132	; 0x84
 80030c0:	4649      	mov	r1, r9
 80030c2:	4650      	mov	r0, sl
 80030c4:	f001 fe5e 	bl	8004d84 <__ssprint_r>
 80030c8:	2800      	cmp	r0, #0
 80030ca:	f040 825e 	bne.w	800358a <_svfprintf_r+0xeba>
 80030ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80030d0:	e7f3      	b.n	80030ba <_svfprintf_r+0x9ea>
 80030d2:	aa21      	add	r2, sp, #132	; 0x84
 80030d4:	4649      	mov	r1, r9
 80030d6:	4650      	mov	r0, sl
 80030d8:	f001 fe54 	bl	8004d84 <__ssprint_r>
 80030dc:	2800      	cmp	r0, #0
 80030de:	f040 8254 	bne.w	800358a <_svfprintf_r+0xeba>
 80030e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80030e4:	e60a      	b.n	8002cfc <_svfprintf_r+0x62c>
 80030e6:	9b06      	ldr	r3, [sp, #24]
 80030e8:	2b65      	cmp	r3, #101	; 0x65
 80030ea:	f340 81a9 	ble.w	8003440 <_svfprintf_r+0xd70>
 80030ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80030f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80030f2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80030f4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80030f6:	f7fd fc53 	bl	80009a0 <__aeabi_dcmpeq>
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d062      	beq.n	80031c4 <_svfprintf_r+0xaf4>
 80030fe:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <_svfprintf_r+0xaec>)
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	2301      	movs	r3, #1
 8003104:	6063      	str	r3, [r4, #4]
 8003106:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003108:	3301      	adds	r3, #1
 800310a:	9323      	str	r3, [sp, #140]	; 0x8c
 800310c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800310e:	3301      	adds	r3, #1
 8003110:	2b07      	cmp	r3, #7
 8003112:	9322      	str	r3, [sp, #136]	; 0x88
 8003114:	dc25      	bgt.n	8003162 <_svfprintf_r+0xa92>
 8003116:	3408      	adds	r4, #8
 8003118:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800311a:	9a07      	ldr	r2, [sp, #28]
 800311c:	4293      	cmp	r3, r2
 800311e:	db02      	blt.n	8003126 <_svfprintf_r+0xa56>
 8003120:	07ee      	lsls	r6, r5, #31
 8003122:	f57f ae02 	bpl.w	8002d2a <_svfprintf_r+0x65a>
 8003126:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800312a:	6023      	str	r3, [r4, #0]
 800312c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800312e:	6063      	str	r3, [r4, #4]
 8003130:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003132:	4413      	add	r3, r2
 8003134:	9323      	str	r3, [sp, #140]	; 0x8c
 8003136:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003138:	3301      	adds	r3, #1
 800313a:	2b07      	cmp	r3, #7
 800313c:	9322      	str	r3, [sp, #136]	; 0x88
 800313e:	dc1a      	bgt.n	8003176 <_svfprintf_r+0xaa6>
 8003140:	3408      	adds	r4, #8
 8003142:	9b07      	ldr	r3, [sp, #28]
 8003144:	1e5e      	subs	r6, r3, #1
 8003146:	2e00      	cmp	r6, #0
 8003148:	f77f adef 	ble.w	8002d2a <_svfprintf_r+0x65a>
 800314c:	f04f 0810 	mov.w	r8, #16
 8003150:	4f1b      	ldr	r7, [pc, #108]	; (80031c0 <_svfprintf_r+0xaf0>)
 8003152:	2e10      	cmp	r6, #16
 8003154:	6027      	str	r7, [r4, #0]
 8003156:	dc18      	bgt.n	800318a <_svfprintf_r+0xaba>
 8003158:	6066      	str	r6, [r4, #4]
 800315a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800315c:	441e      	add	r6, r3
 800315e:	9623      	str	r6, [sp, #140]	; 0x8c
 8003160:	e5d4      	b.n	8002d0c <_svfprintf_r+0x63c>
 8003162:	aa21      	add	r2, sp, #132	; 0x84
 8003164:	4649      	mov	r1, r9
 8003166:	4650      	mov	r0, sl
 8003168:	f001 fe0c 	bl	8004d84 <__ssprint_r>
 800316c:	2800      	cmp	r0, #0
 800316e:	f040 820c 	bne.w	800358a <_svfprintf_r+0xeba>
 8003172:	ac2e      	add	r4, sp, #184	; 0xb8
 8003174:	e7d0      	b.n	8003118 <_svfprintf_r+0xa48>
 8003176:	aa21      	add	r2, sp, #132	; 0x84
 8003178:	4649      	mov	r1, r9
 800317a:	4650      	mov	r0, sl
 800317c:	f001 fe02 	bl	8004d84 <__ssprint_r>
 8003180:	2800      	cmp	r0, #0
 8003182:	f040 8202 	bne.w	800358a <_svfprintf_r+0xeba>
 8003186:	ac2e      	add	r4, sp, #184	; 0xb8
 8003188:	e7db      	b.n	8003142 <_svfprintf_r+0xa72>
 800318a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800318c:	f8c4 8004 	str.w	r8, [r4, #4]
 8003190:	3310      	adds	r3, #16
 8003192:	9323      	str	r3, [sp, #140]	; 0x8c
 8003194:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003196:	3301      	adds	r3, #1
 8003198:	2b07      	cmp	r3, #7
 800319a:	9322      	str	r3, [sp, #136]	; 0x88
 800319c:	dc02      	bgt.n	80031a4 <_svfprintf_r+0xad4>
 800319e:	3408      	adds	r4, #8
 80031a0:	3e10      	subs	r6, #16
 80031a2:	e7d6      	b.n	8003152 <_svfprintf_r+0xa82>
 80031a4:	aa21      	add	r2, sp, #132	; 0x84
 80031a6:	4649      	mov	r1, r9
 80031a8:	4650      	mov	r0, sl
 80031aa:	f001 fdeb 	bl	8004d84 <__ssprint_r>
 80031ae:	2800      	cmp	r0, #0
 80031b0:	f040 81eb 	bne.w	800358a <_svfprintf_r+0xeba>
 80031b4:	ac2e      	add	r4, sp, #184	; 0xb8
 80031b6:	e7f3      	b.n	80031a0 <_svfprintf_r+0xad0>
 80031b8:	08005595 	.word	0x08005595
 80031bc:	080055a6 	.word	0x080055a6
 80031c0:	080055b8 	.word	0x080055b8
 80031c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	dc7a      	bgt.n	80032c0 <_svfprintf_r+0xbf0>
 80031ca:	4b9b      	ldr	r3, [pc, #620]	; (8003438 <_svfprintf_r+0xd68>)
 80031cc:	6023      	str	r3, [r4, #0]
 80031ce:	2301      	movs	r3, #1
 80031d0:	6063      	str	r3, [r4, #4]
 80031d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80031d4:	3301      	adds	r3, #1
 80031d6:	9323      	str	r3, [sp, #140]	; 0x8c
 80031d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80031da:	3301      	adds	r3, #1
 80031dc:	2b07      	cmp	r3, #7
 80031de:	9322      	str	r3, [sp, #136]	; 0x88
 80031e0:	dc44      	bgt.n	800326c <_svfprintf_r+0xb9c>
 80031e2:	3408      	adds	r4, #8
 80031e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80031e6:	b923      	cbnz	r3, 80031f2 <_svfprintf_r+0xb22>
 80031e8:	9b07      	ldr	r3, [sp, #28]
 80031ea:	b913      	cbnz	r3, 80031f2 <_svfprintf_r+0xb22>
 80031ec:	07e8      	lsls	r0, r5, #31
 80031ee:	f57f ad9c 	bpl.w	8002d2a <_svfprintf_r+0x65a>
 80031f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80031f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80031f6:	6023      	str	r3, [r4, #0]
 80031f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031fa:	6063      	str	r3, [r4, #4]
 80031fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80031fe:	4413      	add	r3, r2
 8003200:	9323      	str	r3, [sp, #140]	; 0x8c
 8003202:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003204:	3301      	adds	r3, #1
 8003206:	2b07      	cmp	r3, #7
 8003208:	9322      	str	r3, [sp, #136]	; 0x88
 800320a:	dc39      	bgt.n	8003280 <_svfprintf_r+0xbb0>
 800320c:	f104 0308 	add.w	r3, r4, #8
 8003210:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8003212:	2e00      	cmp	r6, #0
 8003214:	da19      	bge.n	800324a <_svfprintf_r+0xb7a>
 8003216:	2410      	movs	r4, #16
 8003218:	4f88      	ldr	r7, [pc, #544]	; (800343c <_svfprintf_r+0xd6c>)
 800321a:	4276      	negs	r6, r6
 800321c:	2e10      	cmp	r6, #16
 800321e:	601f      	str	r7, [r3, #0]
 8003220:	dc38      	bgt.n	8003294 <_svfprintf_r+0xbc4>
 8003222:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8003224:	605e      	str	r6, [r3, #4]
 8003226:	4416      	add	r6, r2
 8003228:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800322a:	9623      	str	r6, [sp, #140]	; 0x8c
 800322c:	3201      	adds	r2, #1
 800322e:	2a07      	cmp	r2, #7
 8003230:	f103 0308 	add.w	r3, r3, #8
 8003234:	9222      	str	r2, [sp, #136]	; 0x88
 8003236:	dd08      	ble.n	800324a <_svfprintf_r+0xb7a>
 8003238:	aa21      	add	r2, sp, #132	; 0x84
 800323a:	4649      	mov	r1, r9
 800323c:	4650      	mov	r0, sl
 800323e:	f001 fda1 	bl	8004d84 <__ssprint_r>
 8003242:	2800      	cmp	r0, #0
 8003244:	f040 81a1 	bne.w	800358a <_svfprintf_r+0xeba>
 8003248:	ab2e      	add	r3, sp, #184	; 0xb8
 800324a:	9a07      	ldr	r2, [sp, #28]
 800324c:	9907      	ldr	r1, [sp, #28]
 800324e:	605a      	str	r2, [r3, #4]
 8003250:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8003252:	f8c3 8000 	str.w	r8, [r3]
 8003256:	440a      	add	r2, r1
 8003258:	9223      	str	r2, [sp, #140]	; 0x8c
 800325a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800325c:	3201      	adds	r2, #1
 800325e:	2a07      	cmp	r2, #7
 8003260:	9222      	str	r2, [sp, #136]	; 0x88
 8003262:	f73f ad59 	bgt.w	8002d18 <_svfprintf_r+0x648>
 8003266:	f103 0408 	add.w	r4, r3, #8
 800326a:	e55e      	b.n	8002d2a <_svfprintf_r+0x65a>
 800326c:	aa21      	add	r2, sp, #132	; 0x84
 800326e:	4649      	mov	r1, r9
 8003270:	4650      	mov	r0, sl
 8003272:	f001 fd87 	bl	8004d84 <__ssprint_r>
 8003276:	2800      	cmp	r0, #0
 8003278:	f040 8187 	bne.w	800358a <_svfprintf_r+0xeba>
 800327c:	ac2e      	add	r4, sp, #184	; 0xb8
 800327e:	e7b1      	b.n	80031e4 <_svfprintf_r+0xb14>
 8003280:	aa21      	add	r2, sp, #132	; 0x84
 8003282:	4649      	mov	r1, r9
 8003284:	4650      	mov	r0, sl
 8003286:	f001 fd7d 	bl	8004d84 <__ssprint_r>
 800328a:	2800      	cmp	r0, #0
 800328c:	f040 817d 	bne.w	800358a <_svfprintf_r+0xeba>
 8003290:	ab2e      	add	r3, sp, #184	; 0xb8
 8003292:	e7bd      	b.n	8003210 <_svfprintf_r+0xb40>
 8003294:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8003296:	605c      	str	r4, [r3, #4]
 8003298:	3210      	adds	r2, #16
 800329a:	9223      	str	r2, [sp, #140]	; 0x8c
 800329c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800329e:	3201      	adds	r2, #1
 80032a0:	2a07      	cmp	r2, #7
 80032a2:	9222      	str	r2, [sp, #136]	; 0x88
 80032a4:	dc02      	bgt.n	80032ac <_svfprintf_r+0xbdc>
 80032a6:	3308      	adds	r3, #8
 80032a8:	3e10      	subs	r6, #16
 80032aa:	e7b7      	b.n	800321c <_svfprintf_r+0xb4c>
 80032ac:	aa21      	add	r2, sp, #132	; 0x84
 80032ae:	4649      	mov	r1, r9
 80032b0:	4650      	mov	r0, sl
 80032b2:	f001 fd67 	bl	8004d84 <__ssprint_r>
 80032b6:	2800      	cmp	r0, #0
 80032b8:	f040 8167 	bne.w	800358a <_svfprintf_r+0xeba>
 80032bc:	ab2e      	add	r3, sp, #184	; 0xb8
 80032be:	e7f3      	b.n	80032a8 <_svfprintf_r+0xbd8>
 80032c0:	9b07      	ldr	r3, [sp, #28]
 80032c2:	42bb      	cmp	r3, r7
 80032c4:	bfa8      	it	ge
 80032c6:	463b      	movge	r3, r7
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	461e      	mov	r6, r3
 80032cc:	dd0b      	ble.n	80032e6 <_svfprintf_r+0xc16>
 80032ce:	6063      	str	r3, [r4, #4]
 80032d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80032d2:	f8c4 8000 	str.w	r8, [r4]
 80032d6:	4433      	add	r3, r6
 80032d8:	9323      	str	r3, [sp, #140]	; 0x8c
 80032da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80032dc:	3301      	adds	r3, #1
 80032de:	2b07      	cmp	r3, #7
 80032e0:	9322      	str	r3, [sp, #136]	; 0x88
 80032e2:	dc5f      	bgt.n	80033a4 <_svfprintf_r+0xcd4>
 80032e4:	3408      	adds	r4, #8
 80032e6:	2e00      	cmp	r6, #0
 80032e8:	bfb4      	ite	lt
 80032ea:	463e      	movlt	r6, r7
 80032ec:	1bbe      	subge	r6, r7, r6
 80032ee:	2e00      	cmp	r6, #0
 80032f0:	dd0f      	ble.n	8003312 <_svfprintf_r+0xc42>
 80032f2:	f8df b148 	ldr.w	fp, [pc, #328]	; 800343c <_svfprintf_r+0xd6c>
 80032f6:	2e10      	cmp	r6, #16
 80032f8:	f8c4 b000 	str.w	fp, [r4]
 80032fc:	dc5c      	bgt.n	80033b8 <_svfprintf_r+0xce8>
 80032fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003300:	6066      	str	r6, [r4, #4]
 8003302:	441e      	add	r6, r3
 8003304:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003306:	9623      	str	r6, [sp, #140]	; 0x8c
 8003308:	3301      	adds	r3, #1
 800330a:	2b07      	cmp	r3, #7
 800330c:	9322      	str	r3, [sp, #136]	; 0x88
 800330e:	dc6a      	bgt.n	80033e6 <_svfprintf_r+0xd16>
 8003310:	3408      	adds	r4, #8
 8003312:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003314:	9a07      	ldr	r2, [sp, #28]
 8003316:	4293      	cmp	r3, r2
 8003318:	db01      	blt.n	800331e <_svfprintf_r+0xc4e>
 800331a:	07e9      	lsls	r1, r5, #31
 800331c:	d50d      	bpl.n	800333a <_svfprintf_r+0xc6a>
 800331e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003322:	6023      	str	r3, [r4, #0]
 8003324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003326:	6063      	str	r3, [r4, #4]
 8003328:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800332a:	4413      	add	r3, r2
 800332c:	9323      	str	r3, [sp, #140]	; 0x8c
 800332e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003330:	3301      	adds	r3, #1
 8003332:	2b07      	cmp	r3, #7
 8003334:	9322      	str	r3, [sp, #136]	; 0x88
 8003336:	dc60      	bgt.n	80033fa <_svfprintf_r+0xd2a>
 8003338:	3408      	adds	r4, #8
 800333a:	9b07      	ldr	r3, [sp, #28]
 800333c:	9a07      	ldr	r2, [sp, #28]
 800333e:	1bde      	subs	r6, r3, r7
 8003340:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	429e      	cmp	r6, r3
 8003346:	bfa8      	it	ge
 8003348:	461e      	movge	r6, r3
 800334a:	2e00      	cmp	r6, #0
 800334c:	dd0b      	ble.n	8003366 <_svfprintf_r+0xc96>
 800334e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003350:	4447      	add	r7, r8
 8003352:	4433      	add	r3, r6
 8003354:	9323      	str	r3, [sp, #140]	; 0x8c
 8003356:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003358:	6027      	str	r7, [r4, #0]
 800335a:	3301      	adds	r3, #1
 800335c:	2b07      	cmp	r3, #7
 800335e:	6066      	str	r6, [r4, #4]
 8003360:	9322      	str	r3, [sp, #136]	; 0x88
 8003362:	dc54      	bgt.n	800340e <_svfprintf_r+0xd3e>
 8003364:	3408      	adds	r4, #8
 8003366:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003368:	9a07      	ldr	r2, [sp, #28]
 800336a:	2e00      	cmp	r6, #0
 800336c:	eba2 0303 	sub.w	r3, r2, r3
 8003370:	bfb4      	ite	lt
 8003372:	461e      	movlt	r6, r3
 8003374:	1b9e      	subge	r6, r3, r6
 8003376:	2e00      	cmp	r6, #0
 8003378:	f77f acd7 	ble.w	8002d2a <_svfprintf_r+0x65a>
 800337c:	f04f 0810 	mov.w	r8, #16
 8003380:	4f2e      	ldr	r7, [pc, #184]	; (800343c <_svfprintf_r+0xd6c>)
 8003382:	2e10      	cmp	r6, #16
 8003384:	6027      	str	r7, [r4, #0]
 8003386:	f77f aee7 	ble.w	8003158 <_svfprintf_r+0xa88>
 800338a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800338c:	f8c4 8004 	str.w	r8, [r4, #4]
 8003390:	3310      	adds	r3, #16
 8003392:	9323      	str	r3, [sp, #140]	; 0x8c
 8003394:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003396:	3301      	adds	r3, #1
 8003398:	2b07      	cmp	r3, #7
 800339a:	9322      	str	r3, [sp, #136]	; 0x88
 800339c:	dc41      	bgt.n	8003422 <_svfprintf_r+0xd52>
 800339e:	3408      	adds	r4, #8
 80033a0:	3e10      	subs	r6, #16
 80033a2:	e7ee      	b.n	8003382 <_svfprintf_r+0xcb2>
 80033a4:	aa21      	add	r2, sp, #132	; 0x84
 80033a6:	4649      	mov	r1, r9
 80033a8:	4650      	mov	r0, sl
 80033aa:	f001 fceb 	bl	8004d84 <__ssprint_r>
 80033ae:	2800      	cmp	r0, #0
 80033b0:	f040 80eb 	bne.w	800358a <_svfprintf_r+0xeba>
 80033b4:	ac2e      	add	r4, sp, #184	; 0xb8
 80033b6:	e796      	b.n	80032e6 <_svfprintf_r+0xc16>
 80033b8:	2310      	movs	r3, #16
 80033ba:	6063      	str	r3, [r4, #4]
 80033bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80033be:	3310      	adds	r3, #16
 80033c0:	9323      	str	r3, [sp, #140]	; 0x8c
 80033c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80033c4:	3301      	adds	r3, #1
 80033c6:	2b07      	cmp	r3, #7
 80033c8:	9322      	str	r3, [sp, #136]	; 0x88
 80033ca:	dc02      	bgt.n	80033d2 <_svfprintf_r+0xd02>
 80033cc:	3408      	adds	r4, #8
 80033ce:	3e10      	subs	r6, #16
 80033d0:	e791      	b.n	80032f6 <_svfprintf_r+0xc26>
 80033d2:	aa21      	add	r2, sp, #132	; 0x84
 80033d4:	4649      	mov	r1, r9
 80033d6:	4650      	mov	r0, sl
 80033d8:	f001 fcd4 	bl	8004d84 <__ssprint_r>
 80033dc:	2800      	cmp	r0, #0
 80033de:	f040 80d4 	bne.w	800358a <_svfprintf_r+0xeba>
 80033e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80033e4:	e7f3      	b.n	80033ce <_svfprintf_r+0xcfe>
 80033e6:	aa21      	add	r2, sp, #132	; 0x84
 80033e8:	4649      	mov	r1, r9
 80033ea:	4650      	mov	r0, sl
 80033ec:	f001 fcca 	bl	8004d84 <__ssprint_r>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	f040 80ca 	bne.w	800358a <_svfprintf_r+0xeba>
 80033f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80033f8:	e78b      	b.n	8003312 <_svfprintf_r+0xc42>
 80033fa:	aa21      	add	r2, sp, #132	; 0x84
 80033fc:	4649      	mov	r1, r9
 80033fe:	4650      	mov	r0, sl
 8003400:	f001 fcc0 	bl	8004d84 <__ssprint_r>
 8003404:	2800      	cmp	r0, #0
 8003406:	f040 80c0 	bne.w	800358a <_svfprintf_r+0xeba>
 800340a:	ac2e      	add	r4, sp, #184	; 0xb8
 800340c:	e795      	b.n	800333a <_svfprintf_r+0xc6a>
 800340e:	aa21      	add	r2, sp, #132	; 0x84
 8003410:	4649      	mov	r1, r9
 8003412:	4650      	mov	r0, sl
 8003414:	f001 fcb6 	bl	8004d84 <__ssprint_r>
 8003418:	2800      	cmp	r0, #0
 800341a:	f040 80b6 	bne.w	800358a <_svfprintf_r+0xeba>
 800341e:	ac2e      	add	r4, sp, #184	; 0xb8
 8003420:	e7a1      	b.n	8003366 <_svfprintf_r+0xc96>
 8003422:	aa21      	add	r2, sp, #132	; 0x84
 8003424:	4649      	mov	r1, r9
 8003426:	4650      	mov	r0, sl
 8003428:	f001 fcac 	bl	8004d84 <__ssprint_r>
 800342c:	2800      	cmp	r0, #0
 800342e:	f040 80ac 	bne.w	800358a <_svfprintf_r+0xeba>
 8003432:	ac2e      	add	r4, sp, #184	; 0xb8
 8003434:	e7b4      	b.n	80033a0 <_svfprintf_r+0xcd0>
 8003436:	bf00      	nop
 8003438:	080055a6 	.word	0x080055a6
 800343c:	080055b8 	.word	0x080055b8
 8003440:	9b07      	ldr	r3, [sp, #28]
 8003442:	2b01      	cmp	r3, #1
 8003444:	dc01      	bgt.n	800344a <_svfprintf_r+0xd7a>
 8003446:	07ea      	lsls	r2, r5, #31
 8003448:	d576      	bpl.n	8003538 <_svfprintf_r+0xe68>
 800344a:	2301      	movs	r3, #1
 800344c:	6063      	str	r3, [r4, #4]
 800344e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003450:	f8c4 8000 	str.w	r8, [r4]
 8003454:	3301      	adds	r3, #1
 8003456:	9323      	str	r3, [sp, #140]	; 0x8c
 8003458:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800345a:	3301      	adds	r3, #1
 800345c:	2b07      	cmp	r3, #7
 800345e:	9322      	str	r3, [sp, #136]	; 0x88
 8003460:	dc36      	bgt.n	80034d0 <_svfprintf_r+0xe00>
 8003462:	3408      	adds	r4, #8
 8003464:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003466:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003468:	6023      	str	r3, [r4, #0]
 800346a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800346c:	6063      	str	r3, [r4, #4]
 800346e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003470:	4413      	add	r3, r2
 8003472:	9323      	str	r3, [sp, #140]	; 0x8c
 8003474:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003476:	3301      	adds	r3, #1
 8003478:	2b07      	cmp	r3, #7
 800347a:	9322      	str	r3, [sp, #136]	; 0x88
 800347c:	dc31      	bgt.n	80034e2 <_svfprintf_r+0xe12>
 800347e:	3408      	adds	r4, #8
 8003480:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003482:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003484:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003486:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003488:	f7fd fa8a 	bl	80009a0 <__aeabi_dcmpeq>
 800348c:	9b07      	ldr	r3, [sp, #28]
 800348e:	1e5e      	subs	r6, r3, #1
 8003490:	2800      	cmp	r0, #0
 8003492:	d12f      	bne.n	80034f4 <_svfprintf_r+0xe24>
 8003494:	f108 0301 	add.w	r3, r8, #1
 8003498:	e884 0048 	stmia.w	r4, {r3, r6}
 800349c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800349e:	9a07      	ldr	r2, [sp, #28]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	4413      	add	r3, r2
 80034a4:	9323      	str	r3, [sp, #140]	; 0x8c
 80034a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80034a8:	3301      	adds	r3, #1
 80034aa:	2b07      	cmp	r3, #7
 80034ac:	9322      	str	r3, [sp, #136]	; 0x88
 80034ae:	dd4a      	ble.n	8003546 <_svfprintf_r+0xe76>
 80034b0:	aa21      	add	r2, sp, #132	; 0x84
 80034b2:	4649      	mov	r1, r9
 80034b4:	4650      	mov	r0, sl
 80034b6:	f001 fc65 	bl	8004d84 <__ssprint_r>
 80034ba:	2800      	cmp	r0, #0
 80034bc:	d165      	bne.n	800358a <_svfprintf_r+0xeba>
 80034be:	ac2e      	add	r4, sp, #184	; 0xb8
 80034c0:	ab1d      	add	r3, sp, #116	; 0x74
 80034c2:	6023      	str	r3, [r4, #0]
 80034c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80034c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80034c8:	6063      	str	r3, [r4, #4]
 80034ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80034cc:	4413      	add	r3, r2
 80034ce:	e41c      	b.n	8002d0a <_svfprintf_r+0x63a>
 80034d0:	aa21      	add	r2, sp, #132	; 0x84
 80034d2:	4649      	mov	r1, r9
 80034d4:	4650      	mov	r0, sl
 80034d6:	f001 fc55 	bl	8004d84 <__ssprint_r>
 80034da:	2800      	cmp	r0, #0
 80034dc:	d155      	bne.n	800358a <_svfprintf_r+0xeba>
 80034de:	ac2e      	add	r4, sp, #184	; 0xb8
 80034e0:	e7c0      	b.n	8003464 <_svfprintf_r+0xd94>
 80034e2:	aa21      	add	r2, sp, #132	; 0x84
 80034e4:	4649      	mov	r1, r9
 80034e6:	4650      	mov	r0, sl
 80034e8:	f001 fc4c 	bl	8004d84 <__ssprint_r>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	d14c      	bne.n	800358a <_svfprintf_r+0xeba>
 80034f0:	ac2e      	add	r4, sp, #184	; 0xb8
 80034f2:	e7c5      	b.n	8003480 <_svfprintf_r+0xdb0>
 80034f4:	2e00      	cmp	r6, #0
 80034f6:	dde3      	ble.n	80034c0 <_svfprintf_r+0xdf0>
 80034f8:	f04f 0810 	mov.w	r8, #16
 80034fc:	4f58      	ldr	r7, [pc, #352]	; (8003660 <_svfprintf_r+0xf90>)
 80034fe:	2e10      	cmp	r6, #16
 8003500:	6027      	str	r7, [r4, #0]
 8003502:	dc04      	bgt.n	800350e <_svfprintf_r+0xe3e>
 8003504:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003506:	6066      	str	r6, [r4, #4]
 8003508:	441e      	add	r6, r3
 800350a:	9623      	str	r6, [sp, #140]	; 0x8c
 800350c:	e7cb      	b.n	80034a6 <_svfprintf_r+0xdd6>
 800350e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003510:	f8c4 8004 	str.w	r8, [r4, #4]
 8003514:	3310      	adds	r3, #16
 8003516:	9323      	str	r3, [sp, #140]	; 0x8c
 8003518:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800351a:	3301      	adds	r3, #1
 800351c:	2b07      	cmp	r3, #7
 800351e:	9322      	str	r3, [sp, #136]	; 0x88
 8003520:	dc02      	bgt.n	8003528 <_svfprintf_r+0xe58>
 8003522:	3408      	adds	r4, #8
 8003524:	3e10      	subs	r6, #16
 8003526:	e7ea      	b.n	80034fe <_svfprintf_r+0xe2e>
 8003528:	aa21      	add	r2, sp, #132	; 0x84
 800352a:	4649      	mov	r1, r9
 800352c:	4650      	mov	r0, sl
 800352e:	f001 fc29 	bl	8004d84 <__ssprint_r>
 8003532:	bb50      	cbnz	r0, 800358a <_svfprintf_r+0xeba>
 8003534:	ac2e      	add	r4, sp, #184	; 0xb8
 8003536:	e7f5      	b.n	8003524 <_svfprintf_r+0xe54>
 8003538:	2301      	movs	r3, #1
 800353a:	6063      	str	r3, [r4, #4]
 800353c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800353e:	f8c4 8000 	str.w	r8, [r4]
 8003542:	3301      	adds	r3, #1
 8003544:	e7ae      	b.n	80034a4 <_svfprintf_r+0xdd4>
 8003546:	3408      	adds	r4, #8
 8003548:	e7ba      	b.n	80034c0 <_svfprintf_r+0xdf0>
 800354a:	3408      	adds	r4, #8
 800354c:	f7ff bbed 	b.w	8002d2a <_svfprintf_r+0x65a>
 8003550:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003552:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003554:	1a9d      	subs	r5, r3, r2
 8003556:	2d00      	cmp	r5, #0
 8003558:	f77f abea 	ble.w	8002d30 <_svfprintf_r+0x660>
 800355c:	2610      	movs	r6, #16
 800355e:	4b41      	ldr	r3, [pc, #260]	; (8003664 <_svfprintf_r+0xf94>)
 8003560:	2d10      	cmp	r5, #16
 8003562:	6023      	str	r3, [r4, #0]
 8003564:	dc1b      	bgt.n	800359e <_svfprintf_r+0xece>
 8003566:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003568:	6065      	str	r5, [r4, #4]
 800356a:	441d      	add	r5, r3
 800356c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800356e:	9523      	str	r5, [sp, #140]	; 0x8c
 8003570:	3301      	adds	r3, #1
 8003572:	2b07      	cmp	r3, #7
 8003574:	9322      	str	r3, [sp, #136]	; 0x88
 8003576:	f77f abdb 	ble.w	8002d30 <_svfprintf_r+0x660>
 800357a:	aa21      	add	r2, sp, #132	; 0x84
 800357c:	4649      	mov	r1, r9
 800357e:	4650      	mov	r0, sl
 8003580:	f001 fc00 	bl	8004d84 <__ssprint_r>
 8003584:	2800      	cmp	r0, #0
 8003586:	f43f abd3 	beq.w	8002d30 <_svfprintf_r+0x660>
 800358a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800358e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003594:	bf18      	it	ne
 8003596:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800359a:	f7ff b8bd 	b.w	8002718 <_svfprintf_r+0x48>
 800359e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80035a0:	6066      	str	r6, [r4, #4]
 80035a2:	3310      	adds	r3, #16
 80035a4:	9323      	str	r3, [sp, #140]	; 0x8c
 80035a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80035a8:	3301      	adds	r3, #1
 80035aa:	2b07      	cmp	r3, #7
 80035ac:	9322      	str	r3, [sp, #136]	; 0x88
 80035ae:	dc02      	bgt.n	80035b6 <_svfprintf_r+0xee6>
 80035b0:	3408      	adds	r4, #8
 80035b2:	3d10      	subs	r5, #16
 80035b4:	e7d3      	b.n	800355e <_svfprintf_r+0xe8e>
 80035b6:	aa21      	add	r2, sp, #132	; 0x84
 80035b8:	4649      	mov	r1, r9
 80035ba:	4650      	mov	r0, sl
 80035bc:	f001 fbe2 	bl	8004d84 <__ssprint_r>
 80035c0:	2800      	cmp	r0, #0
 80035c2:	d1e2      	bne.n	800358a <_svfprintf_r+0xeba>
 80035c4:	ac2e      	add	r4, sp, #184	; 0xb8
 80035c6:	e7f4      	b.n	80035b2 <_svfprintf_r+0xee2>
 80035c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0dd      	beq.n	800358a <_svfprintf_r+0xeba>
 80035ce:	aa21      	add	r2, sp, #132	; 0x84
 80035d0:	4649      	mov	r1, r9
 80035d2:	4650      	mov	r0, sl
 80035d4:	f001 fbd6 	bl	8004d84 <__ssprint_r>
 80035d8:	e7d7      	b.n	800358a <_svfprintf_r+0xeba>
 80035da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80035dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80035de:	980d      	ldr	r0, [sp, #52]	; 0x34
 80035e0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80035e2:	f7fd fa0f 	bl	8000a04 <__aeabi_dcmpun>
 80035e6:	2800      	cmp	r0, #0
 80035e8:	f43f aa3d 	beq.w	8002a66 <_svfprintf_r+0x396>
 80035ec:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <_svfprintf_r+0xf98>)
 80035ee:	4a1f      	ldr	r2, [pc, #124]	; (800366c <_svfprintf_r+0xf9c>)
 80035f0:	f7ff ba2d 	b.w	8002a4e <_svfprintf_r+0x37e>
 80035f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80035f6:	eba3 0308 	sub.w	r3, r3, r8
 80035fa:	9307      	str	r3, [sp, #28]
 80035fc:	f7ff baaf 	b.w	8002b5e <_svfprintf_r+0x48e>
 8003600:	ea56 0207 	orrs.w	r2, r6, r7
 8003604:	950f      	str	r5, [sp, #60]	; 0x3c
 8003606:	f43f ac2b 	beq.w	8002e60 <_svfprintf_r+0x790>
 800360a:	2b01      	cmp	r3, #1
 800360c:	f43f ac9d 	beq.w	8002f4a <_svfprintf_r+0x87a>
 8003610:	2b02      	cmp	r3, #2
 8003612:	f43f acbd 	beq.w	8002f90 <_svfprintf_r+0x8c0>
 8003616:	ab2e      	add	r3, sp, #184	; 0xb8
 8003618:	08f1      	lsrs	r1, r6, #3
 800361a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800361e:	08f8      	lsrs	r0, r7, #3
 8003620:	f006 0207 	and.w	r2, r6, #7
 8003624:	4607      	mov	r7, r0
 8003626:	460e      	mov	r6, r1
 8003628:	3230      	adds	r2, #48	; 0x30
 800362a:	ea56 0107 	orrs.w	r1, r6, r7
 800362e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8003632:	f803 2c01 	strb.w	r2, [r3, #-1]
 8003636:	f47f ac86 	bne.w	8002f46 <_svfprintf_r+0x876>
 800363a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800363c:	07c9      	lsls	r1, r1, #31
 800363e:	d506      	bpl.n	800364e <_svfprintf_r+0xf7e>
 8003640:	2a30      	cmp	r2, #48	; 0x30
 8003642:	d004      	beq.n	800364e <_svfprintf_r+0xf7e>
 8003644:	2230      	movs	r2, #48	; 0x30
 8003646:	f808 2c01 	strb.w	r2, [r8, #-1]
 800364a:	f1a3 0802 	sub.w	r8, r3, #2
 800364e:	ab2e      	add	r3, sp, #184	; 0xb8
 8003650:	465e      	mov	r6, fp
 8003652:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003654:	eba3 0b08 	sub.w	fp, r3, r8
 8003658:	2700      	movs	r7, #0
 800365a:	f7ff bace 	b.w	8002bfa <_svfprintf_r+0x52a>
 800365e:	bf00      	nop
 8003660:	080055b8 	.word	0x080055b8
 8003664:	080055a8 	.word	0x080055a8
 8003668:	0800557c 	.word	0x0800557c
 800366c:	08005580 	.word	0x08005580

08003670 <quorem>:
 8003670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003674:	6903      	ldr	r3, [r0, #16]
 8003676:	690c      	ldr	r4, [r1, #16]
 8003678:	4680      	mov	r8, r0
 800367a:	429c      	cmp	r4, r3
 800367c:	f300 8082 	bgt.w	8003784 <quorem+0x114>
 8003680:	3c01      	subs	r4, #1
 8003682:	f101 0714 	add.w	r7, r1, #20
 8003686:	f100 0614 	add.w	r6, r0, #20
 800368a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800368e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003692:	3501      	adds	r5, #1
 8003694:	fbb0 f5f5 	udiv	r5, r0, r5
 8003698:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800369c:	eb06 030e 	add.w	r3, r6, lr
 80036a0:	eb07 090e 	add.w	r9, r7, lr
 80036a4:	9301      	str	r3, [sp, #4]
 80036a6:	b38d      	cbz	r5, 800370c <quorem+0x9c>
 80036a8:	f04f 0a00 	mov.w	sl, #0
 80036ac:	4638      	mov	r0, r7
 80036ae:	46b4      	mov	ip, r6
 80036b0:	46d3      	mov	fp, sl
 80036b2:	f850 2b04 	ldr.w	r2, [r0], #4
 80036b6:	b293      	uxth	r3, r2
 80036b8:	fb05 a303 	mla	r3, r5, r3, sl
 80036bc:	0c12      	lsrs	r2, r2, #16
 80036be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80036c2:	fb05 a202 	mla	r2, r5, r2, sl
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	ebab 0303 	sub.w	r3, fp, r3
 80036cc:	f8bc b000 	ldrh.w	fp, [ip]
 80036d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80036d4:	445b      	add	r3, fp
 80036d6:	fa1f fb82 	uxth.w	fp, r2
 80036da:	f8dc 2000 	ldr.w	r2, [ip]
 80036de:	4581      	cmp	r9, r0
 80036e0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80036e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80036ee:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80036f2:	f84c 3b04 	str.w	r3, [ip], #4
 80036f6:	d2dc      	bcs.n	80036b2 <quorem+0x42>
 80036f8:	f856 300e 	ldr.w	r3, [r6, lr]
 80036fc:	b933      	cbnz	r3, 800370c <quorem+0x9c>
 80036fe:	9b01      	ldr	r3, [sp, #4]
 8003700:	3b04      	subs	r3, #4
 8003702:	429e      	cmp	r6, r3
 8003704:	461a      	mov	r2, r3
 8003706:	d331      	bcc.n	800376c <quorem+0xfc>
 8003708:	f8c8 4010 	str.w	r4, [r8, #16]
 800370c:	4640      	mov	r0, r8
 800370e:	f001 fa60 	bl	8004bd2 <__mcmp>
 8003712:	2800      	cmp	r0, #0
 8003714:	db26      	blt.n	8003764 <quorem+0xf4>
 8003716:	4630      	mov	r0, r6
 8003718:	f04f 0e00 	mov.w	lr, #0
 800371c:	3501      	adds	r5, #1
 800371e:	f857 1b04 	ldr.w	r1, [r7], #4
 8003722:	f8d0 c000 	ldr.w	ip, [r0]
 8003726:	b28b      	uxth	r3, r1
 8003728:	ebae 0303 	sub.w	r3, lr, r3
 800372c:	fa1f f28c 	uxth.w	r2, ip
 8003730:	4413      	add	r3, r2
 8003732:	0c0a      	lsrs	r2, r1, #16
 8003734:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003738:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800373c:	b29b      	uxth	r3, r3
 800373e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003742:	45b9      	cmp	r9, r7
 8003744:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003748:	f840 3b04 	str.w	r3, [r0], #4
 800374c:	d2e7      	bcs.n	800371e <quorem+0xae>
 800374e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003752:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003756:	b92a      	cbnz	r2, 8003764 <quorem+0xf4>
 8003758:	3b04      	subs	r3, #4
 800375a:	429e      	cmp	r6, r3
 800375c:	461a      	mov	r2, r3
 800375e:	d30b      	bcc.n	8003778 <quorem+0x108>
 8003760:	f8c8 4010 	str.w	r4, [r8, #16]
 8003764:	4628      	mov	r0, r5
 8003766:	b003      	add	sp, #12
 8003768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800376c:	6812      	ldr	r2, [r2, #0]
 800376e:	3b04      	subs	r3, #4
 8003770:	2a00      	cmp	r2, #0
 8003772:	d1c9      	bne.n	8003708 <quorem+0x98>
 8003774:	3c01      	subs	r4, #1
 8003776:	e7c4      	b.n	8003702 <quorem+0x92>
 8003778:	6812      	ldr	r2, [r2, #0]
 800377a:	3b04      	subs	r3, #4
 800377c:	2a00      	cmp	r2, #0
 800377e:	d1ef      	bne.n	8003760 <quorem+0xf0>
 8003780:	3c01      	subs	r4, #1
 8003782:	e7ea      	b.n	800375a <quorem+0xea>
 8003784:	2000      	movs	r0, #0
 8003786:	e7ee      	b.n	8003766 <quorem+0xf6>

08003788 <_dtoa_r>:
 8003788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800378c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800378e:	b095      	sub	sp, #84	; 0x54
 8003790:	4604      	mov	r4, r0
 8003792:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8003794:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003798:	b93e      	cbnz	r6, 80037aa <_dtoa_r+0x22>
 800379a:	2010      	movs	r0, #16
 800379c:	f000 fdd6 	bl	800434c <malloc>
 80037a0:	6260      	str	r0, [r4, #36]	; 0x24
 80037a2:	6046      	str	r6, [r0, #4]
 80037a4:	6086      	str	r6, [r0, #8]
 80037a6:	6006      	str	r6, [r0, #0]
 80037a8:	60c6      	str	r6, [r0, #12]
 80037aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037ac:	6819      	ldr	r1, [r3, #0]
 80037ae:	b151      	cbz	r1, 80037c6 <_dtoa_r+0x3e>
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	2301      	movs	r3, #1
 80037b4:	4093      	lsls	r3, r2
 80037b6:	604a      	str	r2, [r1, #4]
 80037b8:	608b      	str	r3, [r1, #8]
 80037ba:	4620      	mov	r0, r4
 80037bc:	f001 f834 	bl	8004828 <_Bfree>
 80037c0:	2200      	movs	r2, #0
 80037c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	9b03      	ldr	r3, [sp, #12]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	bfb7      	itett	lt
 80037cc:	2301      	movlt	r3, #1
 80037ce:	2300      	movge	r3, #0
 80037d0:	602b      	strlt	r3, [r5, #0]
 80037d2:	9b03      	ldrlt	r3, [sp, #12]
 80037d4:	bfae      	itee	ge
 80037d6:	602b      	strge	r3, [r5, #0]
 80037d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80037dc:	9303      	strlt	r3, [sp, #12]
 80037de:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80037e2:	4bab      	ldr	r3, [pc, #684]	; (8003a90 <_dtoa_r+0x308>)
 80037e4:	ea33 0309 	bics.w	r3, r3, r9
 80037e8:	d11b      	bne.n	8003822 <_dtoa_r+0x9a>
 80037ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80037ee:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	9b02      	ldr	r3, [sp, #8]
 80037f4:	b923      	cbnz	r3, 8003800 <_dtoa_r+0x78>
 80037f6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80037fa:	2800      	cmp	r0, #0
 80037fc:	f000 8583 	beq.w	8004306 <_dtoa_r+0xb7e>
 8003800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003802:	b953      	cbnz	r3, 800381a <_dtoa_r+0x92>
 8003804:	4ba3      	ldr	r3, [pc, #652]	; (8003a94 <_dtoa_r+0x30c>)
 8003806:	e021      	b.n	800384c <_dtoa_r+0xc4>
 8003808:	4ba3      	ldr	r3, [pc, #652]	; (8003a98 <_dtoa_r+0x310>)
 800380a:	9306      	str	r3, [sp, #24]
 800380c:	3308      	adds	r3, #8
 800380e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	9806      	ldr	r0, [sp, #24]
 8003814:	b015      	add	sp, #84	; 0x54
 8003816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800381a:	4b9e      	ldr	r3, [pc, #632]	; (8003a94 <_dtoa_r+0x30c>)
 800381c:	9306      	str	r3, [sp, #24]
 800381e:	3303      	adds	r3, #3
 8003820:	e7f5      	b.n	800380e <_dtoa_r+0x86>
 8003822:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003826:	2200      	movs	r2, #0
 8003828:	2300      	movs	r3, #0
 800382a:	4630      	mov	r0, r6
 800382c:	4639      	mov	r1, r7
 800382e:	f7fd f8b7 	bl	80009a0 <__aeabi_dcmpeq>
 8003832:	4680      	mov	r8, r0
 8003834:	b160      	cbz	r0, 8003850 <_dtoa_r+0xc8>
 8003836:	2301      	movs	r3, #1
 8003838:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 855e 	beq.w	8004300 <_dtoa_r+0xb78>
 8003844:	4b95      	ldr	r3, [pc, #596]	; (8003a9c <_dtoa_r+0x314>)
 8003846:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	3b01      	subs	r3, #1
 800384c:	9306      	str	r3, [sp, #24]
 800384e:	e7e0      	b.n	8003812 <_dtoa_r+0x8a>
 8003850:	ab12      	add	r3, sp, #72	; 0x48
 8003852:	9301      	str	r3, [sp, #4]
 8003854:	ab13      	add	r3, sp, #76	; 0x4c
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	4632      	mov	r2, r6
 800385a:	463b      	mov	r3, r7
 800385c:	4620      	mov	r0, r4
 800385e:	f001 fa31 	bl	8004cc4 <__d2b>
 8003862:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003866:	4682      	mov	sl, r0
 8003868:	2d00      	cmp	r5, #0
 800386a:	d07d      	beq.n	8003968 <_dtoa_r+0x1e0>
 800386c:	4630      	mov	r0, r6
 800386e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003872:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003876:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800387a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800387e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8003882:	2200      	movs	r2, #0
 8003884:	4b86      	ldr	r3, [pc, #536]	; (8003aa0 <_dtoa_r+0x318>)
 8003886:	f7fc fc6f 	bl	8000168 <__aeabi_dsub>
 800388a:	a37b      	add	r3, pc, #492	; (adr r3, 8003a78 <_dtoa_r+0x2f0>)
 800388c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003890:	f7fc fe1e 	bl	80004d0 <__aeabi_dmul>
 8003894:	a37a      	add	r3, pc, #488	; (adr r3, 8003a80 <_dtoa_r+0x2f8>)
 8003896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389a:	f7fc fc67 	bl	800016c <__adddf3>
 800389e:	4606      	mov	r6, r0
 80038a0:	4628      	mov	r0, r5
 80038a2:	460f      	mov	r7, r1
 80038a4:	f7fc fdae 	bl	8000404 <__aeabi_i2d>
 80038a8:	a377      	add	r3, pc, #476	; (adr r3, 8003a88 <_dtoa_r+0x300>)
 80038aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ae:	f7fc fe0f 	bl	80004d0 <__aeabi_dmul>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	4630      	mov	r0, r6
 80038b8:	4639      	mov	r1, r7
 80038ba:	f7fc fc57 	bl	800016c <__adddf3>
 80038be:	4606      	mov	r6, r0
 80038c0:	460f      	mov	r7, r1
 80038c2:	f7fd f8b5 	bl	8000a30 <__aeabi_d2iz>
 80038c6:	2200      	movs	r2, #0
 80038c8:	4683      	mov	fp, r0
 80038ca:	2300      	movs	r3, #0
 80038cc:	4630      	mov	r0, r6
 80038ce:	4639      	mov	r1, r7
 80038d0:	f7fd f870 	bl	80009b4 <__aeabi_dcmplt>
 80038d4:	b158      	cbz	r0, 80038ee <_dtoa_r+0x166>
 80038d6:	4658      	mov	r0, fp
 80038d8:	f7fc fd94 	bl	8000404 <__aeabi_i2d>
 80038dc:	4602      	mov	r2, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	4630      	mov	r0, r6
 80038e2:	4639      	mov	r1, r7
 80038e4:	f7fd f85c 	bl	80009a0 <__aeabi_dcmpeq>
 80038e8:	b908      	cbnz	r0, 80038ee <_dtoa_r+0x166>
 80038ea:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80038ee:	f1bb 0f16 	cmp.w	fp, #22
 80038f2:	d858      	bhi.n	80039a6 <_dtoa_r+0x21e>
 80038f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80038f8:	496a      	ldr	r1, [pc, #424]	; (8003aa4 <_dtoa_r+0x31c>)
 80038fa:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80038fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003902:	f7fd f875 	bl	80009f0 <__aeabi_dcmpgt>
 8003906:	2800      	cmp	r0, #0
 8003908:	d04f      	beq.n	80039aa <_dtoa_r+0x222>
 800390a:	2300      	movs	r3, #0
 800390c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8003910:	930d      	str	r3, [sp, #52]	; 0x34
 8003912:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003914:	1b5d      	subs	r5, r3, r5
 8003916:	1e6b      	subs	r3, r5, #1
 8003918:	9307      	str	r3, [sp, #28]
 800391a:	bf43      	ittte	mi
 800391c:	2300      	movmi	r3, #0
 800391e:	f1c5 0801 	rsbmi	r8, r5, #1
 8003922:	9307      	strmi	r3, [sp, #28]
 8003924:	f04f 0800 	movpl.w	r8, #0
 8003928:	f1bb 0f00 	cmp.w	fp, #0
 800392c:	db3f      	blt.n	80039ae <_dtoa_r+0x226>
 800392e:	9b07      	ldr	r3, [sp, #28]
 8003930:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8003934:	445b      	add	r3, fp
 8003936:	9307      	str	r3, [sp, #28]
 8003938:	2300      	movs	r3, #0
 800393a:	9308      	str	r3, [sp, #32]
 800393c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800393e:	2b09      	cmp	r3, #9
 8003940:	f200 80b4 	bhi.w	8003aac <_dtoa_r+0x324>
 8003944:	2b05      	cmp	r3, #5
 8003946:	bfc4      	itt	gt
 8003948:	3b04      	subgt	r3, #4
 800394a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800394c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800394e:	bfc8      	it	gt
 8003950:	2600      	movgt	r6, #0
 8003952:	f1a3 0302 	sub.w	r3, r3, #2
 8003956:	bfd8      	it	le
 8003958:	2601      	movle	r6, #1
 800395a:	2b03      	cmp	r3, #3
 800395c:	f200 80b2 	bhi.w	8003ac4 <_dtoa_r+0x33c>
 8003960:	e8df f003 	tbb	[pc, r3]
 8003964:	782d8684 	.word	0x782d8684
 8003968:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800396a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800396c:	441d      	add	r5, r3
 800396e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003972:	2b20      	cmp	r3, #32
 8003974:	dd11      	ble.n	800399a <_dtoa_r+0x212>
 8003976:	9a02      	ldr	r2, [sp, #8]
 8003978:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800397c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003980:	fa22 f000 	lsr.w	r0, r2, r0
 8003984:	fa09 f303 	lsl.w	r3, r9, r3
 8003988:	4318      	orrs	r0, r3
 800398a:	f7fc fd2b 	bl	80003e4 <__aeabi_ui2d>
 800398e:	2301      	movs	r3, #1
 8003990:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003994:	3d01      	subs	r5, #1
 8003996:	9310      	str	r3, [sp, #64]	; 0x40
 8003998:	e773      	b.n	8003882 <_dtoa_r+0xfa>
 800399a:	f1c3 0020 	rsb	r0, r3, #32
 800399e:	9b02      	ldr	r3, [sp, #8]
 80039a0:	fa03 f000 	lsl.w	r0, r3, r0
 80039a4:	e7f1      	b.n	800398a <_dtoa_r+0x202>
 80039a6:	2301      	movs	r3, #1
 80039a8:	e7b2      	b.n	8003910 <_dtoa_r+0x188>
 80039aa:	900d      	str	r0, [sp, #52]	; 0x34
 80039ac:	e7b1      	b.n	8003912 <_dtoa_r+0x18a>
 80039ae:	f1cb 0300 	rsb	r3, fp, #0
 80039b2:	9308      	str	r3, [sp, #32]
 80039b4:	2300      	movs	r3, #0
 80039b6:	eba8 080b 	sub.w	r8, r8, fp
 80039ba:	930c      	str	r3, [sp, #48]	; 0x30
 80039bc:	e7be      	b.n	800393c <_dtoa_r+0x1b4>
 80039be:	2301      	movs	r3, #1
 80039c0:	9309      	str	r3, [sp, #36]	; 0x24
 80039c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f340 8080 	ble.w	8003aca <_dtoa_r+0x342>
 80039ca:	4699      	mov	r9, r3
 80039cc:	9304      	str	r3, [sp, #16]
 80039ce:	2200      	movs	r2, #0
 80039d0:	2104      	movs	r1, #4
 80039d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80039d4:	606a      	str	r2, [r5, #4]
 80039d6:	f101 0214 	add.w	r2, r1, #20
 80039da:	429a      	cmp	r2, r3
 80039dc:	d97a      	bls.n	8003ad4 <_dtoa_r+0x34c>
 80039de:	6869      	ldr	r1, [r5, #4]
 80039e0:	4620      	mov	r0, r4
 80039e2:	f000 feed 	bl	80047c0 <_Balloc>
 80039e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039e8:	6028      	str	r0, [r5, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f1b9 0f0e 	cmp.w	r9, #14
 80039f0:	9306      	str	r3, [sp, #24]
 80039f2:	f200 80f0 	bhi.w	8003bd6 <_dtoa_r+0x44e>
 80039f6:	2e00      	cmp	r6, #0
 80039f8:	f000 80ed 	beq.w	8003bd6 <_dtoa_r+0x44e>
 80039fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a00:	f1bb 0f00 	cmp.w	fp, #0
 8003a04:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003a08:	dd79      	ble.n	8003afe <_dtoa_r+0x376>
 8003a0a:	4a26      	ldr	r2, [pc, #152]	; (8003aa4 <_dtoa_r+0x31c>)
 8003a0c:	f00b 030f 	and.w	r3, fp, #15
 8003a10:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003a14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003a18:	06f0      	lsls	r0, r6, #27
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003a22:	d55c      	bpl.n	8003ade <_dtoa_r+0x356>
 8003a24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003a28:	4b1f      	ldr	r3, [pc, #124]	; (8003aa8 <_dtoa_r+0x320>)
 8003a2a:	2503      	movs	r5, #3
 8003a2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003a30:	f7fc fe78 	bl	8000724 <__aeabi_ddiv>
 8003a34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a38:	f006 060f 	and.w	r6, r6, #15
 8003a3c:	4f1a      	ldr	r7, [pc, #104]	; (8003aa8 <_dtoa_r+0x320>)
 8003a3e:	2e00      	cmp	r6, #0
 8003a40:	d14f      	bne.n	8003ae2 <_dtoa_r+0x35a>
 8003a42:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a4a:	f7fc fe6b 	bl	8000724 <__aeabi_ddiv>
 8003a4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a52:	e06e      	b.n	8003b32 <_dtoa_r+0x3aa>
 8003a54:	2301      	movs	r3, #1
 8003a56:	9309      	str	r3, [sp, #36]	; 0x24
 8003a58:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003a5a:	445b      	add	r3, fp
 8003a5c:	f103 0901 	add.w	r9, r3, #1
 8003a60:	9304      	str	r3, [sp, #16]
 8003a62:	464b      	mov	r3, r9
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	bfb8      	it	lt
 8003a68:	2301      	movlt	r3, #1
 8003a6a:	e7b0      	b.n	80039ce <_dtoa_r+0x246>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	e7a7      	b.n	80039c0 <_dtoa_r+0x238>
 8003a70:	2300      	movs	r3, #0
 8003a72:	e7f0      	b.n	8003a56 <_dtoa_r+0x2ce>
 8003a74:	f3af 8000 	nop.w
 8003a78:	636f4361 	.word	0x636f4361
 8003a7c:	3fd287a7 	.word	0x3fd287a7
 8003a80:	8b60c8b3 	.word	0x8b60c8b3
 8003a84:	3fc68a28 	.word	0x3fc68a28
 8003a88:	509f79fb 	.word	0x509f79fb
 8003a8c:	3fd34413 	.word	0x3fd34413
 8003a90:	7ff00000 	.word	0x7ff00000
 8003a94:	080055d1 	.word	0x080055d1
 8003a98:	080055c8 	.word	0x080055c8
 8003a9c:	080055a7 	.word	0x080055a7
 8003aa0:	3ff80000 	.word	0x3ff80000
 8003aa4:	08005600 	.word	0x08005600
 8003aa8:	080055d8 	.word	0x080055d8
 8003aac:	2601      	movs	r6, #1
 8003aae:	2300      	movs	r3, #0
 8003ab0:	9609      	str	r6, [sp, #36]	; 0x24
 8003ab2:	931e      	str	r3, [sp, #120]	; 0x78
 8003ab4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ab8:	2200      	movs	r2, #0
 8003aba:	9304      	str	r3, [sp, #16]
 8003abc:	4699      	mov	r9, r3
 8003abe:	2312      	movs	r3, #18
 8003ac0:	921f      	str	r2, [sp, #124]	; 0x7c
 8003ac2:	e784      	b.n	80039ce <_dtoa_r+0x246>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ac8:	e7f4      	b.n	8003ab4 <_dtoa_r+0x32c>
 8003aca:	2301      	movs	r3, #1
 8003acc:	9304      	str	r3, [sp, #16]
 8003ace:	4699      	mov	r9, r3
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	e7f5      	b.n	8003ac0 <_dtoa_r+0x338>
 8003ad4:	686a      	ldr	r2, [r5, #4]
 8003ad6:	0049      	lsls	r1, r1, #1
 8003ad8:	3201      	adds	r2, #1
 8003ada:	606a      	str	r2, [r5, #4]
 8003adc:	e77b      	b.n	80039d6 <_dtoa_r+0x24e>
 8003ade:	2502      	movs	r5, #2
 8003ae0:	e7ac      	b.n	8003a3c <_dtoa_r+0x2b4>
 8003ae2:	07f1      	lsls	r1, r6, #31
 8003ae4:	d508      	bpl.n	8003af8 <_dtoa_r+0x370>
 8003ae6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003aea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aee:	f7fc fcef 	bl	80004d0 <__aeabi_dmul>
 8003af2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003af6:	3501      	adds	r5, #1
 8003af8:	1076      	asrs	r6, r6, #1
 8003afa:	3708      	adds	r7, #8
 8003afc:	e79f      	b.n	8003a3e <_dtoa_r+0x2b6>
 8003afe:	f000 80a5 	beq.w	8003c4c <_dtoa_r+0x4c4>
 8003b02:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003b06:	f1cb 0600 	rsb	r6, fp, #0
 8003b0a:	4ba2      	ldr	r3, [pc, #648]	; (8003d94 <_dtoa_r+0x60c>)
 8003b0c:	f006 020f 	and.w	r2, r6, #15
 8003b10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b18:	f7fc fcda 	bl	80004d0 <__aeabi_dmul>
 8003b1c:	2502      	movs	r5, #2
 8003b1e:	2300      	movs	r3, #0
 8003b20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b24:	4f9c      	ldr	r7, [pc, #624]	; (8003d98 <_dtoa_r+0x610>)
 8003b26:	1136      	asrs	r6, r6, #4
 8003b28:	2e00      	cmp	r6, #0
 8003b2a:	f040 8084 	bne.w	8003c36 <_dtoa_r+0x4ae>
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d18d      	bne.n	8003a4e <_dtoa_r+0x2c6>
 8003b32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 808b 	beq.w	8003c50 <_dtoa_r+0x4c8>
 8003b3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b3e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003b42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003b46:	2200      	movs	r2, #0
 8003b48:	4b94      	ldr	r3, [pc, #592]	; (8003d9c <_dtoa_r+0x614>)
 8003b4a:	f7fc ff33 	bl	80009b4 <__aeabi_dcmplt>
 8003b4e:	2800      	cmp	r0, #0
 8003b50:	d07e      	beq.n	8003c50 <_dtoa_r+0x4c8>
 8003b52:	f1b9 0f00 	cmp.w	r9, #0
 8003b56:	d07b      	beq.n	8003c50 <_dtoa_r+0x4c8>
 8003b58:	9b04      	ldr	r3, [sp, #16]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	dd37      	ble.n	8003bce <_dtoa_r+0x446>
 8003b5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003b62:	2200      	movs	r2, #0
 8003b64:	4b8e      	ldr	r3, [pc, #568]	; (8003da0 <_dtoa_r+0x618>)
 8003b66:	f7fc fcb3 	bl	80004d0 <__aeabi_dmul>
 8003b6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b6e:	9e04      	ldr	r6, [sp, #16]
 8003b70:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8003b74:	3501      	adds	r5, #1
 8003b76:	4628      	mov	r0, r5
 8003b78:	f7fc fc44 	bl	8000404 <__aeabi_i2d>
 8003b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b80:	f7fc fca6 	bl	80004d0 <__aeabi_dmul>
 8003b84:	4b87      	ldr	r3, [pc, #540]	; (8003da4 <_dtoa_r+0x61c>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	f7fc faf0 	bl	800016c <__adddf3>
 8003b8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b92:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8003b96:	950b      	str	r5, [sp, #44]	; 0x2c
 8003b98:	2e00      	cmp	r6, #0
 8003b9a:	d15c      	bne.n	8003c56 <_dtoa_r+0x4ce>
 8003b9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	4b81      	ldr	r3, [pc, #516]	; (8003da8 <_dtoa_r+0x620>)
 8003ba4:	f7fc fae0 	bl	8000168 <__aeabi_dsub>
 8003ba8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003baa:	462b      	mov	r3, r5
 8003bac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bb0:	f7fc ff1e 	bl	80009f0 <__aeabi_dcmpgt>
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	f040 82f7 	bne.w	80041a8 <_dtoa_r+0xa20>
 8003bba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bc0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003bc4:	f7fc fef6 	bl	80009b4 <__aeabi_dcmplt>
 8003bc8:	2800      	cmp	r0, #0
 8003bca:	f040 82eb 	bne.w	80041a4 <_dtoa_r+0xa1c>
 8003bce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003bd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003bd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f2c0 8150 	blt.w	8003e7e <_dtoa_r+0x6f6>
 8003bde:	f1bb 0f0e 	cmp.w	fp, #14
 8003be2:	f300 814c 	bgt.w	8003e7e <_dtoa_r+0x6f6>
 8003be6:	4b6b      	ldr	r3, [pc, #428]	; (8003d94 <_dtoa_r+0x60c>)
 8003be8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003bf4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f280 80da 	bge.w	8003db0 <_dtoa_r+0x628>
 8003bfc:	f1b9 0f00 	cmp.w	r9, #0
 8003c00:	f300 80d6 	bgt.w	8003db0 <_dtoa_r+0x628>
 8003c04:	f040 82cd 	bne.w	80041a2 <_dtoa_r+0xa1a>
 8003c08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	4b66      	ldr	r3, [pc, #408]	; (8003da8 <_dtoa_r+0x620>)
 8003c10:	f7fc fc5e 	bl	80004d0 <__aeabi_dmul>
 8003c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c18:	f7fc fee0 	bl	80009dc <__aeabi_dcmpge>
 8003c1c:	464e      	mov	r6, r9
 8003c1e:	464f      	mov	r7, r9
 8003c20:	2800      	cmp	r0, #0
 8003c22:	f040 82a4 	bne.w	800416e <_dtoa_r+0x9e6>
 8003c26:	9b06      	ldr	r3, [sp, #24]
 8003c28:	9a06      	ldr	r2, [sp, #24]
 8003c2a:	1c5d      	adds	r5, r3, #1
 8003c2c:	2331      	movs	r3, #49	; 0x31
 8003c2e:	f10b 0b01 	add.w	fp, fp, #1
 8003c32:	7013      	strb	r3, [r2, #0]
 8003c34:	e29f      	b.n	8004176 <_dtoa_r+0x9ee>
 8003c36:	07f2      	lsls	r2, r6, #31
 8003c38:	d505      	bpl.n	8003c46 <_dtoa_r+0x4be>
 8003c3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c3e:	f7fc fc47 	bl	80004d0 <__aeabi_dmul>
 8003c42:	2301      	movs	r3, #1
 8003c44:	3501      	adds	r5, #1
 8003c46:	1076      	asrs	r6, r6, #1
 8003c48:	3708      	adds	r7, #8
 8003c4a:	e76d      	b.n	8003b28 <_dtoa_r+0x3a0>
 8003c4c:	2502      	movs	r5, #2
 8003c4e:	e770      	b.n	8003b32 <_dtoa_r+0x3aa>
 8003c50:	465f      	mov	r7, fp
 8003c52:	464e      	mov	r6, r9
 8003c54:	e78f      	b.n	8003b76 <_dtoa_r+0x3ee>
 8003c56:	9a06      	ldr	r2, [sp, #24]
 8003c58:	4b4e      	ldr	r3, [pc, #312]	; (8003d94 <_dtoa_r+0x60c>)
 8003c5a:	4432      	add	r2, r6
 8003c5c:	9211      	str	r2, [sp, #68]	; 0x44
 8003c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c60:	1e71      	subs	r1, r6, #1
 8003c62:	2a00      	cmp	r2, #0
 8003c64:	d048      	beq.n	8003cf8 <_dtoa_r+0x570>
 8003c66:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6e:	2000      	movs	r0, #0
 8003c70:	494e      	ldr	r1, [pc, #312]	; (8003dac <_dtoa_r+0x624>)
 8003c72:	f7fc fd57 	bl	8000724 <__aeabi_ddiv>
 8003c76:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003c7a:	f7fc fa75 	bl	8000168 <__aeabi_dsub>
 8003c7e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003c82:	9d06      	ldr	r5, [sp, #24]
 8003c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c88:	f7fc fed2 	bl	8000a30 <__aeabi_d2iz>
 8003c8c:	4606      	mov	r6, r0
 8003c8e:	f7fc fbb9 	bl	8000404 <__aeabi_i2d>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c9a:	f7fc fa65 	bl	8000168 <__aeabi_dsub>
 8003c9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003ca2:	3630      	adds	r6, #48	; 0x30
 8003ca4:	f805 6b01 	strb.w	r6, [r5], #1
 8003ca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cac:	f7fc fe82 	bl	80009b4 <__aeabi_dcmplt>
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d164      	bne.n	8003d7e <_dtoa_r+0x5f6>
 8003cb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003cb8:	2000      	movs	r0, #0
 8003cba:	4938      	ldr	r1, [pc, #224]	; (8003d9c <_dtoa_r+0x614>)
 8003cbc:	f7fc fa54 	bl	8000168 <__aeabi_dsub>
 8003cc0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003cc4:	f7fc fe76 	bl	80009b4 <__aeabi_dcmplt>
 8003cc8:	2800      	cmp	r0, #0
 8003cca:	f040 80b9 	bne.w	8003e40 <_dtoa_r+0x6b8>
 8003cce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003cd0:	429d      	cmp	r5, r3
 8003cd2:	f43f af7c 	beq.w	8003bce <_dtoa_r+0x446>
 8003cd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003cda:	2200      	movs	r2, #0
 8003cdc:	4b30      	ldr	r3, [pc, #192]	; (8003da0 <_dtoa_r+0x618>)
 8003cde:	f7fc fbf7 	bl	80004d0 <__aeabi_dmul>
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003ce8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cec:	4b2c      	ldr	r3, [pc, #176]	; (8003da0 <_dtoa_r+0x618>)
 8003cee:	f7fc fbef 	bl	80004d0 <__aeabi_dmul>
 8003cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cf6:	e7c5      	b.n	8003c84 <_dtoa_r+0x4fc>
 8003cf8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003cfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d00:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003d04:	f7fc fbe4 	bl	80004d0 <__aeabi_dmul>
 8003d08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003d0c:	9d06      	ldr	r5, [sp, #24]
 8003d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d12:	f7fc fe8d 	bl	8000a30 <__aeabi_d2iz>
 8003d16:	4606      	mov	r6, r0
 8003d18:	f7fc fb74 	bl	8000404 <__aeabi_i2d>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d24:	f7fc fa20 	bl	8000168 <__aeabi_dsub>
 8003d28:	3630      	adds	r6, #48	; 0x30
 8003d2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003d2c:	f805 6b01 	strb.w	r6, [r5], #1
 8003d30:	42ab      	cmp	r3, r5
 8003d32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d36:	f04f 0200 	mov.w	r2, #0
 8003d3a:	d124      	bne.n	8003d86 <_dtoa_r+0x5fe>
 8003d3c:	4b1b      	ldr	r3, [pc, #108]	; (8003dac <_dtoa_r+0x624>)
 8003d3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003d42:	f7fc fa13 	bl	800016c <__adddf3>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d4e:	f7fc fe4f 	bl	80009f0 <__aeabi_dcmpgt>
 8003d52:	2800      	cmp	r0, #0
 8003d54:	d174      	bne.n	8003e40 <_dtoa_r+0x6b8>
 8003d56:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003d5a:	2000      	movs	r0, #0
 8003d5c:	4913      	ldr	r1, [pc, #76]	; (8003dac <_dtoa_r+0x624>)
 8003d5e:	f7fc fa03 	bl	8000168 <__aeabi_dsub>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d6a:	f7fc fe23 	bl	80009b4 <__aeabi_dcmplt>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	f43f af2d 	beq.w	8003bce <_dtoa_r+0x446>
 8003d74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003d78:	1e6a      	subs	r2, r5, #1
 8003d7a:	2b30      	cmp	r3, #48	; 0x30
 8003d7c:	d001      	beq.n	8003d82 <_dtoa_r+0x5fa>
 8003d7e:	46bb      	mov	fp, r7
 8003d80:	e04d      	b.n	8003e1e <_dtoa_r+0x696>
 8003d82:	4615      	mov	r5, r2
 8003d84:	e7f6      	b.n	8003d74 <_dtoa_r+0x5ec>
 8003d86:	4b06      	ldr	r3, [pc, #24]	; (8003da0 <_dtoa_r+0x618>)
 8003d88:	f7fc fba2 	bl	80004d0 <__aeabi_dmul>
 8003d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d90:	e7bd      	b.n	8003d0e <_dtoa_r+0x586>
 8003d92:	bf00      	nop
 8003d94:	08005600 	.word	0x08005600
 8003d98:	080055d8 	.word	0x080055d8
 8003d9c:	3ff00000 	.word	0x3ff00000
 8003da0:	40240000 	.word	0x40240000
 8003da4:	401c0000 	.word	0x401c0000
 8003da8:	40140000 	.word	0x40140000
 8003dac:	3fe00000 	.word	0x3fe00000
 8003db0:	9d06      	ldr	r5, [sp, #24]
 8003db2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003db6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dba:	4630      	mov	r0, r6
 8003dbc:	4639      	mov	r1, r7
 8003dbe:	f7fc fcb1 	bl	8000724 <__aeabi_ddiv>
 8003dc2:	f7fc fe35 	bl	8000a30 <__aeabi_d2iz>
 8003dc6:	4680      	mov	r8, r0
 8003dc8:	f7fc fb1c 	bl	8000404 <__aeabi_i2d>
 8003dcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dd0:	f7fc fb7e 	bl	80004d0 <__aeabi_dmul>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4630      	mov	r0, r6
 8003dda:	4639      	mov	r1, r7
 8003ddc:	f7fc f9c4 	bl	8000168 <__aeabi_dsub>
 8003de0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8003de4:	f805 6b01 	strb.w	r6, [r5], #1
 8003de8:	9e06      	ldr	r6, [sp, #24]
 8003dea:	4602      	mov	r2, r0
 8003dec:	1bae      	subs	r6, r5, r6
 8003dee:	45b1      	cmp	r9, r6
 8003df0:	460b      	mov	r3, r1
 8003df2:	d137      	bne.n	8003e64 <_dtoa_r+0x6dc>
 8003df4:	f7fc f9ba 	bl	800016c <__adddf3>
 8003df8:	4606      	mov	r6, r0
 8003dfa:	460f      	mov	r7, r1
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	460b      	mov	r3, r1
 8003e00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e04:	f7fc fdd6 	bl	80009b4 <__aeabi_dcmplt>
 8003e08:	b9c8      	cbnz	r0, 8003e3e <_dtoa_r+0x6b6>
 8003e0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e0e:	4632      	mov	r2, r6
 8003e10:	463b      	mov	r3, r7
 8003e12:	f7fc fdc5 	bl	80009a0 <__aeabi_dcmpeq>
 8003e16:	b110      	cbz	r0, 8003e1e <_dtoa_r+0x696>
 8003e18:	f018 0f01 	tst.w	r8, #1
 8003e1c:	d10f      	bne.n	8003e3e <_dtoa_r+0x6b6>
 8003e1e:	4651      	mov	r1, sl
 8003e20:	4620      	mov	r0, r4
 8003e22:	f000 fd01 	bl	8004828 <_Bfree>
 8003e26:	2300      	movs	r3, #0
 8003e28:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003e2a:	702b      	strb	r3, [r5, #0]
 8003e2c:	f10b 0301 	add.w	r3, fp, #1
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f43f acec 	beq.w	8003812 <_dtoa_r+0x8a>
 8003e3a:	601d      	str	r5, [r3, #0]
 8003e3c:	e4e9      	b.n	8003812 <_dtoa_r+0x8a>
 8003e3e:	465f      	mov	r7, fp
 8003e40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003e44:	1e6b      	subs	r3, r5, #1
 8003e46:	2a39      	cmp	r2, #57	; 0x39
 8003e48:	d106      	bne.n	8003e58 <_dtoa_r+0x6d0>
 8003e4a:	9a06      	ldr	r2, [sp, #24]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d107      	bne.n	8003e60 <_dtoa_r+0x6d8>
 8003e50:	2330      	movs	r3, #48	; 0x30
 8003e52:	7013      	strb	r3, [r2, #0]
 8003e54:	4613      	mov	r3, r2
 8003e56:	3701      	adds	r7, #1
 8003e58:	781a      	ldrb	r2, [r3, #0]
 8003e5a:	3201      	adds	r2, #1
 8003e5c:	701a      	strb	r2, [r3, #0]
 8003e5e:	e78e      	b.n	8003d7e <_dtoa_r+0x5f6>
 8003e60:	461d      	mov	r5, r3
 8003e62:	e7ed      	b.n	8003e40 <_dtoa_r+0x6b8>
 8003e64:	2200      	movs	r2, #0
 8003e66:	4bb5      	ldr	r3, [pc, #724]	; (800413c <_dtoa_r+0x9b4>)
 8003e68:	f7fc fb32 	bl	80004d0 <__aeabi_dmul>
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	2300      	movs	r3, #0
 8003e70:	4606      	mov	r6, r0
 8003e72:	460f      	mov	r7, r1
 8003e74:	f7fc fd94 	bl	80009a0 <__aeabi_dcmpeq>
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d09c      	beq.n	8003db6 <_dtoa_r+0x62e>
 8003e7c:	e7cf      	b.n	8003e1e <_dtoa_r+0x696>
 8003e7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e80:	2a00      	cmp	r2, #0
 8003e82:	f000 8129 	beq.w	80040d8 <_dtoa_r+0x950>
 8003e86:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003e88:	2a01      	cmp	r2, #1
 8003e8a:	f300 810e 	bgt.w	80040aa <_dtoa_r+0x922>
 8003e8e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e90:	2a00      	cmp	r2, #0
 8003e92:	f000 8106 	beq.w	80040a2 <_dtoa_r+0x91a>
 8003e96:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003e9a:	4645      	mov	r5, r8
 8003e9c:	9e08      	ldr	r6, [sp, #32]
 8003e9e:	9a07      	ldr	r2, [sp, #28]
 8003ea0:	2101      	movs	r1, #1
 8003ea2:	441a      	add	r2, r3
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	4498      	add	r8, r3
 8003ea8:	9207      	str	r2, [sp, #28]
 8003eaa:	f000 fd5d 	bl	8004968 <__i2b>
 8003eae:	4607      	mov	r7, r0
 8003eb0:	2d00      	cmp	r5, #0
 8003eb2:	dd0b      	ble.n	8003ecc <_dtoa_r+0x744>
 8003eb4:	9b07      	ldr	r3, [sp, #28]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	dd08      	ble.n	8003ecc <_dtoa_r+0x744>
 8003eba:	42ab      	cmp	r3, r5
 8003ebc:	bfa8      	it	ge
 8003ebe:	462b      	movge	r3, r5
 8003ec0:	9a07      	ldr	r2, [sp, #28]
 8003ec2:	eba8 0803 	sub.w	r8, r8, r3
 8003ec6:	1aed      	subs	r5, r5, r3
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	9307      	str	r3, [sp, #28]
 8003ecc:	9b08      	ldr	r3, [sp, #32]
 8003ece:	b1fb      	cbz	r3, 8003f10 <_dtoa_r+0x788>
 8003ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 8104 	beq.w	80040e0 <_dtoa_r+0x958>
 8003ed8:	2e00      	cmp	r6, #0
 8003eda:	dd11      	ble.n	8003f00 <_dtoa_r+0x778>
 8003edc:	4639      	mov	r1, r7
 8003ede:	4632      	mov	r2, r6
 8003ee0:	4620      	mov	r0, r4
 8003ee2:	f000 fdd7 	bl	8004a94 <__pow5mult>
 8003ee6:	4652      	mov	r2, sl
 8003ee8:	4601      	mov	r1, r0
 8003eea:	4607      	mov	r7, r0
 8003eec:	4620      	mov	r0, r4
 8003eee:	f000 fd44 	bl	800497a <__multiply>
 8003ef2:	4651      	mov	r1, sl
 8003ef4:	900a      	str	r0, [sp, #40]	; 0x28
 8003ef6:	4620      	mov	r0, r4
 8003ef8:	f000 fc96 	bl	8004828 <_Bfree>
 8003efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003efe:	469a      	mov	sl, r3
 8003f00:	9b08      	ldr	r3, [sp, #32]
 8003f02:	1b9a      	subs	r2, r3, r6
 8003f04:	d004      	beq.n	8003f10 <_dtoa_r+0x788>
 8003f06:	4651      	mov	r1, sl
 8003f08:	4620      	mov	r0, r4
 8003f0a:	f000 fdc3 	bl	8004a94 <__pow5mult>
 8003f0e:	4682      	mov	sl, r0
 8003f10:	2101      	movs	r1, #1
 8003f12:	4620      	mov	r0, r4
 8003f14:	f000 fd28 	bl	8004968 <__i2b>
 8003f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f1a:	4606      	mov	r6, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f340 80e1 	ble.w	80040e4 <_dtoa_r+0x95c>
 8003f22:	461a      	mov	r2, r3
 8003f24:	4601      	mov	r1, r0
 8003f26:	4620      	mov	r0, r4
 8003f28:	f000 fdb4 	bl	8004a94 <__pow5mult>
 8003f2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003f2e:	4606      	mov	r6, r0
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	f340 80da 	ble.w	80040ea <_dtoa_r+0x962>
 8003f36:	2300      	movs	r3, #0
 8003f38:	9308      	str	r3, [sp, #32]
 8003f3a:	6933      	ldr	r3, [r6, #16]
 8003f3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003f40:	6918      	ldr	r0, [r3, #16]
 8003f42:	f000 fcc3 	bl	80048cc <__hi0bits>
 8003f46:	f1c0 0020 	rsb	r0, r0, #32
 8003f4a:	9b07      	ldr	r3, [sp, #28]
 8003f4c:	4418      	add	r0, r3
 8003f4e:	f010 001f 	ands.w	r0, r0, #31
 8003f52:	f000 80f0 	beq.w	8004136 <_dtoa_r+0x9ae>
 8003f56:	f1c0 0320 	rsb	r3, r0, #32
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	f340 80e2 	ble.w	8004124 <_dtoa_r+0x99c>
 8003f60:	9b07      	ldr	r3, [sp, #28]
 8003f62:	f1c0 001c 	rsb	r0, r0, #28
 8003f66:	4480      	add	r8, r0
 8003f68:	4405      	add	r5, r0
 8003f6a:	4403      	add	r3, r0
 8003f6c:	9307      	str	r3, [sp, #28]
 8003f6e:	f1b8 0f00 	cmp.w	r8, #0
 8003f72:	dd05      	ble.n	8003f80 <_dtoa_r+0x7f8>
 8003f74:	4651      	mov	r1, sl
 8003f76:	4642      	mov	r2, r8
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f000 fdd9 	bl	8004b30 <__lshift>
 8003f7e:	4682      	mov	sl, r0
 8003f80:	9b07      	ldr	r3, [sp, #28]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	dd05      	ble.n	8003f92 <_dtoa_r+0x80a>
 8003f86:	4631      	mov	r1, r6
 8003f88:	461a      	mov	r2, r3
 8003f8a:	4620      	mov	r0, r4
 8003f8c:	f000 fdd0 	bl	8004b30 <__lshift>
 8003f90:	4606      	mov	r6, r0
 8003f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 80d3 	beq.w	8004140 <_dtoa_r+0x9b8>
 8003f9a:	4631      	mov	r1, r6
 8003f9c:	4650      	mov	r0, sl
 8003f9e:	f000 fe18 	bl	8004bd2 <__mcmp>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	f280 80cc 	bge.w	8004140 <_dtoa_r+0x9b8>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	4651      	mov	r1, sl
 8003fac:	220a      	movs	r2, #10
 8003fae:	4620      	mov	r0, r4
 8003fb0:	f000 fc51 	bl	8004856 <__multadd>
 8003fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fb6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8003fba:	4682      	mov	sl, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 81a9 	beq.w	8004314 <_dtoa_r+0xb8c>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	4639      	mov	r1, r7
 8003fc6:	220a      	movs	r2, #10
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f000 fc44 	bl	8004856 <__multadd>
 8003fce:	9b04      	ldr	r3, [sp, #16]
 8003fd0:	4607      	mov	r7, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	dc03      	bgt.n	8003fde <_dtoa_r+0x856>
 8003fd6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	f300 80b9 	bgt.w	8004150 <_dtoa_r+0x9c8>
 8003fde:	2d00      	cmp	r5, #0
 8003fe0:	dd05      	ble.n	8003fee <_dtoa_r+0x866>
 8003fe2:	4639      	mov	r1, r7
 8003fe4:	462a      	mov	r2, r5
 8003fe6:	4620      	mov	r0, r4
 8003fe8:	f000 fda2 	bl	8004b30 <__lshift>
 8003fec:	4607      	mov	r7, r0
 8003fee:	9b08      	ldr	r3, [sp, #32]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 8110 	beq.w	8004216 <_dtoa_r+0xa8e>
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	f000 fbe1 	bl	80047c0 <_Balloc>
 8003ffe:	4605      	mov	r5, r0
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	f107 010c 	add.w	r1, r7, #12
 8004006:	3202      	adds	r2, #2
 8004008:	0092      	lsls	r2, r2, #2
 800400a:	300c      	adds	r0, #12
 800400c:	f000 fbc0 	bl	8004790 <memcpy>
 8004010:	2201      	movs	r2, #1
 8004012:	4629      	mov	r1, r5
 8004014:	4620      	mov	r0, r4
 8004016:	f000 fd8b 	bl	8004b30 <__lshift>
 800401a:	9707      	str	r7, [sp, #28]
 800401c:	4607      	mov	r7, r0
 800401e:	9b02      	ldr	r3, [sp, #8]
 8004020:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	9308      	str	r3, [sp, #32]
 800402a:	4631      	mov	r1, r6
 800402c:	4650      	mov	r0, sl
 800402e:	f7ff fb1f 	bl	8003670 <quorem>
 8004032:	9907      	ldr	r1, [sp, #28]
 8004034:	4605      	mov	r5, r0
 8004036:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800403a:	4650      	mov	r0, sl
 800403c:	f000 fdc9 	bl	8004bd2 <__mcmp>
 8004040:	463a      	mov	r2, r7
 8004042:	9002      	str	r0, [sp, #8]
 8004044:	4631      	mov	r1, r6
 8004046:	4620      	mov	r0, r4
 8004048:	f000 fddd 	bl	8004c06 <__mdiff>
 800404c:	68c3      	ldr	r3, [r0, #12]
 800404e:	4602      	mov	r2, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	f040 80e2 	bne.w	800421a <_dtoa_r+0xa92>
 8004056:	4601      	mov	r1, r0
 8004058:	9009      	str	r0, [sp, #36]	; 0x24
 800405a:	4650      	mov	r0, sl
 800405c:	f000 fdb9 	bl	8004bd2 <__mcmp>
 8004060:	4603      	mov	r3, r0
 8004062:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004064:	4611      	mov	r1, r2
 8004066:	4620      	mov	r0, r4
 8004068:	9309      	str	r3, [sp, #36]	; 0x24
 800406a:	f000 fbdd 	bl	8004828 <_Bfree>
 800406e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004070:	2b00      	cmp	r3, #0
 8004072:	f040 80d4 	bne.w	800421e <_dtoa_r+0xa96>
 8004076:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004078:	2a00      	cmp	r2, #0
 800407a:	f040 80d0 	bne.w	800421e <_dtoa_r+0xa96>
 800407e:	9a08      	ldr	r2, [sp, #32]
 8004080:	2a00      	cmp	r2, #0
 8004082:	f040 80cc 	bne.w	800421e <_dtoa_r+0xa96>
 8004086:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800408a:	f000 80e8 	beq.w	800425e <_dtoa_r+0xad6>
 800408e:	9b02      	ldr	r3, [sp, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	dd01      	ble.n	8004098 <_dtoa_r+0x910>
 8004094:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004098:	f108 0501 	add.w	r5, r8, #1
 800409c:	f888 9000 	strb.w	r9, [r8]
 80040a0:	e06b      	b.n	800417a <_dtoa_r+0x9f2>
 80040a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80040a4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80040a8:	e6f7      	b.n	8003e9a <_dtoa_r+0x712>
 80040aa:	9b08      	ldr	r3, [sp, #32]
 80040ac:	f109 36ff 	add.w	r6, r9, #4294967295	; 0xffffffff
 80040b0:	42b3      	cmp	r3, r6
 80040b2:	bfb7      	itett	lt
 80040b4:	9b08      	ldrlt	r3, [sp, #32]
 80040b6:	1b9e      	subge	r6, r3, r6
 80040b8:	1af2      	sublt	r2, r6, r3
 80040ba:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80040bc:	bfbf      	itttt	lt
 80040be:	9608      	strlt	r6, [sp, #32]
 80040c0:	189b      	addlt	r3, r3, r2
 80040c2:	930c      	strlt	r3, [sp, #48]	; 0x30
 80040c4:	2600      	movlt	r6, #0
 80040c6:	f1b9 0f00 	cmp.w	r9, #0
 80040ca:	bfb9      	ittee	lt
 80040cc:	eba8 0509 	sublt.w	r5, r8, r9
 80040d0:	2300      	movlt	r3, #0
 80040d2:	4645      	movge	r5, r8
 80040d4:	464b      	movge	r3, r9
 80040d6:	e6e2      	b.n	8003e9e <_dtoa_r+0x716>
 80040d8:	9e08      	ldr	r6, [sp, #32]
 80040da:	4645      	mov	r5, r8
 80040dc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80040de:	e6e7      	b.n	8003eb0 <_dtoa_r+0x728>
 80040e0:	9a08      	ldr	r2, [sp, #32]
 80040e2:	e710      	b.n	8003f06 <_dtoa_r+0x77e>
 80040e4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	dc18      	bgt.n	800411c <_dtoa_r+0x994>
 80040ea:	9b02      	ldr	r3, [sp, #8]
 80040ec:	b9b3      	cbnz	r3, 800411c <_dtoa_r+0x994>
 80040ee:	9b03      	ldr	r3, [sp, #12]
 80040f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f4:	b9a3      	cbnz	r3, 8004120 <_dtoa_r+0x998>
 80040f6:	9b03      	ldr	r3, [sp, #12]
 80040f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80040fc:	0d1b      	lsrs	r3, r3, #20
 80040fe:	051b      	lsls	r3, r3, #20
 8004100:	b12b      	cbz	r3, 800410e <_dtoa_r+0x986>
 8004102:	9b07      	ldr	r3, [sp, #28]
 8004104:	f108 0801 	add.w	r8, r8, #1
 8004108:	3301      	adds	r3, #1
 800410a:	9307      	str	r3, [sp, #28]
 800410c:	2301      	movs	r3, #1
 800410e:	9308      	str	r3, [sp, #32]
 8004110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004112:	2b00      	cmp	r3, #0
 8004114:	f47f af11 	bne.w	8003f3a <_dtoa_r+0x7b2>
 8004118:	2001      	movs	r0, #1
 800411a:	e716      	b.n	8003f4a <_dtoa_r+0x7c2>
 800411c:	2300      	movs	r3, #0
 800411e:	e7f6      	b.n	800410e <_dtoa_r+0x986>
 8004120:	9b02      	ldr	r3, [sp, #8]
 8004122:	e7f4      	b.n	800410e <_dtoa_r+0x986>
 8004124:	f43f af23 	beq.w	8003f6e <_dtoa_r+0x7e6>
 8004128:	9a07      	ldr	r2, [sp, #28]
 800412a:	331c      	adds	r3, #28
 800412c:	441a      	add	r2, r3
 800412e:	4498      	add	r8, r3
 8004130:	441d      	add	r5, r3
 8004132:	4613      	mov	r3, r2
 8004134:	e71a      	b.n	8003f6c <_dtoa_r+0x7e4>
 8004136:	4603      	mov	r3, r0
 8004138:	e7f6      	b.n	8004128 <_dtoa_r+0x9a0>
 800413a:	bf00      	nop
 800413c:	40240000 	.word	0x40240000
 8004140:	f1b9 0f00 	cmp.w	r9, #0
 8004144:	dc33      	bgt.n	80041ae <_dtoa_r+0xa26>
 8004146:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004148:	2b02      	cmp	r3, #2
 800414a:	dd30      	ble.n	80041ae <_dtoa_r+0xa26>
 800414c:	f8cd 9010 	str.w	r9, [sp, #16]
 8004150:	9b04      	ldr	r3, [sp, #16]
 8004152:	b963      	cbnz	r3, 800416e <_dtoa_r+0x9e6>
 8004154:	4631      	mov	r1, r6
 8004156:	2205      	movs	r2, #5
 8004158:	4620      	mov	r0, r4
 800415a:	f000 fb7c 	bl	8004856 <__multadd>
 800415e:	4601      	mov	r1, r0
 8004160:	4606      	mov	r6, r0
 8004162:	4650      	mov	r0, sl
 8004164:	f000 fd35 	bl	8004bd2 <__mcmp>
 8004168:	2800      	cmp	r0, #0
 800416a:	f73f ad5c 	bgt.w	8003c26 <_dtoa_r+0x49e>
 800416e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004170:	9d06      	ldr	r5, [sp, #24]
 8004172:	ea6f 0b03 	mvn.w	fp, r3
 8004176:	2300      	movs	r3, #0
 8004178:	9307      	str	r3, [sp, #28]
 800417a:	4631      	mov	r1, r6
 800417c:	4620      	mov	r0, r4
 800417e:	f000 fb53 	bl	8004828 <_Bfree>
 8004182:	2f00      	cmp	r7, #0
 8004184:	f43f ae4b 	beq.w	8003e1e <_dtoa_r+0x696>
 8004188:	9b07      	ldr	r3, [sp, #28]
 800418a:	b12b      	cbz	r3, 8004198 <_dtoa_r+0xa10>
 800418c:	42bb      	cmp	r3, r7
 800418e:	d003      	beq.n	8004198 <_dtoa_r+0xa10>
 8004190:	4619      	mov	r1, r3
 8004192:	4620      	mov	r0, r4
 8004194:	f000 fb48 	bl	8004828 <_Bfree>
 8004198:	4639      	mov	r1, r7
 800419a:	4620      	mov	r0, r4
 800419c:	f000 fb44 	bl	8004828 <_Bfree>
 80041a0:	e63d      	b.n	8003e1e <_dtoa_r+0x696>
 80041a2:	2600      	movs	r6, #0
 80041a4:	4637      	mov	r7, r6
 80041a6:	e7e2      	b.n	800416e <_dtoa_r+0x9e6>
 80041a8:	46bb      	mov	fp, r7
 80041aa:	4637      	mov	r7, r6
 80041ac:	e53b      	b.n	8003c26 <_dtoa_r+0x49e>
 80041ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041b0:	f8cd 9010 	str.w	r9, [sp, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f47f af12 	bne.w	8003fde <_dtoa_r+0x856>
 80041ba:	9d06      	ldr	r5, [sp, #24]
 80041bc:	4631      	mov	r1, r6
 80041be:	4650      	mov	r0, sl
 80041c0:	f7ff fa56 	bl	8003670 <quorem>
 80041c4:	9b06      	ldr	r3, [sp, #24]
 80041c6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80041ca:	f805 9b01 	strb.w	r9, [r5], #1
 80041ce:	9a04      	ldr	r2, [sp, #16]
 80041d0:	1aeb      	subs	r3, r5, r3
 80041d2:	429a      	cmp	r2, r3
 80041d4:	f300 8081 	bgt.w	80042da <_dtoa_r+0xb52>
 80041d8:	9b06      	ldr	r3, [sp, #24]
 80041da:	2a01      	cmp	r2, #1
 80041dc:	bfac      	ite	ge
 80041de:	189b      	addge	r3, r3, r2
 80041e0:	3301      	addlt	r3, #1
 80041e2:	4698      	mov	r8, r3
 80041e4:	2300      	movs	r3, #0
 80041e6:	9307      	str	r3, [sp, #28]
 80041e8:	4651      	mov	r1, sl
 80041ea:	2201      	movs	r2, #1
 80041ec:	4620      	mov	r0, r4
 80041ee:	f000 fc9f 	bl	8004b30 <__lshift>
 80041f2:	4631      	mov	r1, r6
 80041f4:	4682      	mov	sl, r0
 80041f6:	f000 fcec 	bl	8004bd2 <__mcmp>
 80041fa:	2800      	cmp	r0, #0
 80041fc:	dc34      	bgt.n	8004268 <_dtoa_r+0xae0>
 80041fe:	d102      	bne.n	8004206 <_dtoa_r+0xa7e>
 8004200:	f019 0f01 	tst.w	r9, #1
 8004204:	d130      	bne.n	8004268 <_dtoa_r+0xae0>
 8004206:	4645      	mov	r5, r8
 8004208:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800420c:	1e6a      	subs	r2, r5, #1
 800420e:	2b30      	cmp	r3, #48	; 0x30
 8004210:	d1b3      	bne.n	800417a <_dtoa_r+0x9f2>
 8004212:	4615      	mov	r5, r2
 8004214:	e7f8      	b.n	8004208 <_dtoa_r+0xa80>
 8004216:	4638      	mov	r0, r7
 8004218:	e6ff      	b.n	800401a <_dtoa_r+0x892>
 800421a:	2301      	movs	r3, #1
 800421c:	e722      	b.n	8004064 <_dtoa_r+0x8dc>
 800421e:	9a02      	ldr	r2, [sp, #8]
 8004220:	2a00      	cmp	r2, #0
 8004222:	db04      	blt.n	800422e <_dtoa_r+0xaa6>
 8004224:	d128      	bne.n	8004278 <_dtoa_r+0xaf0>
 8004226:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004228:	bb32      	cbnz	r2, 8004278 <_dtoa_r+0xaf0>
 800422a:	9a08      	ldr	r2, [sp, #32]
 800422c:	bb22      	cbnz	r2, 8004278 <_dtoa_r+0xaf0>
 800422e:	2b00      	cmp	r3, #0
 8004230:	f77f af32 	ble.w	8004098 <_dtoa_r+0x910>
 8004234:	4651      	mov	r1, sl
 8004236:	2201      	movs	r2, #1
 8004238:	4620      	mov	r0, r4
 800423a:	f000 fc79 	bl	8004b30 <__lshift>
 800423e:	4631      	mov	r1, r6
 8004240:	4682      	mov	sl, r0
 8004242:	f000 fcc6 	bl	8004bd2 <__mcmp>
 8004246:	2800      	cmp	r0, #0
 8004248:	dc05      	bgt.n	8004256 <_dtoa_r+0xace>
 800424a:	f47f af25 	bne.w	8004098 <_dtoa_r+0x910>
 800424e:	f019 0f01 	tst.w	r9, #1
 8004252:	f43f af21 	beq.w	8004098 <_dtoa_r+0x910>
 8004256:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800425a:	f47f af1b 	bne.w	8004094 <_dtoa_r+0x90c>
 800425e:	2339      	movs	r3, #57	; 0x39
 8004260:	f108 0801 	add.w	r8, r8, #1
 8004264:	f808 3c01 	strb.w	r3, [r8, #-1]
 8004268:	4645      	mov	r5, r8
 800426a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800426e:	1e6a      	subs	r2, r5, #1
 8004270:	2b39      	cmp	r3, #57	; 0x39
 8004272:	d03a      	beq.n	80042ea <_dtoa_r+0xb62>
 8004274:	3301      	adds	r3, #1
 8004276:	e03f      	b.n	80042f8 <_dtoa_r+0xb70>
 8004278:	2b00      	cmp	r3, #0
 800427a:	f108 0501 	add.w	r5, r8, #1
 800427e:	dd05      	ble.n	800428c <_dtoa_r+0xb04>
 8004280:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004284:	d0eb      	beq.n	800425e <_dtoa_r+0xad6>
 8004286:	f109 0901 	add.w	r9, r9, #1
 800428a:	e707      	b.n	800409c <_dtoa_r+0x914>
 800428c:	9b06      	ldr	r3, [sp, #24]
 800428e:	9a04      	ldr	r2, [sp, #16]
 8004290:	1aeb      	subs	r3, r5, r3
 8004292:	4293      	cmp	r3, r2
 8004294:	46a8      	mov	r8, r5
 8004296:	f805 9c01 	strb.w	r9, [r5, #-1]
 800429a:	d0a5      	beq.n	80041e8 <_dtoa_r+0xa60>
 800429c:	4651      	mov	r1, sl
 800429e:	2300      	movs	r3, #0
 80042a0:	220a      	movs	r2, #10
 80042a2:	4620      	mov	r0, r4
 80042a4:	f000 fad7 	bl	8004856 <__multadd>
 80042a8:	9b07      	ldr	r3, [sp, #28]
 80042aa:	4682      	mov	sl, r0
 80042ac:	42bb      	cmp	r3, r7
 80042ae:	f04f 020a 	mov.w	r2, #10
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	9907      	ldr	r1, [sp, #28]
 80042b8:	4620      	mov	r0, r4
 80042ba:	d104      	bne.n	80042c6 <_dtoa_r+0xb3e>
 80042bc:	f000 facb 	bl	8004856 <__multadd>
 80042c0:	9007      	str	r0, [sp, #28]
 80042c2:	4607      	mov	r7, r0
 80042c4:	e6b1      	b.n	800402a <_dtoa_r+0x8a2>
 80042c6:	f000 fac6 	bl	8004856 <__multadd>
 80042ca:	2300      	movs	r3, #0
 80042cc:	9007      	str	r0, [sp, #28]
 80042ce:	220a      	movs	r2, #10
 80042d0:	4639      	mov	r1, r7
 80042d2:	4620      	mov	r0, r4
 80042d4:	f000 fabf 	bl	8004856 <__multadd>
 80042d8:	e7f3      	b.n	80042c2 <_dtoa_r+0xb3a>
 80042da:	4651      	mov	r1, sl
 80042dc:	2300      	movs	r3, #0
 80042de:	220a      	movs	r2, #10
 80042e0:	4620      	mov	r0, r4
 80042e2:	f000 fab8 	bl	8004856 <__multadd>
 80042e6:	4682      	mov	sl, r0
 80042e8:	e768      	b.n	80041bc <_dtoa_r+0xa34>
 80042ea:	9b06      	ldr	r3, [sp, #24]
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d105      	bne.n	80042fc <_dtoa_r+0xb74>
 80042f0:	2331      	movs	r3, #49	; 0x31
 80042f2:	9a06      	ldr	r2, [sp, #24]
 80042f4:	f10b 0b01 	add.w	fp, fp, #1
 80042f8:	7013      	strb	r3, [r2, #0]
 80042fa:	e73e      	b.n	800417a <_dtoa_r+0x9f2>
 80042fc:	4615      	mov	r5, r2
 80042fe:	e7b4      	b.n	800426a <_dtoa_r+0xae2>
 8004300:	4b09      	ldr	r3, [pc, #36]	; (8004328 <_dtoa_r+0xba0>)
 8004302:	f7ff baa3 	b.w	800384c <_dtoa_r+0xc4>
 8004306:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004308:	2b00      	cmp	r3, #0
 800430a:	f47f aa7d 	bne.w	8003808 <_dtoa_r+0x80>
 800430e:	4b07      	ldr	r3, [pc, #28]	; (800432c <_dtoa_r+0xba4>)
 8004310:	f7ff ba9c 	b.w	800384c <_dtoa_r+0xc4>
 8004314:	9b04      	ldr	r3, [sp, #16]
 8004316:	2b00      	cmp	r3, #0
 8004318:	f73f af4f 	bgt.w	80041ba <_dtoa_r+0xa32>
 800431c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800431e:	2b02      	cmp	r3, #2
 8004320:	f77f af4b 	ble.w	80041ba <_dtoa_r+0xa32>
 8004324:	e714      	b.n	8004150 <_dtoa_r+0x9c8>
 8004326:	bf00      	nop
 8004328:	080055a6 	.word	0x080055a6
 800432c:	080055c8 	.word	0x080055c8

08004330 <_localeconv_r>:
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <_localeconv_r+0x14>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6a18      	ldr	r0, [r3, #32]
 8004336:	4b04      	ldr	r3, [pc, #16]	; (8004348 <_localeconv_r+0x18>)
 8004338:	2800      	cmp	r0, #0
 800433a:	bf08      	it	eq
 800433c:	4618      	moveq	r0, r3
 800433e:	30f0      	adds	r0, #240	; 0xf0
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	2000000c 	.word	0x2000000c
 8004348:	20000510 	.word	0x20000510

0800434c <malloc>:
 800434c:	4b02      	ldr	r3, [pc, #8]	; (8004358 <malloc+0xc>)
 800434e:	4601      	mov	r1, r0
 8004350:	6818      	ldr	r0, [r3, #0]
 8004352:	f000 b803 	b.w	800435c <_malloc_r>
 8004356:	bf00      	nop
 8004358:	2000000c 	.word	0x2000000c

0800435c <_malloc_r>:
 800435c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004360:	f101 040b 	add.w	r4, r1, #11
 8004364:	2c16      	cmp	r4, #22
 8004366:	4681      	mov	r9, r0
 8004368:	d907      	bls.n	800437a <_malloc_r+0x1e>
 800436a:	f034 0407 	bics.w	r4, r4, #7
 800436e:	d505      	bpl.n	800437c <_malloc_r+0x20>
 8004370:	230c      	movs	r3, #12
 8004372:	f8c9 3000 	str.w	r3, [r9]
 8004376:	2600      	movs	r6, #0
 8004378:	e131      	b.n	80045de <_malloc_r+0x282>
 800437a:	2410      	movs	r4, #16
 800437c:	428c      	cmp	r4, r1
 800437e:	d3f7      	bcc.n	8004370 <_malloc_r+0x14>
 8004380:	4648      	mov	r0, r9
 8004382:	f000 fa11 	bl	80047a8 <__malloc_lock>
 8004386:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800438a:	4d9b      	ldr	r5, [pc, #620]	; (80045f8 <_malloc_r+0x29c>)
 800438c:	d236      	bcs.n	80043fc <_malloc_r+0xa0>
 800438e:	f104 0208 	add.w	r2, r4, #8
 8004392:	442a      	add	r2, r5
 8004394:	6856      	ldr	r6, [r2, #4]
 8004396:	f1a2 0108 	sub.w	r1, r2, #8
 800439a:	428e      	cmp	r6, r1
 800439c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80043a0:	d102      	bne.n	80043a8 <_malloc_r+0x4c>
 80043a2:	68d6      	ldr	r6, [r2, #12]
 80043a4:	42b2      	cmp	r2, r6
 80043a6:	d010      	beq.n	80043ca <_malloc_r+0x6e>
 80043a8:	6873      	ldr	r3, [r6, #4]
 80043aa:	68f2      	ldr	r2, [r6, #12]
 80043ac:	68b1      	ldr	r1, [r6, #8]
 80043ae:	f023 0303 	bic.w	r3, r3, #3
 80043b2:	60ca      	str	r2, [r1, #12]
 80043b4:	4433      	add	r3, r6
 80043b6:	6091      	str	r1, [r2, #8]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	605a      	str	r2, [r3, #4]
 80043c0:	4648      	mov	r0, r9
 80043c2:	f000 f9f7 	bl	80047b4 <__malloc_unlock>
 80043c6:	3608      	adds	r6, #8
 80043c8:	e109      	b.n	80045de <_malloc_r+0x282>
 80043ca:	3302      	adds	r3, #2
 80043cc:	4a8b      	ldr	r2, [pc, #556]	; (80045fc <_malloc_r+0x2a0>)
 80043ce:	692e      	ldr	r6, [r5, #16]
 80043d0:	4611      	mov	r1, r2
 80043d2:	4296      	cmp	r6, r2
 80043d4:	d06d      	beq.n	80044b2 <_malloc_r+0x156>
 80043d6:	6870      	ldr	r0, [r6, #4]
 80043d8:	f020 0003 	bic.w	r0, r0, #3
 80043dc:	1b07      	subs	r7, r0, r4
 80043de:	2f0f      	cmp	r7, #15
 80043e0:	dd47      	ble.n	8004472 <_malloc_r+0x116>
 80043e2:	1933      	adds	r3, r6, r4
 80043e4:	f044 0401 	orr.w	r4, r4, #1
 80043e8:	6074      	str	r4, [r6, #4]
 80043ea:	616b      	str	r3, [r5, #20]
 80043ec:	612b      	str	r3, [r5, #16]
 80043ee:	60da      	str	r2, [r3, #12]
 80043f0:	609a      	str	r2, [r3, #8]
 80043f2:	f047 0201 	orr.w	r2, r7, #1
 80043f6:	605a      	str	r2, [r3, #4]
 80043f8:	5037      	str	r7, [r6, r0]
 80043fa:	e7e1      	b.n	80043c0 <_malloc_r+0x64>
 80043fc:	0a63      	lsrs	r3, r4, #9
 80043fe:	d02a      	beq.n	8004456 <_malloc_r+0xfa>
 8004400:	2b04      	cmp	r3, #4
 8004402:	d812      	bhi.n	800442a <_malloc_r+0xce>
 8004404:	09a3      	lsrs	r3, r4, #6
 8004406:	3338      	adds	r3, #56	; 0x38
 8004408:	1c5a      	adds	r2, r3, #1
 800440a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800440e:	6856      	ldr	r6, [r2, #4]
 8004410:	f1a2 0008 	sub.w	r0, r2, #8
 8004414:	4286      	cmp	r6, r0
 8004416:	d006      	beq.n	8004426 <_malloc_r+0xca>
 8004418:	6872      	ldr	r2, [r6, #4]
 800441a:	f022 0203 	bic.w	r2, r2, #3
 800441e:	1b11      	subs	r1, r2, r4
 8004420:	290f      	cmp	r1, #15
 8004422:	dd1c      	ble.n	800445e <_malloc_r+0x102>
 8004424:	3b01      	subs	r3, #1
 8004426:	3301      	adds	r3, #1
 8004428:	e7d0      	b.n	80043cc <_malloc_r+0x70>
 800442a:	2b14      	cmp	r3, #20
 800442c:	d801      	bhi.n	8004432 <_malloc_r+0xd6>
 800442e:	335b      	adds	r3, #91	; 0x5b
 8004430:	e7ea      	b.n	8004408 <_malloc_r+0xac>
 8004432:	2b54      	cmp	r3, #84	; 0x54
 8004434:	d802      	bhi.n	800443c <_malloc_r+0xe0>
 8004436:	0b23      	lsrs	r3, r4, #12
 8004438:	336e      	adds	r3, #110	; 0x6e
 800443a:	e7e5      	b.n	8004408 <_malloc_r+0xac>
 800443c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004440:	d802      	bhi.n	8004448 <_malloc_r+0xec>
 8004442:	0be3      	lsrs	r3, r4, #15
 8004444:	3377      	adds	r3, #119	; 0x77
 8004446:	e7df      	b.n	8004408 <_malloc_r+0xac>
 8004448:	f240 5254 	movw	r2, #1364	; 0x554
 800444c:	4293      	cmp	r3, r2
 800444e:	d804      	bhi.n	800445a <_malloc_r+0xfe>
 8004450:	0ca3      	lsrs	r3, r4, #18
 8004452:	337c      	adds	r3, #124	; 0x7c
 8004454:	e7d8      	b.n	8004408 <_malloc_r+0xac>
 8004456:	233f      	movs	r3, #63	; 0x3f
 8004458:	e7d6      	b.n	8004408 <_malloc_r+0xac>
 800445a:	237e      	movs	r3, #126	; 0x7e
 800445c:	e7d4      	b.n	8004408 <_malloc_r+0xac>
 800445e:	2900      	cmp	r1, #0
 8004460:	68f1      	ldr	r1, [r6, #12]
 8004462:	db04      	blt.n	800446e <_malloc_r+0x112>
 8004464:	68b3      	ldr	r3, [r6, #8]
 8004466:	60d9      	str	r1, [r3, #12]
 8004468:	608b      	str	r3, [r1, #8]
 800446a:	18b3      	adds	r3, r6, r2
 800446c:	e7a4      	b.n	80043b8 <_malloc_r+0x5c>
 800446e:	460e      	mov	r6, r1
 8004470:	e7d0      	b.n	8004414 <_malloc_r+0xb8>
 8004472:	2f00      	cmp	r7, #0
 8004474:	616a      	str	r2, [r5, #20]
 8004476:	612a      	str	r2, [r5, #16]
 8004478:	db05      	blt.n	8004486 <_malloc_r+0x12a>
 800447a:	4430      	add	r0, r6
 800447c:	6843      	ldr	r3, [r0, #4]
 800447e:	f043 0301 	orr.w	r3, r3, #1
 8004482:	6043      	str	r3, [r0, #4]
 8004484:	e79c      	b.n	80043c0 <_malloc_r+0x64>
 8004486:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800448a:	d244      	bcs.n	8004516 <_malloc_r+0x1ba>
 800448c:	2201      	movs	r2, #1
 800448e:	08c0      	lsrs	r0, r0, #3
 8004490:	1087      	asrs	r7, r0, #2
 8004492:	fa02 f707 	lsl.w	r7, r2, r7
 8004496:	686a      	ldr	r2, [r5, #4]
 8004498:	3001      	adds	r0, #1
 800449a:	433a      	orrs	r2, r7
 800449c:	606a      	str	r2, [r5, #4]
 800449e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80044a2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80044a6:	3a08      	subs	r2, #8
 80044a8:	60f2      	str	r2, [r6, #12]
 80044aa:	60b7      	str	r7, [r6, #8]
 80044ac:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80044b0:	60fe      	str	r6, [r7, #12]
 80044b2:	2001      	movs	r0, #1
 80044b4:	109a      	asrs	r2, r3, #2
 80044b6:	fa00 f202 	lsl.w	r2, r0, r2
 80044ba:	6868      	ldr	r0, [r5, #4]
 80044bc:	4282      	cmp	r2, r0
 80044be:	f200 809f 	bhi.w	8004600 <_malloc_r+0x2a4>
 80044c2:	4202      	tst	r2, r0
 80044c4:	d106      	bne.n	80044d4 <_malloc_r+0x178>
 80044c6:	f023 0303 	bic.w	r3, r3, #3
 80044ca:	0052      	lsls	r2, r2, #1
 80044cc:	4202      	tst	r2, r0
 80044ce:	f103 0304 	add.w	r3, r3, #4
 80044d2:	d0fa      	beq.n	80044ca <_malloc_r+0x16e>
 80044d4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80044d8:	46e0      	mov	r8, ip
 80044da:	469e      	mov	lr, r3
 80044dc:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80044e0:	4546      	cmp	r6, r8
 80044e2:	d153      	bne.n	800458c <_malloc_r+0x230>
 80044e4:	f10e 0e01 	add.w	lr, lr, #1
 80044e8:	f01e 0f03 	tst.w	lr, #3
 80044ec:	f108 0808 	add.w	r8, r8, #8
 80044f0:	d1f4      	bne.n	80044dc <_malloc_r+0x180>
 80044f2:	0798      	lsls	r0, r3, #30
 80044f4:	d179      	bne.n	80045ea <_malloc_r+0x28e>
 80044f6:	686b      	ldr	r3, [r5, #4]
 80044f8:	ea23 0302 	bic.w	r3, r3, r2
 80044fc:	606b      	str	r3, [r5, #4]
 80044fe:	6868      	ldr	r0, [r5, #4]
 8004500:	0052      	lsls	r2, r2, #1
 8004502:	4282      	cmp	r2, r0
 8004504:	d87c      	bhi.n	8004600 <_malloc_r+0x2a4>
 8004506:	2a00      	cmp	r2, #0
 8004508:	d07a      	beq.n	8004600 <_malloc_r+0x2a4>
 800450a:	4673      	mov	r3, lr
 800450c:	4202      	tst	r2, r0
 800450e:	d1e1      	bne.n	80044d4 <_malloc_r+0x178>
 8004510:	3304      	adds	r3, #4
 8004512:	0052      	lsls	r2, r2, #1
 8004514:	e7fa      	b.n	800450c <_malloc_r+0x1b0>
 8004516:	0a42      	lsrs	r2, r0, #9
 8004518:	2a04      	cmp	r2, #4
 800451a:	d815      	bhi.n	8004548 <_malloc_r+0x1ec>
 800451c:	0982      	lsrs	r2, r0, #6
 800451e:	3238      	adds	r2, #56	; 0x38
 8004520:	1c57      	adds	r7, r2, #1
 8004522:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8004526:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800452a:	45be      	cmp	lr, r7
 800452c:	d126      	bne.n	800457c <_malloc_r+0x220>
 800452e:	2001      	movs	r0, #1
 8004530:	1092      	asrs	r2, r2, #2
 8004532:	fa00 f202 	lsl.w	r2, r0, r2
 8004536:	6868      	ldr	r0, [r5, #4]
 8004538:	4310      	orrs	r0, r2
 800453a:	6068      	str	r0, [r5, #4]
 800453c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8004540:	60b7      	str	r7, [r6, #8]
 8004542:	f8ce 6008 	str.w	r6, [lr, #8]
 8004546:	e7b3      	b.n	80044b0 <_malloc_r+0x154>
 8004548:	2a14      	cmp	r2, #20
 800454a:	d801      	bhi.n	8004550 <_malloc_r+0x1f4>
 800454c:	325b      	adds	r2, #91	; 0x5b
 800454e:	e7e7      	b.n	8004520 <_malloc_r+0x1c4>
 8004550:	2a54      	cmp	r2, #84	; 0x54
 8004552:	d802      	bhi.n	800455a <_malloc_r+0x1fe>
 8004554:	0b02      	lsrs	r2, r0, #12
 8004556:	326e      	adds	r2, #110	; 0x6e
 8004558:	e7e2      	b.n	8004520 <_malloc_r+0x1c4>
 800455a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800455e:	d802      	bhi.n	8004566 <_malloc_r+0x20a>
 8004560:	0bc2      	lsrs	r2, r0, #15
 8004562:	3277      	adds	r2, #119	; 0x77
 8004564:	e7dc      	b.n	8004520 <_malloc_r+0x1c4>
 8004566:	f240 5754 	movw	r7, #1364	; 0x554
 800456a:	42ba      	cmp	r2, r7
 800456c:	bf9a      	itte	ls
 800456e:	0c82      	lsrls	r2, r0, #18
 8004570:	327c      	addls	r2, #124	; 0x7c
 8004572:	227e      	movhi	r2, #126	; 0x7e
 8004574:	e7d4      	b.n	8004520 <_malloc_r+0x1c4>
 8004576:	68bf      	ldr	r7, [r7, #8]
 8004578:	45be      	cmp	lr, r7
 800457a:	d004      	beq.n	8004586 <_malloc_r+0x22a>
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	f022 0203 	bic.w	r2, r2, #3
 8004582:	4290      	cmp	r0, r2
 8004584:	d3f7      	bcc.n	8004576 <_malloc_r+0x21a>
 8004586:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800458a:	e7d7      	b.n	800453c <_malloc_r+0x1e0>
 800458c:	6870      	ldr	r0, [r6, #4]
 800458e:	68f7      	ldr	r7, [r6, #12]
 8004590:	f020 0003 	bic.w	r0, r0, #3
 8004594:	eba0 0a04 	sub.w	sl, r0, r4
 8004598:	f1ba 0f0f 	cmp.w	sl, #15
 800459c:	dd10      	ble.n	80045c0 <_malloc_r+0x264>
 800459e:	68b2      	ldr	r2, [r6, #8]
 80045a0:	1933      	adds	r3, r6, r4
 80045a2:	f044 0401 	orr.w	r4, r4, #1
 80045a6:	6074      	str	r4, [r6, #4]
 80045a8:	60d7      	str	r7, [r2, #12]
 80045aa:	60ba      	str	r2, [r7, #8]
 80045ac:	f04a 0201 	orr.w	r2, sl, #1
 80045b0:	616b      	str	r3, [r5, #20]
 80045b2:	612b      	str	r3, [r5, #16]
 80045b4:	60d9      	str	r1, [r3, #12]
 80045b6:	6099      	str	r1, [r3, #8]
 80045b8:	605a      	str	r2, [r3, #4]
 80045ba:	f846 a000 	str.w	sl, [r6, r0]
 80045be:	e6ff      	b.n	80043c0 <_malloc_r+0x64>
 80045c0:	f1ba 0f00 	cmp.w	sl, #0
 80045c4:	db0f      	blt.n	80045e6 <_malloc_r+0x28a>
 80045c6:	4430      	add	r0, r6
 80045c8:	6843      	ldr	r3, [r0, #4]
 80045ca:	f043 0301 	orr.w	r3, r3, #1
 80045ce:	6043      	str	r3, [r0, #4]
 80045d0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80045d4:	4648      	mov	r0, r9
 80045d6:	60df      	str	r7, [r3, #12]
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	f000 f8eb 	bl	80047b4 <__malloc_unlock>
 80045de:	4630      	mov	r0, r6
 80045e0:	b003      	add	sp, #12
 80045e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045e6:	463e      	mov	r6, r7
 80045e8:	e77a      	b.n	80044e0 <_malloc_r+0x184>
 80045ea:	f85c 0908 	ldr.w	r0, [ip], #-8
 80045ee:	3b01      	subs	r3, #1
 80045f0:	4584      	cmp	ip, r0
 80045f2:	f43f af7e 	beq.w	80044f2 <_malloc_r+0x196>
 80045f6:	e782      	b.n	80044fe <_malloc_r+0x1a2>
 80045f8:	20000100 	.word	0x20000100
 80045fc:	20000108 	.word	0x20000108
 8004600:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8004604:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004608:	f026 0603 	bic.w	r6, r6, #3
 800460c:	42b4      	cmp	r4, r6
 800460e:	d803      	bhi.n	8004618 <_malloc_r+0x2bc>
 8004610:	1b33      	subs	r3, r6, r4
 8004612:	2b0f      	cmp	r3, #15
 8004614:	f300 8095 	bgt.w	8004742 <_malloc_r+0x3e6>
 8004618:	4a4f      	ldr	r2, [pc, #316]	; (8004758 <_malloc_r+0x3fc>)
 800461a:	eb0b 0306 	add.w	r3, fp, r6
 800461e:	6817      	ldr	r7, [r2, #0]
 8004620:	4a4e      	ldr	r2, [pc, #312]	; (800475c <_malloc_r+0x400>)
 8004622:	3710      	adds	r7, #16
 8004624:	6811      	ldr	r1, [r2, #0]
 8004626:	4427      	add	r7, r4
 8004628:	3101      	adds	r1, #1
 800462a:	d005      	beq.n	8004638 <_malloc_r+0x2dc>
 800462c:	494c      	ldr	r1, [pc, #304]	; (8004760 <_malloc_r+0x404>)
 800462e:	3901      	subs	r1, #1
 8004630:	440f      	add	r7, r1
 8004632:	3101      	adds	r1, #1
 8004634:	4249      	negs	r1, r1
 8004636:	400f      	ands	r7, r1
 8004638:	4639      	mov	r1, r7
 800463a:	4648      	mov	r0, r9
 800463c:	9201      	str	r2, [sp, #4]
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	f000 fb90 	bl	8004d64 <_sbrk_r>
 8004644:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004648:	4680      	mov	r8, r0
 800464a:	d055      	beq.n	80046f8 <_malloc_r+0x39c>
 800464c:	9b00      	ldr	r3, [sp, #0]
 800464e:	9a01      	ldr	r2, [sp, #4]
 8004650:	4283      	cmp	r3, r0
 8004652:	d901      	bls.n	8004658 <_malloc_r+0x2fc>
 8004654:	45ab      	cmp	fp, r5
 8004656:	d14f      	bne.n	80046f8 <_malloc_r+0x39c>
 8004658:	4842      	ldr	r0, [pc, #264]	; (8004764 <_malloc_r+0x408>)
 800465a:	4543      	cmp	r3, r8
 800465c:	6801      	ldr	r1, [r0, #0]
 800465e:	4682      	mov	sl, r0
 8004660:	eb07 0e01 	add.w	lr, r7, r1
 8004664:	f8c0 e000 	str.w	lr, [r0]
 8004668:	493f      	ldr	r1, [pc, #252]	; (8004768 <_malloc_r+0x40c>)
 800466a:	d113      	bne.n	8004694 <_malloc_r+0x338>
 800466c:	420b      	tst	r3, r1
 800466e:	d111      	bne.n	8004694 <_malloc_r+0x338>
 8004670:	68ab      	ldr	r3, [r5, #8]
 8004672:	443e      	add	r6, r7
 8004674:	f046 0601 	orr.w	r6, r6, #1
 8004678:	605e      	str	r6, [r3, #4]
 800467a:	4a3c      	ldr	r2, [pc, #240]	; (800476c <_malloc_r+0x410>)
 800467c:	f8da 3000 	ldr.w	r3, [sl]
 8004680:	6811      	ldr	r1, [r2, #0]
 8004682:	428b      	cmp	r3, r1
 8004684:	bf88      	it	hi
 8004686:	6013      	strhi	r3, [r2, #0]
 8004688:	4a39      	ldr	r2, [pc, #228]	; (8004770 <_malloc_r+0x414>)
 800468a:	6811      	ldr	r1, [r2, #0]
 800468c:	428b      	cmp	r3, r1
 800468e:	bf88      	it	hi
 8004690:	6013      	strhi	r3, [r2, #0]
 8004692:	e031      	b.n	80046f8 <_malloc_r+0x39c>
 8004694:	6810      	ldr	r0, [r2, #0]
 8004696:	3001      	adds	r0, #1
 8004698:	bf1b      	ittet	ne
 800469a:	eba8 0303 	subne.w	r3, r8, r3
 800469e:	4473      	addne	r3, lr
 80046a0:	f8c2 8000 	streq.w	r8, [r2]
 80046a4:	f8ca 3000 	strne.w	r3, [sl]
 80046a8:	f018 0007 	ands.w	r0, r8, #7
 80046ac:	bf1c      	itt	ne
 80046ae:	f1c0 0008 	rsbne	r0, r0, #8
 80046b2:	4480      	addne	r8, r0
 80046b4:	4b2a      	ldr	r3, [pc, #168]	; (8004760 <_malloc_r+0x404>)
 80046b6:	4447      	add	r7, r8
 80046b8:	4418      	add	r0, r3
 80046ba:	400f      	ands	r7, r1
 80046bc:	1bc7      	subs	r7, r0, r7
 80046be:	4639      	mov	r1, r7
 80046c0:	4648      	mov	r0, r9
 80046c2:	f000 fb4f 	bl	8004d64 <_sbrk_r>
 80046c6:	1c43      	adds	r3, r0, #1
 80046c8:	bf04      	itt	eq
 80046ca:	4640      	moveq	r0, r8
 80046cc:	2700      	moveq	r7, #0
 80046ce:	f8da 3000 	ldr.w	r3, [sl]
 80046d2:	eba0 0008 	sub.w	r0, r0, r8
 80046d6:	443b      	add	r3, r7
 80046d8:	4407      	add	r7, r0
 80046da:	f047 0701 	orr.w	r7, r7, #1
 80046de:	45ab      	cmp	fp, r5
 80046e0:	f8c5 8008 	str.w	r8, [r5, #8]
 80046e4:	f8ca 3000 	str.w	r3, [sl]
 80046e8:	f8c8 7004 	str.w	r7, [r8, #4]
 80046ec:	d0c5      	beq.n	800467a <_malloc_r+0x31e>
 80046ee:	2e0f      	cmp	r6, #15
 80046f0:	d810      	bhi.n	8004714 <_malloc_r+0x3b8>
 80046f2:	2301      	movs	r3, #1
 80046f4:	f8c8 3004 	str.w	r3, [r8, #4]
 80046f8:	68ab      	ldr	r3, [r5, #8]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	f022 0203 	bic.w	r2, r2, #3
 8004700:	4294      	cmp	r4, r2
 8004702:	eba2 0304 	sub.w	r3, r2, r4
 8004706:	d801      	bhi.n	800470c <_malloc_r+0x3b0>
 8004708:	2b0f      	cmp	r3, #15
 800470a:	dc1a      	bgt.n	8004742 <_malloc_r+0x3e6>
 800470c:	4648      	mov	r0, r9
 800470e:	f000 f851 	bl	80047b4 <__malloc_unlock>
 8004712:	e630      	b.n	8004376 <_malloc_r+0x1a>
 8004714:	2205      	movs	r2, #5
 8004716:	f8db 3004 	ldr.w	r3, [fp, #4]
 800471a:	3e0c      	subs	r6, #12
 800471c:	f026 0607 	bic.w	r6, r6, #7
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	4333      	orrs	r3, r6
 8004726:	f8cb 3004 	str.w	r3, [fp, #4]
 800472a:	2e0f      	cmp	r6, #15
 800472c:	eb0b 0306 	add.w	r3, fp, r6
 8004730:	605a      	str	r2, [r3, #4]
 8004732:	609a      	str	r2, [r3, #8]
 8004734:	d9a1      	bls.n	800467a <_malloc_r+0x31e>
 8004736:	f10b 0108 	add.w	r1, fp, #8
 800473a:	4648      	mov	r0, r9
 800473c:	f000 fc20 	bl	8004f80 <_free_r>
 8004740:	e79b      	b.n	800467a <_malloc_r+0x31e>
 8004742:	68ae      	ldr	r6, [r5, #8]
 8004744:	f044 0201 	orr.w	r2, r4, #1
 8004748:	f043 0301 	orr.w	r3, r3, #1
 800474c:	4434      	add	r4, r6
 800474e:	6072      	str	r2, [r6, #4]
 8004750:	60ac      	str	r4, [r5, #8]
 8004752:	6063      	str	r3, [r4, #4]
 8004754:	e634      	b.n	80043c0 <_malloc_r+0x64>
 8004756:	bf00      	nop
 8004758:	200007e8 	.word	0x200007e8
 800475c:	20000508 	.word	0x20000508
 8004760:	00000080 	.word	0x00000080
 8004764:	200007b8 	.word	0x200007b8
 8004768:	0000007f 	.word	0x0000007f
 800476c:	200007e0 	.word	0x200007e0
 8004770:	200007e4 	.word	0x200007e4

08004774 <memchr>:
 8004774:	b510      	push	{r4, lr}
 8004776:	b2c9      	uxtb	r1, r1
 8004778:	4402      	add	r2, r0
 800477a:	4290      	cmp	r0, r2
 800477c:	4603      	mov	r3, r0
 800477e:	d101      	bne.n	8004784 <memchr+0x10>
 8004780:	2000      	movs	r0, #0
 8004782:	bd10      	pop	{r4, pc}
 8004784:	781c      	ldrb	r4, [r3, #0]
 8004786:	3001      	adds	r0, #1
 8004788:	428c      	cmp	r4, r1
 800478a:	d1f6      	bne.n	800477a <memchr+0x6>
 800478c:	4618      	mov	r0, r3
 800478e:	bd10      	pop	{r4, pc}

08004790 <memcpy>:
 8004790:	b510      	push	{r4, lr}
 8004792:	1e43      	subs	r3, r0, #1
 8004794:	440a      	add	r2, r1
 8004796:	4291      	cmp	r1, r2
 8004798:	d100      	bne.n	800479c <memcpy+0xc>
 800479a:	bd10      	pop	{r4, pc}
 800479c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047a4:	e7f7      	b.n	8004796 <memcpy+0x6>
	...

080047a8 <__malloc_lock>:
 80047a8:	4801      	ldr	r0, [pc, #4]	; (80047b0 <__malloc_lock+0x8>)
 80047aa:	f000 bca5 	b.w	80050f8 <__retarget_lock_acquire_recursive>
 80047ae:	bf00      	nop
 80047b0:	20000890 	.word	0x20000890

080047b4 <__malloc_unlock>:
 80047b4:	4801      	ldr	r0, [pc, #4]	; (80047bc <__malloc_unlock+0x8>)
 80047b6:	f000 bca0 	b.w	80050fa <__retarget_lock_release_recursive>
 80047ba:	bf00      	nop
 80047bc:	20000890 	.word	0x20000890

080047c0 <_Balloc>:
 80047c0:	b570      	push	{r4, r5, r6, lr}
 80047c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80047c4:	4604      	mov	r4, r0
 80047c6:	460e      	mov	r6, r1
 80047c8:	b93d      	cbnz	r5, 80047da <_Balloc+0x1a>
 80047ca:	2010      	movs	r0, #16
 80047cc:	f7ff fdbe 	bl	800434c <malloc>
 80047d0:	6260      	str	r0, [r4, #36]	; 0x24
 80047d2:	6045      	str	r5, [r0, #4]
 80047d4:	6085      	str	r5, [r0, #8]
 80047d6:	6005      	str	r5, [r0, #0]
 80047d8:	60c5      	str	r5, [r0, #12]
 80047da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80047dc:	68eb      	ldr	r3, [r5, #12]
 80047de:	b183      	cbz	r3, 8004802 <_Balloc+0x42>
 80047e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80047e8:	b9b8      	cbnz	r0, 800481a <_Balloc+0x5a>
 80047ea:	2101      	movs	r1, #1
 80047ec:	fa01 f506 	lsl.w	r5, r1, r6
 80047f0:	1d6a      	adds	r2, r5, #5
 80047f2:	0092      	lsls	r2, r2, #2
 80047f4:	4620      	mov	r0, r4
 80047f6:	f000 fb3f 	bl	8004e78 <_calloc_r>
 80047fa:	b160      	cbz	r0, 8004816 <_Balloc+0x56>
 80047fc:	6046      	str	r6, [r0, #4]
 80047fe:	6085      	str	r5, [r0, #8]
 8004800:	e00e      	b.n	8004820 <_Balloc+0x60>
 8004802:	2221      	movs	r2, #33	; 0x21
 8004804:	2104      	movs	r1, #4
 8004806:	4620      	mov	r0, r4
 8004808:	f000 fb36 	bl	8004e78 <_calloc_r>
 800480c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800480e:	60e8      	str	r0, [r5, #12]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1e4      	bne.n	80047e0 <_Balloc+0x20>
 8004816:	2000      	movs	r0, #0
 8004818:	bd70      	pop	{r4, r5, r6, pc}
 800481a:	6802      	ldr	r2, [r0, #0]
 800481c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004820:	2300      	movs	r3, #0
 8004822:	6103      	str	r3, [r0, #16]
 8004824:	60c3      	str	r3, [r0, #12]
 8004826:	bd70      	pop	{r4, r5, r6, pc}

08004828 <_Bfree>:
 8004828:	b570      	push	{r4, r5, r6, lr}
 800482a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800482c:	4606      	mov	r6, r0
 800482e:	460d      	mov	r5, r1
 8004830:	b93c      	cbnz	r4, 8004842 <_Bfree+0x1a>
 8004832:	2010      	movs	r0, #16
 8004834:	f7ff fd8a 	bl	800434c <malloc>
 8004838:	6270      	str	r0, [r6, #36]	; 0x24
 800483a:	6044      	str	r4, [r0, #4]
 800483c:	6084      	str	r4, [r0, #8]
 800483e:	6004      	str	r4, [r0, #0]
 8004840:	60c4      	str	r4, [r0, #12]
 8004842:	b13d      	cbz	r5, 8004854 <_Bfree+0x2c>
 8004844:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004846:	686a      	ldr	r2, [r5, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800484e:	6029      	str	r1, [r5, #0]
 8004850:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004854:	bd70      	pop	{r4, r5, r6, pc}

08004856 <__multadd>:
 8004856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800485a:	461f      	mov	r7, r3
 800485c:	4606      	mov	r6, r0
 800485e:	460c      	mov	r4, r1
 8004860:	2300      	movs	r3, #0
 8004862:	690d      	ldr	r5, [r1, #16]
 8004864:	f101 0e14 	add.w	lr, r1, #20
 8004868:	f8de 0000 	ldr.w	r0, [lr]
 800486c:	3301      	adds	r3, #1
 800486e:	b281      	uxth	r1, r0
 8004870:	fb02 7101 	mla	r1, r2, r1, r7
 8004874:	0c00      	lsrs	r0, r0, #16
 8004876:	0c0f      	lsrs	r7, r1, #16
 8004878:	fb02 7000 	mla	r0, r2, r0, r7
 800487c:	b289      	uxth	r1, r1
 800487e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004882:	429d      	cmp	r5, r3
 8004884:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004888:	f84e 1b04 	str.w	r1, [lr], #4
 800488c:	dcec      	bgt.n	8004868 <__multadd+0x12>
 800488e:	b1d7      	cbz	r7, 80048c6 <__multadd+0x70>
 8004890:	68a3      	ldr	r3, [r4, #8]
 8004892:	429d      	cmp	r5, r3
 8004894:	db12      	blt.n	80048bc <__multadd+0x66>
 8004896:	6861      	ldr	r1, [r4, #4]
 8004898:	4630      	mov	r0, r6
 800489a:	3101      	adds	r1, #1
 800489c:	f7ff ff90 	bl	80047c0 <_Balloc>
 80048a0:	4680      	mov	r8, r0
 80048a2:	6922      	ldr	r2, [r4, #16]
 80048a4:	f104 010c 	add.w	r1, r4, #12
 80048a8:	3202      	adds	r2, #2
 80048aa:	0092      	lsls	r2, r2, #2
 80048ac:	300c      	adds	r0, #12
 80048ae:	f7ff ff6f 	bl	8004790 <memcpy>
 80048b2:	4621      	mov	r1, r4
 80048b4:	4630      	mov	r0, r6
 80048b6:	f7ff ffb7 	bl	8004828 <_Bfree>
 80048ba:	4644      	mov	r4, r8
 80048bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80048c0:	3501      	adds	r5, #1
 80048c2:	615f      	str	r7, [r3, #20]
 80048c4:	6125      	str	r5, [r4, #16]
 80048c6:	4620      	mov	r0, r4
 80048c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080048cc <__hi0bits>:
 80048cc:	0c02      	lsrs	r2, r0, #16
 80048ce:	0412      	lsls	r2, r2, #16
 80048d0:	4603      	mov	r3, r0
 80048d2:	b9b2      	cbnz	r2, 8004902 <__hi0bits+0x36>
 80048d4:	0403      	lsls	r3, r0, #16
 80048d6:	2010      	movs	r0, #16
 80048d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80048dc:	bf04      	itt	eq
 80048de:	021b      	lsleq	r3, r3, #8
 80048e0:	3008      	addeq	r0, #8
 80048e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80048e6:	bf04      	itt	eq
 80048e8:	011b      	lsleq	r3, r3, #4
 80048ea:	3004      	addeq	r0, #4
 80048ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80048f0:	bf04      	itt	eq
 80048f2:	009b      	lsleq	r3, r3, #2
 80048f4:	3002      	addeq	r0, #2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	db06      	blt.n	8004908 <__hi0bits+0x3c>
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	d503      	bpl.n	8004906 <__hi0bits+0x3a>
 80048fe:	3001      	adds	r0, #1
 8004900:	4770      	bx	lr
 8004902:	2000      	movs	r0, #0
 8004904:	e7e8      	b.n	80048d8 <__hi0bits+0xc>
 8004906:	2020      	movs	r0, #32
 8004908:	4770      	bx	lr

0800490a <__lo0bits>:
 800490a:	6803      	ldr	r3, [r0, #0]
 800490c:	4601      	mov	r1, r0
 800490e:	f013 0207 	ands.w	r2, r3, #7
 8004912:	d00b      	beq.n	800492c <__lo0bits+0x22>
 8004914:	07da      	lsls	r2, r3, #31
 8004916:	d423      	bmi.n	8004960 <__lo0bits+0x56>
 8004918:	0798      	lsls	r0, r3, #30
 800491a:	bf49      	itett	mi
 800491c:	085b      	lsrmi	r3, r3, #1
 800491e:	089b      	lsrpl	r3, r3, #2
 8004920:	2001      	movmi	r0, #1
 8004922:	600b      	strmi	r3, [r1, #0]
 8004924:	bf5c      	itt	pl
 8004926:	600b      	strpl	r3, [r1, #0]
 8004928:	2002      	movpl	r0, #2
 800492a:	4770      	bx	lr
 800492c:	b298      	uxth	r0, r3
 800492e:	b9a8      	cbnz	r0, 800495c <__lo0bits+0x52>
 8004930:	2010      	movs	r0, #16
 8004932:	0c1b      	lsrs	r3, r3, #16
 8004934:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004938:	bf04      	itt	eq
 800493a:	0a1b      	lsreq	r3, r3, #8
 800493c:	3008      	addeq	r0, #8
 800493e:	071a      	lsls	r2, r3, #28
 8004940:	bf04      	itt	eq
 8004942:	091b      	lsreq	r3, r3, #4
 8004944:	3004      	addeq	r0, #4
 8004946:	079a      	lsls	r2, r3, #30
 8004948:	bf04      	itt	eq
 800494a:	089b      	lsreq	r3, r3, #2
 800494c:	3002      	addeq	r0, #2
 800494e:	07da      	lsls	r2, r3, #31
 8004950:	d402      	bmi.n	8004958 <__lo0bits+0x4e>
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	d006      	beq.n	8004964 <__lo0bits+0x5a>
 8004956:	3001      	adds	r0, #1
 8004958:	600b      	str	r3, [r1, #0]
 800495a:	4770      	bx	lr
 800495c:	4610      	mov	r0, r2
 800495e:	e7e9      	b.n	8004934 <__lo0bits+0x2a>
 8004960:	2000      	movs	r0, #0
 8004962:	4770      	bx	lr
 8004964:	2020      	movs	r0, #32
 8004966:	4770      	bx	lr

08004968 <__i2b>:
 8004968:	b510      	push	{r4, lr}
 800496a:	460c      	mov	r4, r1
 800496c:	2101      	movs	r1, #1
 800496e:	f7ff ff27 	bl	80047c0 <_Balloc>
 8004972:	2201      	movs	r2, #1
 8004974:	6144      	str	r4, [r0, #20]
 8004976:	6102      	str	r2, [r0, #16]
 8004978:	bd10      	pop	{r4, pc}

0800497a <__multiply>:
 800497a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800497e:	4614      	mov	r4, r2
 8004980:	690a      	ldr	r2, [r1, #16]
 8004982:	6923      	ldr	r3, [r4, #16]
 8004984:	4689      	mov	r9, r1
 8004986:	429a      	cmp	r2, r3
 8004988:	bfbe      	ittt	lt
 800498a:	460b      	movlt	r3, r1
 800498c:	46a1      	movlt	r9, r4
 800498e:	461c      	movlt	r4, r3
 8004990:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004994:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004998:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800499c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80049a0:	eb07 060a 	add.w	r6, r7, sl
 80049a4:	429e      	cmp	r6, r3
 80049a6:	bfc8      	it	gt
 80049a8:	3101      	addgt	r1, #1
 80049aa:	f7ff ff09 	bl	80047c0 <_Balloc>
 80049ae:	f100 0514 	add.w	r5, r0, #20
 80049b2:	462b      	mov	r3, r5
 80049b4:	2200      	movs	r2, #0
 80049b6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80049ba:	4543      	cmp	r3, r8
 80049bc:	d316      	bcc.n	80049ec <__multiply+0x72>
 80049be:	f104 0214 	add.w	r2, r4, #20
 80049c2:	f109 0114 	add.w	r1, r9, #20
 80049c6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80049ca:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80049ce:	9301      	str	r3, [sp, #4]
 80049d0:	9c01      	ldr	r4, [sp, #4]
 80049d2:	4613      	mov	r3, r2
 80049d4:	4294      	cmp	r4, r2
 80049d6:	d80c      	bhi.n	80049f2 <__multiply+0x78>
 80049d8:	2e00      	cmp	r6, #0
 80049da:	dd03      	ble.n	80049e4 <__multiply+0x6a>
 80049dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d054      	beq.n	8004a8e <__multiply+0x114>
 80049e4:	6106      	str	r6, [r0, #16]
 80049e6:	b003      	add	sp, #12
 80049e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ec:	f843 2b04 	str.w	r2, [r3], #4
 80049f0:	e7e3      	b.n	80049ba <__multiply+0x40>
 80049f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80049f6:	3204      	adds	r2, #4
 80049f8:	f1ba 0f00 	cmp.w	sl, #0
 80049fc:	d020      	beq.n	8004a40 <__multiply+0xc6>
 80049fe:	46ae      	mov	lr, r5
 8004a00:	4689      	mov	r9, r1
 8004a02:	f04f 0c00 	mov.w	ip, #0
 8004a06:	f859 4b04 	ldr.w	r4, [r9], #4
 8004a0a:	f8be b000 	ldrh.w	fp, [lr]
 8004a0e:	b2a3      	uxth	r3, r4
 8004a10:	fb0a b303 	mla	r3, sl, r3, fp
 8004a14:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004a18:	f8de 4000 	ldr.w	r4, [lr]
 8004a1c:	4463      	add	r3, ip
 8004a1e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004a22:	fb0a c40b 	mla	r4, sl, fp, ip
 8004a26:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004a30:	454f      	cmp	r7, r9
 8004a32:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004a36:	f84e 3b04 	str.w	r3, [lr], #4
 8004a3a:	d8e4      	bhi.n	8004a06 <__multiply+0x8c>
 8004a3c:	f8ce c000 	str.w	ip, [lr]
 8004a40:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8004a44:	f1b9 0f00 	cmp.w	r9, #0
 8004a48:	d01f      	beq.n	8004a8a <__multiply+0x110>
 8004a4a:	46ae      	mov	lr, r5
 8004a4c:	468c      	mov	ip, r1
 8004a4e:	f04f 0a00 	mov.w	sl, #0
 8004a52:	682b      	ldr	r3, [r5, #0]
 8004a54:	f8bc 4000 	ldrh.w	r4, [ip]
 8004a58:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	fb09 b404 	mla	r4, r9, r4, fp
 8004a62:	44a2      	add	sl, r4
 8004a64:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8004a68:	f84e 3b04 	str.w	r3, [lr], #4
 8004a6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004a70:	f8be 4000 	ldrh.w	r4, [lr]
 8004a74:	0c1b      	lsrs	r3, r3, #16
 8004a76:	fb09 4303 	mla	r3, r9, r3, r4
 8004a7a:	4567      	cmp	r7, ip
 8004a7c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004a80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a84:	d8e6      	bhi.n	8004a54 <__multiply+0xda>
 8004a86:	f8ce 3000 	str.w	r3, [lr]
 8004a8a:	3504      	adds	r5, #4
 8004a8c:	e7a0      	b.n	80049d0 <__multiply+0x56>
 8004a8e:	3e01      	subs	r6, #1
 8004a90:	e7a2      	b.n	80049d8 <__multiply+0x5e>
	...

08004a94 <__pow5mult>:
 8004a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a98:	4615      	mov	r5, r2
 8004a9a:	f012 0203 	ands.w	r2, r2, #3
 8004a9e:	4606      	mov	r6, r0
 8004aa0:	460f      	mov	r7, r1
 8004aa2:	d007      	beq.n	8004ab4 <__pow5mult+0x20>
 8004aa4:	4c21      	ldr	r4, [pc, #132]	; (8004b2c <__pow5mult+0x98>)
 8004aa6:	3a01      	subs	r2, #1
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004aae:	f7ff fed2 	bl	8004856 <__multadd>
 8004ab2:	4607      	mov	r7, r0
 8004ab4:	10ad      	asrs	r5, r5, #2
 8004ab6:	d035      	beq.n	8004b24 <__pow5mult+0x90>
 8004ab8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004aba:	b93c      	cbnz	r4, 8004acc <__pow5mult+0x38>
 8004abc:	2010      	movs	r0, #16
 8004abe:	f7ff fc45 	bl	800434c <malloc>
 8004ac2:	6270      	str	r0, [r6, #36]	; 0x24
 8004ac4:	6044      	str	r4, [r0, #4]
 8004ac6:	6084      	str	r4, [r0, #8]
 8004ac8:	6004      	str	r4, [r0, #0]
 8004aca:	60c4      	str	r4, [r0, #12]
 8004acc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ad0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ad4:	b94c      	cbnz	r4, 8004aea <__pow5mult+0x56>
 8004ad6:	f240 2171 	movw	r1, #625	; 0x271
 8004ada:	4630      	mov	r0, r6
 8004adc:	f7ff ff44 	bl	8004968 <__i2b>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	4604      	mov	r4, r0
 8004ae4:	f8c8 0008 	str.w	r0, [r8, #8]
 8004ae8:	6003      	str	r3, [r0, #0]
 8004aea:	f04f 0800 	mov.w	r8, #0
 8004aee:	07eb      	lsls	r3, r5, #31
 8004af0:	d50a      	bpl.n	8004b08 <__pow5mult+0x74>
 8004af2:	4639      	mov	r1, r7
 8004af4:	4622      	mov	r2, r4
 8004af6:	4630      	mov	r0, r6
 8004af8:	f7ff ff3f 	bl	800497a <__multiply>
 8004afc:	4681      	mov	r9, r0
 8004afe:	4639      	mov	r1, r7
 8004b00:	4630      	mov	r0, r6
 8004b02:	f7ff fe91 	bl	8004828 <_Bfree>
 8004b06:	464f      	mov	r7, r9
 8004b08:	106d      	asrs	r5, r5, #1
 8004b0a:	d00b      	beq.n	8004b24 <__pow5mult+0x90>
 8004b0c:	6820      	ldr	r0, [r4, #0]
 8004b0e:	b938      	cbnz	r0, 8004b20 <__pow5mult+0x8c>
 8004b10:	4622      	mov	r2, r4
 8004b12:	4621      	mov	r1, r4
 8004b14:	4630      	mov	r0, r6
 8004b16:	f7ff ff30 	bl	800497a <__multiply>
 8004b1a:	6020      	str	r0, [r4, #0]
 8004b1c:	f8c0 8000 	str.w	r8, [r0]
 8004b20:	4604      	mov	r4, r0
 8004b22:	e7e4      	b.n	8004aee <__pow5mult+0x5a>
 8004b24:	4638      	mov	r0, r7
 8004b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b2a:	bf00      	nop
 8004b2c:	080056c8 	.word	0x080056c8

08004b30 <__lshift>:
 8004b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b34:	460c      	mov	r4, r1
 8004b36:	4607      	mov	r7, r0
 8004b38:	4616      	mov	r6, r2
 8004b3a:	6923      	ldr	r3, [r4, #16]
 8004b3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004b40:	eb0a 0903 	add.w	r9, sl, r3
 8004b44:	6849      	ldr	r1, [r1, #4]
 8004b46:	68a3      	ldr	r3, [r4, #8]
 8004b48:	f109 0501 	add.w	r5, r9, #1
 8004b4c:	42ab      	cmp	r3, r5
 8004b4e:	db31      	blt.n	8004bb4 <__lshift+0x84>
 8004b50:	4638      	mov	r0, r7
 8004b52:	f7ff fe35 	bl	80047c0 <_Balloc>
 8004b56:	2200      	movs	r2, #0
 8004b58:	4680      	mov	r8, r0
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	f100 0314 	add.w	r3, r0, #20
 8004b60:	4552      	cmp	r2, sl
 8004b62:	db2a      	blt.n	8004bba <__lshift+0x8a>
 8004b64:	6920      	ldr	r0, [r4, #16]
 8004b66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004b6a:	f104 0114 	add.w	r1, r4, #20
 8004b6e:	f016 021f 	ands.w	r2, r6, #31
 8004b72:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8004b76:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8004b7a:	d022      	beq.n	8004bc2 <__lshift+0x92>
 8004b7c:	2000      	movs	r0, #0
 8004b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8004b82:	680e      	ldr	r6, [r1, #0]
 8004b84:	4096      	lsls	r6, r2
 8004b86:	4330      	orrs	r0, r6
 8004b88:	f843 0b04 	str.w	r0, [r3], #4
 8004b8c:	f851 0b04 	ldr.w	r0, [r1], #4
 8004b90:	458e      	cmp	lr, r1
 8004b92:	fa20 f00c 	lsr.w	r0, r0, ip
 8004b96:	d8f4      	bhi.n	8004b82 <__lshift+0x52>
 8004b98:	6018      	str	r0, [r3, #0]
 8004b9a:	b108      	cbz	r0, 8004ba0 <__lshift+0x70>
 8004b9c:	f109 0502 	add.w	r5, r9, #2
 8004ba0:	3d01      	subs	r5, #1
 8004ba2:	4638      	mov	r0, r7
 8004ba4:	f8c8 5010 	str.w	r5, [r8, #16]
 8004ba8:	4621      	mov	r1, r4
 8004baa:	f7ff fe3d 	bl	8004828 <_Bfree>
 8004bae:	4640      	mov	r0, r8
 8004bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bb4:	3101      	adds	r1, #1
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	e7c8      	b.n	8004b4c <__lshift+0x1c>
 8004bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004bbe:	3201      	adds	r2, #1
 8004bc0:	e7ce      	b.n	8004b60 <__lshift+0x30>
 8004bc2:	3b04      	subs	r3, #4
 8004bc4:	f851 2b04 	ldr.w	r2, [r1], #4
 8004bc8:	458e      	cmp	lr, r1
 8004bca:	f843 2f04 	str.w	r2, [r3, #4]!
 8004bce:	d8f9      	bhi.n	8004bc4 <__lshift+0x94>
 8004bd0:	e7e6      	b.n	8004ba0 <__lshift+0x70>

08004bd2 <__mcmp>:
 8004bd2:	6903      	ldr	r3, [r0, #16]
 8004bd4:	690a      	ldr	r2, [r1, #16]
 8004bd6:	b530      	push	{r4, r5, lr}
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	d10c      	bne.n	8004bf6 <__mcmp+0x24>
 8004bdc:	0092      	lsls	r2, r2, #2
 8004bde:	3014      	adds	r0, #20
 8004be0:	3114      	adds	r1, #20
 8004be2:	1884      	adds	r4, r0, r2
 8004be4:	4411      	add	r1, r2
 8004be6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004bea:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004bee:	4295      	cmp	r5, r2
 8004bf0:	d003      	beq.n	8004bfa <__mcmp+0x28>
 8004bf2:	d305      	bcc.n	8004c00 <__mcmp+0x2e>
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	bd30      	pop	{r4, r5, pc}
 8004bfa:	42a0      	cmp	r0, r4
 8004bfc:	d3f3      	bcc.n	8004be6 <__mcmp+0x14>
 8004bfe:	e7fa      	b.n	8004bf6 <__mcmp+0x24>
 8004c00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c04:	e7f7      	b.n	8004bf6 <__mcmp+0x24>

08004c06 <__mdiff>:
 8004c06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c0a:	460d      	mov	r5, r1
 8004c0c:	4607      	mov	r7, r0
 8004c0e:	4611      	mov	r1, r2
 8004c10:	4628      	mov	r0, r5
 8004c12:	4614      	mov	r4, r2
 8004c14:	f7ff ffdd 	bl	8004bd2 <__mcmp>
 8004c18:	1e06      	subs	r6, r0, #0
 8004c1a:	d108      	bne.n	8004c2e <__mdiff+0x28>
 8004c1c:	4631      	mov	r1, r6
 8004c1e:	4638      	mov	r0, r7
 8004c20:	f7ff fdce 	bl	80047c0 <_Balloc>
 8004c24:	2301      	movs	r3, #1
 8004c26:	6146      	str	r6, [r0, #20]
 8004c28:	6103      	str	r3, [r0, #16]
 8004c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c2e:	bfa4      	itt	ge
 8004c30:	4623      	movge	r3, r4
 8004c32:	462c      	movge	r4, r5
 8004c34:	4638      	mov	r0, r7
 8004c36:	6861      	ldr	r1, [r4, #4]
 8004c38:	bfa6      	itte	ge
 8004c3a:	461d      	movge	r5, r3
 8004c3c:	2600      	movge	r6, #0
 8004c3e:	2601      	movlt	r6, #1
 8004c40:	f7ff fdbe 	bl	80047c0 <_Balloc>
 8004c44:	f04f 0c00 	mov.w	ip, #0
 8004c48:	60c6      	str	r6, [r0, #12]
 8004c4a:	692b      	ldr	r3, [r5, #16]
 8004c4c:	6926      	ldr	r6, [r4, #16]
 8004c4e:	f104 0214 	add.w	r2, r4, #20
 8004c52:	f105 0914 	add.w	r9, r5, #20
 8004c56:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004c5a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004c5e:	f100 0114 	add.w	r1, r0, #20
 8004c62:	f852 ab04 	ldr.w	sl, [r2], #4
 8004c66:	f859 5b04 	ldr.w	r5, [r9], #4
 8004c6a:	fa1f f38a 	uxth.w	r3, sl
 8004c6e:	4463      	add	r3, ip
 8004c70:	b2ac      	uxth	r4, r5
 8004c72:	1b1b      	subs	r3, r3, r4
 8004c74:	0c2c      	lsrs	r4, r5, #16
 8004c76:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8004c7a:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8004c84:	45c8      	cmp	r8, r9
 8004c86:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8004c8a:	4696      	mov	lr, r2
 8004c8c:	f841 4b04 	str.w	r4, [r1], #4
 8004c90:	d8e7      	bhi.n	8004c62 <__mdiff+0x5c>
 8004c92:	45be      	cmp	lr, r7
 8004c94:	d305      	bcc.n	8004ca2 <__mdiff+0x9c>
 8004c96:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004c9a:	b18b      	cbz	r3, 8004cc0 <__mdiff+0xba>
 8004c9c:	6106      	str	r6, [r0, #16]
 8004c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004ca6:	b2a2      	uxth	r2, r4
 8004ca8:	4462      	add	r2, ip
 8004caa:	1413      	asrs	r3, r2, #16
 8004cac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004cb0:	b292      	uxth	r2, r2
 8004cb2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004cb6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004cba:	f841 2b04 	str.w	r2, [r1], #4
 8004cbe:	e7e8      	b.n	8004c92 <__mdiff+0x8c>
 8004cc0:	3e01      	subs	r6, #1
 8004cc2:	e7e8      	b.n	8004c96 <__mdiff+0x90>

08004cc4 <__d2b>:
 8004cc4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004cc8:	461c      	mov	r4, r3
 8004cca:	2101      	movs	r1, #1
 8004ccc:	4690      	mov	r8, r2
 8004cce:	9e08      	ldr	r6, [sp, #32]
 8004cd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004cd2:	f7ff fd75 	bl	80047c0 <_Balloc>
 8004cd6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8004cda:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8004cde:	4607      	mov	r7, r0
 8004ce0:	bb34      	cbnz	r4, 8004d30 <__d2b+0x6c>
 8004ce2:	9201      	str	r2, [sp, #4]
 8004ce4:	f1b8 0f00 	cmp.w	r8, #0
 8004ce8:	d027      	beq.n	8004d3a <__d2b+0x76>
 8004cea:	a802      	add	r0, sp, #8
 8004cec:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004cf0:	f7ff fe0b 	bl	800490a <__lo0bits>
 8004cf4:	9900      	ldr	r1, [sp, #0]
 8004cf6:	b1f0      	cbz	r0, 8004d36 <__d2b+0x72>
 8004cf8:	9a01      	ldr	r2, [sp, #4]
 8004cfa:	f1c0 0320 	rsb	r3, r0, #32
 8004cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004d02:	430b      	orrs	r3, r1
 8004d04:	40c2      	lsrs	r2, r0
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	9201      	str	r2, [sp, #4]
 8004d0a:	9b01      	ldr	r3, [sp, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	bf14      	ite	ne
 8004d10:	2102      	movne	r1, #2
 8004d12:	2101      	moveq	r1, #1
 8004d14:	61bb      	str	r3, [r7, #24]
 8004d16:	6139      	str	r1, [r7, #16]
 8004d18:	b1c4      	cbz	r4, 8004d4c <__d2b+0x88>
 8004d1a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004d1e:	4404      	add	r4, r0
 8004d20:	6034      	str	r4, [r6, #0]
 8004d22:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004d26:	6028      	str	r0, [r5, #0]
 8004d28:	4638      	mov	r0, r7
 8004d2a:	b002      	add	sp, #8
 8004d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d30:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004d34:	e7d5      	b.n	8004ce2 <__d2b+0x1e>
 8004d36:	6179      	str	r1, [r7, #20]
 8004d38:	e7e7      	b.n	8004d0a <__d2b+0x46>
 8004d3a:	a801      	add	r0, sp, #4
 8004d3c:	f7ff fde5 	bl	800490a <__lo0bits>
 8004d40:	2101      	movs	r1, #1
 8004d42:	9b01      	ldr	r3, [sp, #4]
 8004d44:	6139      	str	r1, [r7, #16]
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	3020      	adds	r0, #32
 8004d4a:	e7e5      	b.n	8004d18 <__d2b+0x54>
 8004d4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004d50:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004d54:	6030      	str	r0, [r6, #0]
 8004d56:	6918      	ldr	r0, [r3, #16]
 8004d58:	f7ff fdb8 	bl	80048cc <__hi0bits>
 8004d5c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004d60:	e7e1      	b.n	8004d26 <__d2b+0x62>
	...

08004d64 <_sbrk_r>:
 8004d64:	b538      	push	{r3, r4, r5, lr}
 8004d66:	2300      	movs	r3, #0
 8004d68:	4c05      	ldr	r4, [pc, #20]	; (8004d80 <_sbrk_r+0x1c>)
 8004d6a:	4605      	mov	r5, r0
 8004d6c:	4608      	mov	r0, r1
 8004d6e:	6023      	str	r3, [r4, #0]
 8004d70:	f000 fb80 	bl	8005474 <_sbrk>
 8004d74:	1c43      	adds	r3, r0, #1
 8004d76:	d102      	bne.n	8004d7e <_sbrk_r+0x1a>
 8004d78:	6823      	ldr	r3, [r4, #0]
 8004d7a:	b103      	cbz	r3, 8004d7e <_sbrk_r+0x1a>
 8004d7c:	602b      	str	r3, [r5, #0]
 8004d7e:	bd38      	pop	{r3, r4, r5, pc}
 8004d80:	20000898 	.word	0x20000898

08004d84 <__ssprint_r>:
 8004d84:	6893      	ldr	r3, [r2, #8]
 8004d86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8a:	4681      	mov	r9, r0
 8004d8c:	460c      	mov	r4, r1
 8004d8e:	4617      	mov	r7, r2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d060      	beq.n	8004e56 <__ssprint_r+0xd2>
 8004d94:	f04f 0b00 	mov.w	fp, #0
 8004d98:	465e      	mov	r6, fp
 8004d9a:	f8d2 a000 	ldr.w	sl, [r2]
 8004d9e:	b356      	cbz	r6, 8004df6 <__ssprint_r+0x72>
 8004da0:	68a3      	ldr	r3, [r4, #8]
 8004da2:	429e      	cmp	r6, r3
 8004da4:	d344      	bcc.n	8004e30 <__ssprint_r+0xac>
 8004da6:	89a2      	ldrh	r2, [r4, #12]
 8004da8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004dac:	d03e      	beq.n	8004e2c <__ssprint_r+0xa8>
 8004dae:	2302      	movs	r3, #2
 8004db0:	6825      	ldr	r5, [r4, #0]
 8004db2:	6921      	ldr	r1, [r4, #16]
 8004db4:	eba5 0801 	sub.w	r8, r5, r1
 8004db8:	6965      	ldr	r5, [r4, #20]
 8004dba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004dbe:	fb95 f5f3 	sdiv	r5, r5, r3
 8004dc2:	f108 0301 	add.w	r3, r8, #1
 8004dc6:	4433      	add	r3, r6
 8004dc8:	429d      	cmp	r5, r3
 8004dca:	bf38      	it	cc
 8004dcc:	461d      	movcc	r5, r3
 8004dce:	0553      	lsls	r3, r2, #21
 8004dd0:	d546      	bpl.n	8004e60 <__ssprint_r+0xdc>
 8004dd2:	4629      	mov	r1, r5
 8004dd4:	4648      	mov	r0, r9
 8004dd6:	f7ff fac1 	bl	800435c <_malloc_r>
 8004dda:	b998      	cbnz	r0, 8004e04 <__ssprint_r+0x80>
 8004ddc:	230c      	movs	r3, #12
 8004dde:	f8c9 3000 	str.w	r3, [r9]
 8004de2:	89a3      	ldrh	r3, [r4, #12]
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dec:	81a3      	strh	r3, [r4, #12]
 8004dee:	2300      	movs	r3, #0
 8004df0:	60bb      	str	r3, [r7, #8]
 8004df2:	607b      	str	r3, [r7, #4]
 8004df4:	e031      	b.n	8004e5a <__ssprint_r+0xd6>
 8004df6:	f8da b000 	ldr.w	fp, [sl]
 8004dfa:	f8da 6004 	ldr.w	r6, [sl, #4]
 8004dfe:	f10a 0a08 	add.w	sl, sl, #8
 8004e02:	e7cc      	b.n	8004d9e <__ssprint_r+0x1a>
 8004e04:	4642      	mov	r2, r8
 8004e06:	6921      	ldr	r1, [r4, #16]
 8004e08:	9001      	str	r0, [sp, #4]
 8004e0a:	f7ff fcc1 	bl	8004790 <memcpy>
 8004e0e:	89a2      	ldrh	r2, [r4, #12]
 8004e10:	9b01      	ldr	r3, [sp, #4]
 8004e12:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8004e16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004e1a:	81a2      	strh	r2, [r4, #12]
 8004e1c:	6123      	str	r3, [r4, #16]
 8004e1e:	4443      	add	r3, r8
 8004e20:	6023      	str	r3, [r4, #0]
 8004e22:	4633      	mov	r3, r6
 8004e24:	6165      	str	r5, [r4, #20]
 8004e26:	eba5 0508 	sub.w	r5, r5, r8
 8004e2a:	60a5      	str	r5, [r4, #8]
 8004e2c:	429e      	cmp	r6, r3
 8004e2e:	d200      	bcs.n	8004e32 <__ssprint_r+0xae>
 8004e30:	4633      	mov	r3, r6
 8004e32:	461a      	mov	r2, r3
 8004e34:	4659      	mov	r1, fp
 8004e36:	6820      	ldr	r0, [r4, #0]
 8004e38:	9301      	str	r3, [sp, #4]
 8004e3a:	f000 f971 	bl	8005120 <memmove>
 8004e3e:	68a2      	ldr	r2, [r4, #8]
 8004e40:	9b01      	ldr	r3, [sp, #4]
 8004e42:	1ad2      	subs	r2, r2, r3
 8004e44:	60a2      	str	r2, [r4, #8]
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	4413      	add	r3, r2
 8004e4a:	6023      	str	r3, [r4, #0]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	1b9e      	subs	r6, r3, r6
 8004e50:	60be      	str	r6, [r7, #8]
 8004e52:	2e00      	cmp	r6, #0
 8004e54:	d1cf      	bne.n	8004df6 <__ssprint_r+0x72>
 8004e56:	2000      	movs	r0, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	b003      	add	sp, #12
 8004e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e60:	462a      	mov	r2, r5
 8004e62:	4648      	mov	r0, r9
 8004e64:	f000 f976 	bl	8005154 <_realloc_r>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2800      	cmp	r0, #0
 8004e6c:	d1d6      	bne.n	8004e1c <__ssprint_r+0x98>
 8004e6e:	6921      	ldr	r1, [r4, #16]
 8004e70:	4648      	mov	r0, r9
 8004e72:	f000 f885 	bl	8004f80 <_free_r>
 8004e76:	e7b1      	b.n	8004ddc <__ssprint_r+0x58>

08004e78 <_calloc_r>:
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	4351      	muls	r1, r2
 8004e7c:	f7ff fa6e 	bl	800435c <_malloc_r>
 8004e80:	4604      	mov	r4, r0
 8004e82:	b198      	cbz	r0, 8004eac <_calloc_r+0x34>
 8004e84:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8004e88:	f022 0203 	bic.w	r2, r2, #3
 8004e8c:	3a04      	subs	r2, #4
 8004e8e:	2a24      	cmp	r2, #36	; 0x24
 8004e90:	d81b      	bhi.n	8004eca <_calloc_r+0x52>
 8004e92:	2a13      	cmp	r2, #19
 8004e94:	d917      	bls.n	8004ec6 <_calloc_r+0x4e>
 8004e96:	2100      	movs	r1, #0
 8004e98:	2a1b      	cmp	r2, #27
 8004e9a:	6001      	str	r1, [r0, #0]
 8004e9c:	6041      	str	r1, [r0, #4]
 8004e9e:	d807      	bhi.n	8004eb0 <_calloc_r+0x38>
 8004ea0:	f100 0308 	add.w	r3, r0, #8
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	605a      	str	r2, [r3, #4]
 8004eaa:	609a      	str	r2, [r3, #8]
 8004eac:	4620      	mov	r0, r4
 8004eae:	bd10      	pop	{r4, pc}
 8004eb0:	2a24      	cmp	r2, #36	; 0x24
 8004eb2:	6081      	str	r1, [r0, #8]
 8004eb4:	60c1      	str	r1, [r0, #12]
 8004eb6:	bf11      	iteee	ne
 8004eb8:	f100 0310 	addne.w	r3, r0, #16
 8004ebc:	6101      	streq	r1, [r0, #16]
 8004ebe:	f100 0318 	addeq.w	r3, r0, #24
 8004ec2:	6141      	streq	r1, [r0, #20]
 8004ec4:	e7ee      	b.n	8004ea4 <_calloc_r+0x2c>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	e7ec      	b.n	8004ea4 <_calloc_r+0x2c>
 8004eca:	2100      	movs	r1, #0
 8004ecc:	f7fd fbd4 	bl	8002678 <memset>
 8004ed0:	e7ec      	b.n	8004eac <_calloc_r+0x34>
	...

08004ed4 <_malloc_trim_r>:
 8004ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ed8:	4689      	mov	r9, r1
 8004eda:	4f25      	ldr	r7, [pc, #148]	; (8004f70 <_malloc_trim_r+0x9c>)
 8004edc:	4606      	mov	r6, r0
 8004ede:	f7ff fc63 	bl	80047a8 <__malloc_lock>
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8004f7c <_malloc_trim_r+0xa8>
 8004ee8:	685d      	ldr	r5, [r3, #4]
 8004eea:	f1a8 0411 	sub.w	r4, r8, #17
 8004eee:	f025 0503 	bic.w	r5, r5, #3
 8004ef2:	eba4 0409 	sub.w	r4, r4, r9
 8004ef6:	442c      	add	r4, r5
 8004ef8:	fbb4 f4f8 	udiv	r4, r4, r8
 8004efc:	3c01      	subs	r4, #1
 8004efe:	fb08 f404 	mul.w	r4, r8, r4
 8004f02:	4544      	cmp	r4, r8
 8004f04:	da05      	bge.n	8004f12 <_malloc_trim_r+0x3e>
 8004f06:	4630      	mov	r0, r6
 8004f08:	f7ff fc54 	bl	80047b4 <__malloc_unlock>
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f12:	2100      	movs	r1, #0
 8004f14:	4630      	mov	r0, r6
 8004f16:	f7ff ff25 	bl	8004d64 <_sbrk_r>
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	442b      	add	r3, r5
 8004f1e:	4298      	cmp	r0, r3
 8004f20:	d1f1      	bne.n	8004f06 <_malloc_trim_r+0x32>
 8004f22:	4261      	negs	r1, r4
 8004f24:	4630      	mov	r0, r6
 8004f26:	f7ff ff1d 	bl	8004d64 <_sbrk_r>
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	d110      	bne.n	8004f50 <_malloc_trim_r+0x7c>
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4630      	mov	r0, r6
 8004f32:	f7ff ff17 	bl	8004d64 <_sbrk_r>
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	1a83      	subs	r3, r0, r2
 8004f3a:	2b0f      	cmp	r3, #15
 8004f3c:	dde3      	ble.n	8004f06 <_malloc_trim_r+0x32>
 8004f3e:	490d      	ldr	r1, [pc, #52]	; (8004f74 <_malloc_trim_r+0xa0>)
 8004f40:	f043 0301 	orr.w	r3, r3, #1
 8004f44:	6809      	ldr	r1, [r1, #0]
 8004f46:	6053      	str	r3, [r2, #4]
 8004f48:	1a40      	subs	r0, r0, r1
 8004f4a:	490b      	ldr	r1, [pc, #44]	; (8004f78 <_malloc_trim_r+0xa4>)
 8004f4c:	6008      	str	r0, [r1, #0]
 8004f4e:	e7da      	b.n	8004f06 <_malloc_trim_r+0x32>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	4a09      	ldr	r2, [pc, #36]	; (8004f78 <_malloc_trim_r+0xa4>)
 8004f54:	1b2d      	subs	r5, r5, r4
 8004f56:	f045 0501 	orr.w	r5, r5, #1
 8004f5a:	605d      	str	r5, [r3, #4]
 8004f5c:	6813      	ldr	r3, [r2, #0]
 8004f5e:	4630      	mov	r0, r6
 8004f60:	1b1c      	subs	r4, r3, r4
 8004f62:	6014      	str	r4, [r2, #0]
 8004f64:	f7ff fc26 	bl	80047b4 <__malloc_unlock>
 8004f68:	2001      	movs	r0, #1
 8004f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f6e:	bf00      	nop
 8004f70:	20000100 	.word	0x20000100
 8004f74:	20000508 	.word	0x20000508
 8004f78:	200007b8 	.word	0x200007b8
 8004f7c:	00000080 	.word	0x00000080

08004f80 <_free_r>:
 8004f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f84:	4604      	mov	r4, r0
 8004f86:	4688      	mov	r8, r1
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	f000 80ab 	beq.w	80050e4 <_free_r+0x164>
 8004f8e:	f7ff fc0b 	bl	80047a8 <__malloc_lock>
 8004f92:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004f96:	4d54      	ldr	r5, [pc, #336]	; (80050e8 <_free_r+0x168>)
 8004f98:	f022 0001 	bic.w	r0, r2, #1
 8004f9c:	f1a8 0308 	sub.w	r3, r8, #8
 8004fa0:	181f      	adds	r7, r3, r0
 8004fa2:	68a9      	ldr	r1, [r5, #8]
 8004fa4:	687e      	ldr	r6, [r7, #4]
 8004fa6:	428f      	cmp	r7, r1
 8004fa8:	f026 0603 	bic.w	r6, r6, #3
 8004fac:	f002 0201 	and.w	r2, r2, #1
 8004fb0:	d11b      	bne.n	8004fea <_free_r+0x6a>
 8004fb2:	4430      	add	r0, r6
 8004fb4:	b93a      	cbnz	r2, 8004fc6 <_free_r+0x46>
 8004fb6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004fba:	1a9b      	subs	r3, r3, r2
 8004fbc:	6899      	ldr	r1, [r3, #8]
 8004fbe:	4410      	add	r0, r2
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	60ca      	str	r2, [r1, #12]
 8004fc4:	6091      	str	r1, [r2, #8]
 8004fc6:	f040 0201 	orr.w	r2, r0, #1
 8004fca:	605a      	str	r2, [r3, #4]
 8004fcc:	60ab      	str	r3, [r5, #8]
 8004fce:	4b47      	ldr	r3, [pc, #284]	; (80050ec <_free_r+0x16c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4298      	cmp	r0, r3
 8004fd4:	d304      	bcc.n	8004fe0 <_free_r+0x60>
 8004fd6:	4b46      	ldr	r3, [pc, #280]	; (80050f0 <_free_r+0x170>)
 8004fd8:	4620      	mov	r0, r4
 8004fda:	6819      	ldr	r1, [r3, #0]
 8004fdc:	f7ff ff7a 	bl	8004ed4 <_malloc_trim_r>
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fe6:	f7ff bbe5 	b.w	80047b4 <__malloc_unlock>
 8004fea:	607e      	str	r6, [r7, #4]
 8004fec:	2a00      	cmp	r2, #0
 8004fee:	d139      	bne.n	8005064 <_free_r+0xe4>
 8004ff0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004ff4:	f105 0e08 	add.w	lr, r5, #8
 8004ff8:	1a5b      	subs	r3, r3, r1
 8004ffa:	4408      	add	r0, r1
 8004ffc:	6899      	ldr	r1, [r3, #8]
 8004ffe:	4571      	cmp	r1, lr
 8005000:	d032      	beq.n	8005068 <_free_r+0xe8>
 8005002:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005006:	f8c1 e00c 	str.w	lr, [r1, #12]
 800500a:	f8ce 1008 	str.w	r1, [lr, #8]
 800500e:	19b9      	adds	r1, r7, r6
 8005010:	6849      	ldr	r1, [r1, #4]
 8005012:	07c9      	lsls	r1, r1, #31
 8005014:	d40a      	bmi.n	800502c <_free_r+0xac>
 8005016:	4430      	add	r0, r6
 8005018:	68b9      	ldr	r1, [r7, #8]
 800501a:	bb3a      	cbnz	r2, 800506c <_free_r+0xec>
 800501c:	4e35      	ldr	r6, [pc, #212]	; (80050f4 <_free_r+0x174>)
 800501e:	42b1      	cmp	r1, r6
 8005020:	d124      	bne.n	800506c <_free_r+0xec>
 8005022:	2201      	movs	r2, #1
 8005024:	616b      	str	r3, [r5, #20]
 8005026:	612b      	str	r3, [r5, #16]
 8005028:	60d9      	str	r1, [r3, #12]
 800502a:	6099      	str	r1, [r3, #8]
 800502c:	f040 0101 	orr.w	r1, r0, #1
 8005030:	6059      	str	r1, [r3, #4]
 8005032:	5018      	str	r0, [r3, r0]
 8005034:	2a00      	cmp	r2, #0
 8005036:	d1d3      	bne.n	8004fe0 <_free_r+0x60>
 8005038:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800503c:	d21a      	bcs.n	8005074 <_free_r+0xf4>
 800503e:	2201      	movs	r2, #1
 8005040:	08c0      	lsrs	r0, r0, #3
 8005042:	1081      	asrs	r1, r0, #2
 8005044:	408a      	lsls	r2, r1
 8005046:	6869      	ldr	r1, [r5, #4]
 8005048:	3001      	adds	r0, #1
 800504a:	430a      	orrs	r2, r1
 800504c:	606a      	str	r2, [r5, #4]
 800504e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005052:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005056:	3a08      	subs	r2, #8
 8005058:	60da      	str	r2, [r3, #12]
 800505a:	6099      	str	r1, [r3, #8]
 800505c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005060:	60cb      	str	r3, [r1, #12]
 8005062:	e7bd      	b.n	8004fe0 <_free_r+0x60>
 8005064:	2200      	movs	r2, #0
 8005066:	e7d2      	b.n	800500e <_free_r+0x8e>
 8005068:	2201      	movs	r2, #1
 800506a:	e7d0      	b.n	800500e <_free_r+0x8e>
 800506c:	68fe      	ldr	r6, [r7, #12]
 800506e:	60ce      	str	r6, [r1, #12]
 8005070:	60b1      	str	r1, [r6, #8]
 8005072:	e7db      	b.n	800502c <_free_r+0xac>
 8005074:	0a42      	lsrs	r2, r0, #9
 8005076:	2a04      	cmp	r2, #4
 8005078:	d813      	bhi.n	80050a2 <_free_r+0x122>
 800507a:	0982      	lsrs	r2, r0, #6
 800507c:	3238      	adds	r2, #56	; 0x38
 800507e:	1c51      	adds	r1, r2, #1
 8005080:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005084:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005088:	428e      	cmp	r6, r1
 800508a:	d124      	bne.n	80050d6 <_free_r+0x156>
 800508c:	2001      	movs	r0, #1
 800508e:	1092      	asrs	r2, r2, #2
 8005090:	fa00 f202 	lsl.w	r2, r0, r2
 8005094:	6868      	ldr	r0, [r5, #4]
 8005096:	4302      	orrs	r2, r0
 8005098:	606a      	str	r2, [r5, #4]
 800509a:	60de      	str	r6, [r3, #12]
 800509c:	6099      	str	r1, [r3, #8]
 800509e:	60b3      	str	r3, [r6, #8]
 80050a0:	e7de      	b.n	8005060 <_free_r+0xe0>
 80050a2:	2a14      	cmp	r2, #20
 80050a4:	d801      	bhi.n	80050aa <_free_r+0x12a>
 80050a6:	325b      	adds	r2, #91	; 0x5b
 80050a8:	e7e9      	b.n	800507e <_free_r+0xfe>
 80050aa:	2a54      	cmp	r2, #84	; 0x54
 80050ac:	d802      	bhi.n	80050b4 <_free_r+0x134>
 80050ae:	0b02      	lsrs	r2, r0, #12
 80050b0:	326e      	adds	r2, #110	; 0x6e
 80050b2:	e7e4      	b.n	800507e <_free_r+0xfe>
 80050b4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80050b8:	d802      	bhi.n	80050c0 <_free_r+0x140>
 80050ba:	0bc2      	lsrs	r2, r0, #15
 80050bc:	3277      	adds	r2, #119	; 0x77
 80050be:	e7de      	b.n	800507e <_free_r+0xfe>
 80050c0:	f240 5154 	movw	r1, #1364	; 0x554
 80050c4:	428a      	cmp	r2, r1
 80050c6:	bf9a      	itte	ls
 80050c8:	0c82      	lsrls	r2, r0, #18
 80050ca:	327c      	addls	r2, #124	; 0x7c
 80050cc:	227e      	movhi	r2, #126	; 0x7e
 80050ce:	e7d6      	b.n	800507e <_free_r+0xfe>
 80050d0:	6889      	ldr	r1, [r1, #8]
 80050d2:	428e      	cmp	r6, r1
 80050d4:	d004      	beq.n	80050e0 <_free_r+0x160>
 80050d6:	684a      	ldr	r2, [r1, #4]
 80050d8:	f022 0203 	bic.w	r2, r2, #3
 80050dc:	4290      	cmp	r0, r2
 80050de:	d3f7      	bcc.n	80050d0 <_free_r+0x150>
 80050e0:	68ce      	ldr	r6, [r1, #12]
 80050e2:	e7da      	b.n	800509a <_free_r+0x11a>
 80050e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e8:	20000100 	.word	0x20000100
 80050ec:	2000050c 	.word	0x2000050c
 80050f0:	200007e8 	.word	0x200007e8
 80050f4:	20000108 	.word	0x20000108

080050f8 <__retarget_lock_acquire_recursive>:
 80050f8:	4770      	bx	lr

080050fa <__retarget_lock_release_recursive>:
 80050fa:	4770      	bx	lr

080050fc <__ascii_mbtowc>:
 80050fc:	b082      	sub	sp, #8
 80050fe:	b901      	cbnz	r1, 8005102 <__ascii_mbtowc+0x6>
 8005100:	a901      	add	r1, sp, #4
 8005102:	b142      	cbz	r2, 8005116 <__ascii_mbtowc+0x1a>
 8005104:	b14b      	cbz	r3, 800511a <__ascii_mbtowc+0x1e>
 8005106:	7813      	ldrb	r3, [r2, #0]
 8005108:	600b      	str	r3, [r1, #0]
 800510a:	7812      	ldrb	r2, [r2, #0]
 800510c:	1c10      	adds	r0, r2, #0
 800510e:	bf18      	it	ne
 8005110:	2001      	movne	r0, #1
 8005112:	b002      	add	sp, #8
 8005114:	4770      	bx	lr
 8005116:	4610      	mov	r0, r2
 8005118:	e7fb      	b.n	8005112 <__ascii_mbtowc+0x16>
 800511a:	f06f 0001 	mvn.w	r0, #1
 800511e:	e7f8      	b.n	8005112 <__ascii_mbtowc+0x16>

08005120 <memmove>:
 8005120:	4288      	cmp	r0, r1
 8005122:	b510      	push	{r4, lr}
 8005124:	eb01 0302 	add.w	r3, r1, r2
 8005128:	d803      	bhi.n	8005132 <memmove+0x12>
 800512a:	1e42      	subs	r2, r0, #1
 800512c:	4299      	cmp	r1, r3
 800512e:	d10c      	bne.n	800514a <memmove+0x2a>
 8005130:	bd10      	pop	{r4, pc}
 8005132:	4298      	cmp	r0, r3
 8005134:	d2f9      	bcs.n	800512a <memmove+0xa>
 8005136:	1881      	adds	r1, r0, r2
 8005138:	1ad2      	subs	r2, r2, r3
 800513a:	42d3      	cmn	r3, r2
 800513c:	d100      	bne.n	8005140 <memmove+0x20>
 800513e:	bd10      	pop	{r4, pc}
 8005140:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005144:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005148:	e7f7      	b.n	800513a <memmove+0x1a>
 800514a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800514e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005152:	e7eb      	b.n	800512c <memmove+0xc>

08005154 <_realloc_r>:
 8005154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005158:	4682      	mov	sl, r0
 800515a:	460c      	mov	r4, r1
 800515c:	b929      	cbnz	r1, 800516a <_realloc_r+0x16>
 800515e:	4611      	mov	r1, r2
 8005160:	b003      	add	sp, #12
 8005162:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005166:	f7ff b8f9 	b.w	800435c <_malloc_r>
 800516a:	9201      	str	r2, [sp, #4]
 800516c:	f7ff fb1c 	bl	80047a8 <__malloc_lock>
 8005170:	9a01      	ldr	r2, [sp, #4]
 8005172:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8005176:	f102 080b 	add.w	r8, r2, #11
 800517a:	f1b8 0f16 	cmp.w	r8, #22
 800517e:	f1a4 0908 	sub.w	r9, r4, #8
 8005182:	f025 0603 	bic.w	r6, r5, #3
 8005186:	d90a      	bls.n	800519e <_realloc_r+0x4a>
 8005188:	f038 0807 	bics.w	r8, r8, #7
 800518c:	d509      	bpl.n	80051a2 <_realloc_r+0x4e>
 800518e:	230c      	movs	r3, #12
 8005190:	2700      	movs	r7, #0
 8005192:	f8ca 3000 	str.w	r3, [sl]
 8005196:	4638      	mov	r0, r7
 8005198:	b003      	add	sp, #12
 800519a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800519e:	f04f 0810 	mov.w	r8, #16
 80051a2:	4590      	cmp	r8, r2
 80051a4:	d3f3      	bcc.n	800518e <_realloc_r+0x3a>
 80051a6:	45b0      	cmp	r8, r6
 80051a8:	f340 8148 	ble.w	800543c <_realloc_r+0x2e8>
 80051ac:	4ba9      	ldr	r3, [pc, #676]	; (8005454 <_realloc_r+0x300>)
 80051ae:	eb09 0106 	add.w	r1, r9, r6
 80051b2:	f8d3 e008 	ldr.w	lr, [r3, #8]
 80051b6:	469b      	mov	fp, r3
 80051b8:	4571      	cmp	r1, lr
 80051ba:	684b      	ldr	r3, [r1, #4]
 80051bc:	d005      	beq.n	80051ca <_realloc_r+0x76>
 80051be:	f023 0001 	bic.w	r0, r3, #1
 80051c2:	4408      	add	r0, r1
 80051c4:	6840      	ldr	r0, [r0, #4]
 80051c6:	07c7      	lsls	r7, r0, #31
 80051c8:	d447      	bmi.n	800525a <_realloc_r+0x106>
 80051ca:	f023 0303 	bic.w	r3, r3, #3
 80051ce:	4571      	cmp	r1, lr
 80051d0:	eb06 0703 	add.w	r7, r6, r3
 80051d4:	d119      	bne.n	800520a <_realloc_r+0xb6>
 80051d6:	f108 0010 	add.w	r0, r8, #16
 80051da:	4287      	cmp	r7, r0
 80051dc:	db3f      	blt.n	800525e <_realloc_r+0x10a>
 80051de:	eba7 0708 	sub.w	r7, r7, r8
 80051e2:	eb09 0308 	add.w	r3, r9, r8
 80051e6:	f047 0701 	orr.w	r7, r7, #1
 80051ea:	f8cb 3008 	str.w	r3, [fp, #8]
 80051ee:	605f      	str	r7, [r3, #4]
 80051f0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80051f4:	4650      	mov	r0, sl
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	ea43 0308 	orr.w	r3, r3, r8
 80051fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8005202:	f7ff fad7 	bl	80047b4 <__malloc_unlock>
 8005206:	4627      	mov	r7, r4
 8005208:	e7c5      	b.n	8005196 <_realloc_r+0x42>
 800520a:	45b8      	cmp	r8, r7
 800520c:	dc27      	bgt.n	800525e <_realloc_r+0x10a>
 800520e:	68cb      	ldr	r3, [r1, #12]
 8005210:	688a      	ldr	r2, [r1, #8]
 8005212:	60d3      	str	r3, [r2, #12]
 8005214:	609a      	str	r2, [r3, #8]
 8005216:	eba7 0008 	sub.w	r0, r7, r8
 800521a:	280f      	cmp	r0, #15
 800521c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005220:	eb09 0207 	add.w	r2, r9, r7
 8005224:	f240 810c 	bls.w	8005440 <_realloc_r+0x2ec>
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	eb09 0108 	add.w	r1, r9, r8
 8005230:	ea43 0308 	orr.w	r3, r3, r8
 8005234:	f040 0001 	orr.w	r0, r0, #1
 8005238:	f8c9 3004 	str.w	r3, [r9, #4]
 800523c:	6048      	str	r0, [r1, #4]
 800523e:	6853      	ldr	r3, [r2, #4]
 8005240:	3108      	adds	r1, #8
 8005242:	f043 0301 	orr.w	r3, r3, #1
 8005246:	6053      	str	r3, [r2, #4]
 8005248:	4650      	mov	r0, sl
 800524a:	f7ff fe99 	bl	8004f80 <_free_r>
 800524e:	4650      	mov	r0, sl
 8005250:	f7ff fab0 	bl	80047b4 <__malloc_unlock>
 8005254:	f109 0708 	add.w	r7, r9, #8
 8005258:	e79d      	b.n	8005196 <_realloc_r+0x42>
 800525a:	2300      	movs	r3, #0
 800525c:	4619      	mov	r1, r3
 800525e:	07e8      	lsls	r0, r5, #31
 8005260:	f100 8085 	bmi.w	800536e <_realloc_r+0x21a>
 8005264:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8005268:	eba9 0505 	sub.w	r5, r9, r5
 800526c:	6868      	ldr	r0, [r5, #4]
 800526e:	f020 0003 	bic.w	r0, r0, #3
 8005272:	4430      	add	r0, r6
 8005274:	2900      	cmp	r1, #0
 8005276:	d077      	beq.n	8005368 <_realloc_r+0x214>
 8005278:	4571      	cmp	r1, lr
 800527a:	d151      	bne.n	8005320 <_realloc_r+0x1cc>
 800527c:	4403      	add	r3, r0
 800527e:	f108 0110 	add.w	r1, r8, #16
 8005282:	428b      	cmp	r3, r1
 8005284:	db70      	blt.n	8005368 <_realloc_r+0x214>
 8005286:	462f      	mov	r7, r5
 8005288:	68ea      	ldr	r2, [r5, #12]
 800528a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800528e:	60ca      	str	r2, [r1, #12]
 8005290:	6091      	str	r1, [r2, #8]
 8005292:	1f32      	subs	r2, r6, #4
 8005294:	2a24      	cmp	r2, #36	; 0x24
 8005296:	d83c      	bhi.n	8005312 <_realloc_r+0x1be>
 8005298:	2a13      	cmp	r2, #19
 800529a:	d937      	bls.n	800530c <_realloc_r+0x1b8>
 800529c:	6821      	ldr	r1, [r4, #0]
 800529e:	2a1b      	cmp	r2, #27
 80052a0:	60a9      	str	r1, [r5, #8]
 80052a2:	6861      	ldr	r1, [r4, #4]
 80052a4:	60e9      	str	r1, [r5, #12]
 80052a6:	d81c      	bhi.n	80052e2 <_realloc_r+0x18e>
 80052a8:	f105 0210 	add.w	r2, r5, #16
 80052ac:	f104 0108 	add.w	r1, r4, #8
 80052b0:	6808      	ldr	r0, [r1, #0]
 80052b2:	6010      	str	r0, [r2, #0]
 80052b4:	6848      	ldr	r0, [r1, #4]
 80052b6:	6050      	str	r0, [r2, #4]
 80052b8:	6889      	ldr	r1, [r1, #8]
 80052ba:	6091      	str	r1, [r2, #8]
 80052bc:	eba3 0308 	sub.w	r3, r3, r8
 80052c0:	eb05 0208 	add.w	r2, r5, r8
 80052c4:	f043 0301 	orr.w	r3, r3, #1
 80052c8:	f8cb 2008 	str.w	r2, [fp, #8]
 80052cc:	6053      	str	r3, [r2, #4]
 80052ce:	686b      	ldr	r3, [r5, #4]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	ea43 0308 	orr.w	r3, r3, r8
 80052d8:	606b      	str	r3, [r5, #4]
 80052da:	4650      	mov	r0, sl
 80052dc:	f7ff fa6a 	bl	80047b4 <__malloc_unlock>
 80052e0:	e759      	b.n	8005196 <_realloc_r+0x42>
 80052e2:	68a1      	ldr	r1, [r4, #8]
 80052e4:	2a24      	cmp	r2, #36	; 0x24
 80052e6:	6129      	str	r1, [r5, #16]
 80052e8:	68e1      	ldr	r1, [r4, #12]
 80052ea:	bf18      	it	ne
 80052ec:	f105 0218 	addne.w	r2, r5, #24
 80052f0:	6169      	str	r1, [r5, #20]
 80052f2:	bf09      	itett	eq
 80052f4:	6922      	ldreq	r2, [r4, #16]
 80052f6:	f104 0110 	addne.w	r1, r4, #16
 80052fa:	61aa      	streq	r2, [r5, #24]
 80052fc:	6960      	ldreq	r0, [r4, #20]
 80052fe:	bf02      	ittt	eq
 8005300:	f105 0220 	addeq.w	r2, r5, #32
 8005304:	f104 0118 	addeq.w	r1, r4, #24
 8005308:	61e8      	streq	r0, [r5, #28]
 800530a:	e7d1      	b.n	80052b0 <_realloc_r+0x15c>
 800530c:	463a      	mov	r2, r7
 800530e:	4621      	mov	r1, r4
 8005310:	e7ce      	b.n	80052b0 <_realloc_r+0x15c>
 8005312:	4621      	mov	r1, r4
 8005314:	4638      	mov	r0, r7
 8005316:	9301      	str	r3, [sp, #4]
 8005318:	f7ff ff02 	bl	8005120 <memmove>
 800531c:	9b01      	ldr	r3, [sp, #4]
 800531e:	e7cd      	b.n	80052bc <_realloc_r+0x168>
 8005320:	18c7      	adds	r7, r0, r3
 8005322:	45b8      	cmp	r8, r7
 8005324:	dc20      	bgt.n	8005368 <_realloc_r+0x214>
 8005326:	68cb      	ldr	r3, [r1, #12]
 8005328:	688a      	ldr	r2, [r1, #8]
 800532a:	60d3      	str	r3, [r2, #12]
 800532c:	609a      	str	r2, [r3, #8]
 800532e:	4628      	mov	r0, r5
 8005330:	68eb      	ldr	r3, [r5, #12]
 8005332:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8005336:	60d3      	str	r3, [r2, #12]
 8005338:	609a      	str	r2, [r3, #8]
 800533a:	1f32      	subs	r2, r6, #4
 800533c:	2a24      	cmp	r2, #36	; 0x24
 800533e:	d843      	bhi.n	80053c8 <_realloc_r+0x274>
 8005340:	2a13      	cmp	r2, #19
 8005342:	d93f      	bls.n	80053c4 <_realloc_r+0x270>
 8005344:	6823      	ldr	r3, [r4, #0]
 8005346:	2a1b      	cmp	r2, #27
 8005348:	60ab      	str	r3, [r5, #8]
 800534a:	6863      	ldr	r3, [r4, #4]
 800534c:	60eb      	str	r3, [r5, #12]
 800534e:	d824      	bhi.n	800539a <_realloc_r+0x246>
 8005350:	f105 0010 	add.w	r0, r5, #16
 8005354:	f104 0308 	add.w	r3, r4, #8
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	6002      	str	r2, [r0, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	6042      	str	r2, [r0, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	6083      	str	r3, [r0, #8]
 8005364:	46a9      	mov	r9, r5
 8005366:	e756      	b.n	8005216 <_realloc_r+0xc2>
 8005368:	4580      	cmp	r8, r0
 800536a:	4607      	mov	r7, r0
 800536c:	dddf      	ble.n	800532e <_realloc_r+0x1da>
 800536e:	4611      	mov	r1, r2
 8005370:	4650      	mov	r0, sl
 8005372:	f7fe fff3 	bl	800435c <_malloc_r>
 8005376:	4607      	mov	r7, r0
 8005378:	2800      	cmp	r0, #0
 800537a:	d0ae      	beq.n	80052da <_realloc_r+0x186>
 800537c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005380:	f1a0 0208 	sub.w	r2, r0, #8
 8005384:	f023 0301 	bic.w	r3, r3, #1
 8005388:	444b      	add	r3, r9
 800538a:	429a      	cmp	r2, r3
 800538c:	d120      	bne.n	80053d0 <_realloc_r+0x27c>
 800538e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8005392:	f027 0703 	bic.w	r7, r7, #3
 8005396:	4437      	add	r7, r6
 8005398:	e73d      	b.n	8005216 <_realloc_r+0xc2>
 800539a:	68a3      	ldr	r3, [r4, #8]
 800539c:	2a24      	cmp	r2, #36	; 0x24
 800539e:	612b      	str	r3, [r5, #16]
 80053a0:	68e3      	ldr	r3, [r4, #12]
 80053a2:	bf18      	it	ne
 80053a4:	f105 0018 	addne.w	r0, r5, #24
 80053a8:	616b      	str	r3, [r5, #20]
 80053aa:	bf09      	itett	eq
 80053ac:	6923      	ldreq	r3, [r4, #16]
 80053ae:	f104 0310 	addne.w	r3, r4, #16
 80053b2:	61ab      	streq	r3, [r5, #24]
 80053b4:	6962      	ldreq	r2, [r4, #20]
 80053b6:	bf02      	ittt	eq
 80053b8:	f105 0020 	addeq.w	r0, r5, #32
 80053bc:	f104 0318 	addeq.w	r3, r4, #24
 80053c0:	61ea      	streq	r2, [r5, #28]
 80053c2:	e7c9      	b.n	8005358 <_realloc_r+0x204>
 80053c4:	4623      	mov	r3, r4
 80053c6:	e7c7      	b.n	8005358 <_realloc_r+0x204>
 80053c8:	4621      	mov	r1, r4
 80053ca:	f7ff fea9 	bl	8005120 <memmove>
 80053ce:	e7c9      	b.n	8005364 <_realloc_r+0x210>
 80053d0:	1f32      	subs	r2, r6, #4
 80053d2:	2a24      	cmp	r2, #36	; 0x24
 80053d4:	d82e      	bhi.n	8005434 <_realloc_r+0x2e0>
 80053d6:	2a13      	cmp	r2, #19
 80053d8:	d929      	bls.n	800542e <_realloc_r+0x2da>
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	2a1b      	cmp	r2, #27
 80053de:	6003      	str	r3, [r0, #0]
 80053e0:	6863      	ldr	r3, [r4, #4]
 80053e2:	6043      	str	r3, [r0, #4]
 80053e4:	d80e      	bhi.n	8005404 <_realloc_r+0x2b0>
 80053e6:	f100 0308 	add.w	r3, r0, #8
 80053ea:	f104 0208 	add.w	r2, r4, #8
 80053ee:	6811      	ldr	r1, [r2, #0]
 80053f0:	6019      	str	r1, [r3, #0]
 80053f2:	6851      	ldr	r1, [r2, #4]
 80053f4:	6059      	str	r1, [r3, #4]
 80053f6:	6892      	ldr	r2, [r2, #8]
 80053f8:	609a      	str	r2, [r3, #8]
 80053fa:	4621      	mov	r1, r4
 80053fc:	4650      	mov	r0, sl
 80053fe:	f7ff fdbf 	bl	8004f80 <_free_r>
 8005402:	e76a      	b.n	80052da <_realloc_r+0x186>
 8005404:	68a3      	ldr	r3, [r4, #8]
 8005406:	2a24      	cmp	r2, #36	; 0x24
 8005408:	6083      	str	r3, [r0, #8]
 800540a:	68e3      	ldr	r3, [r4, #12]
 800540c:	bf18      	it	ne
 800540e:	f104 0210 	addne.w	r2, r4, #16
 8005412:	60c3      	str	r3, [r0, #12]
 8005414:	bf09      	itett	eq
 8005416:	6923      	ldreq	r3, [r4, #16]
 8005418:	f100 0310 	addne.w	r3, r0, #16
 800541c:	6103      	streq	r3, [r0, #16]
 800541e:	6961      	ldreq	r1, [r4, #20]
 8005420:	bf02      	ittt	eq
 8005422:	f100 0318 	addeq.w	r3, r0, #24
 8005426:	f104 0218 	addeq.w	r2, r4, #24
 800542a:	6141      	streq	r1, [r0, #20]
 800542c:	e7df      	b.n	80053ee <_realloc_r+0x29a>
 800542e:	4603      	mov	r3, r0
 8005430:	4622      	mov	r2, r4
 8005432:	e7dc      	b.n	80053ee <_realloc_r+0x29a>
 8005434:	4621      	mov	r1, r4
 8005436:	f7ff fe73 	bl	8005120 <memmove>
 800543a:	e7de      	b.n	80053fa <_realloc_r+0x2a6>
 800543c:	4637      	mov	r7, r6
 800543e:	e6ea      	b.n	8005216 <_realloc_r+0xc2>
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	431f      	orrs	r7, r3
 8005446:	f8c9 7004 	str.w	r7, [r9, #4]
 800544a:	6853      	ldr	r3, [r2, #4]
 800544c:	f043 0301 	orr.w	r3, r3, #1
 8005450:	6053      	str	r3, [r2, #4]
 8005452:	e6fc      	b.n	800524e <_realloc_r+0xfa>
 8005454:	20000100 	.word	0x20000100

08005458 <__ascii_wctomb>:
 8005458:	b149      	cbz	r1, 800546e <__ascii_wctomb+0x16>
 800545a:	2aff      	cmp	r2, #255	; 0xff
 800545c:	bf8b      	itete	hi
 800545e:	238a      	movhi	r3, #138	; 0x8a
 8005460:	700a      	strbls	r2, [r1, #0]
 8005462:	6003      	strhi	r3, [r0, #0]
 8005464:	2001      	movls	r0, #1
 8005466:	bf88      	it	hi
 8005468:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800546c:	4770      	bx	lr
 800546e:	4608      	mov	r0, r1
 8005470:	4770      	bx	lr
	...

08005474 <_sbrk>:
 8005474:	4b04      	ldr	r3, [pc, #16]	; (8005488 <_sbrk+0x14>)
 8005476:	4602      	mov	r2, r0
 8005478:	6819      	ldr	r1, [r3, #0]
 800547a:	b909      	cbnz	r1, 8005480 <_sbrk+0xc>
 800547c:	4903      	ldr	r1, [pc, #12]	; (800548c <_sbrk+0x18>)
 800547e:	6019      	str	r1, [r3, #0]
 8005480:	6818      	ldr	r0, [r3, #0]
 8005482:	4402      	add	r2, r0
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	4770      	bx	lr
 8005488:	200007ec 	.word	0x200007ec
 800548c:	2000089c 	.word	0x2000089c

08005490 <_init>:
 8005490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005492:	bf00      	nop
 8005494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005496:	bc08      	pop	{r3}
 8005498:	469e      	mov	lr, r3
 800549a:	4770      	bx	lr

0800549c <_fini>:
 800549c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800549e:	bf00      	nop
 80054a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054a2:	bc08      	pop	{r3}
 80054a4:	469e      	mov	lr, r3
 80054a6:	4770      	bx	lr
