

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Tue Dec 31 13:49:09 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     4.247|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  150561|  150561|  150561|  150561|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  150560|  150560|      9410|          -|          -|    16|    no    |
        | + Loop 1.1      |    9408|    9408|        12|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |       7|       7|         8|          1|          0|     1|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 13 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 19 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'add' 'add_ln24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 21 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 23 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 25 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.06ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 1542, i16 -1048, i16 -333, i16 783, i16 -788, i16 -804, i16 758, i16 -342, i16 1083, i16 2512, i16 441, i16 0, i16 -963, i16 103, i16 -697, i16 -852, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 26 'mux' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_1 to i19" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 27 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 28 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.06ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -1770, i16 6639, i16 8093, i16 -628, i16 4920, i16 9618, i16 -9253, i16 1545, i16 -10856, i16 2733, i16 1194, i16 6035, i16 3956, i16 -6935, i16 5414, i16 6639, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 30 'mux' 'tmp_3' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 31 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_2)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 32 'specregionend' 'empty_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 33 'store' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 34 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %add_ln31, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 37 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %hls_label_0 ]"   --->   Operation 38 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 41 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln39_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 42 'bitconcatenate' 'shl_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i7 %shl_ln39_1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 43 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39_2, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 44 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %indvar_flatten, -240" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 45 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln31 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 46 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 48 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 50 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 51 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 52 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 53 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 54 'select' 'select_ln32' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 56 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 57 'zext' 'zext_ln39' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln39_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 58 'bitconcatenate' 'shl_ln39_1_mid1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln39_16 = zext i7 %shl_ln39_1_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 59 'zext' 'zext_ln39_16' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln39_5 = sub i11 %zext_ln39, %zext_ln39_16" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 60 'sub' 'sub_ln39_5' <Predicate = (icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%select_ln32_12 = select i1 %icmp_ln33, i11 %sub_ln39_5, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 61 'select' 'select_ln32_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%zext_ln36 = zext i5 %select_ln32 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 62 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln39 = add i11 %zext_ln36, %select_ln32_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 63 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i11 %add_ln39 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 64 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i32 %sext_ln39_1 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 65 'zext' 'zext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 66 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_0 = phi i19 [ %buffer, %hls_label_2 ], [ %sext_ln34, %.preheader5 ]"   --->   Operation 68 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%in_d_0 = phi i1 [ true, %hls_label_2 ], [ false, %.preheader5 ]"   --->   Operation 69 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 70 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %in_d_0, label %1, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 72 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 73 'br' <Predicate = (!in_d_0)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 74 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1_l = load i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 75 'load' 'kernel_buffer_0_1_l' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 76 'sext' 'sext_ln39' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 77 [5/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 77 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 78 [4/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 78 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 79 [3/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 79 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 80 [2/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 80 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 81 [1/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 81 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!in_d_0)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.16>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 83 'specregionbegin' 'tmp_5' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 84 'specpipeline' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i18 %trunc_ln to i19" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 85 'sext' 'sext_ln39_2' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.16ns)   --->   "%buffer = add i19 %sext_ln39_2, %buffer_0" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 86 'add' 'buffer' <Predicate = (!in_d_0)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 87 'specregionend' 'empty_33' <Predicate = (!in_d_0)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 1.81>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln39 to i15" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 88 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (1.81ns)   --->   "%add_ln47_1 = add i15 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 89 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 90 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.24>
ST_14 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %buffer_0, i32 18)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 91 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i19 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 92 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 93 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 94 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 95 'and' 'and_ln47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i15 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 96 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_1 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 97 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 98 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 99 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.67ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:24) [6]  (1.77 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:24) [6]  (0 ns)
	'mux' operation ('tmp_1', ../layers_c/pointwise_conv2d.cpp:25) [16]  (2.06 ns)

 <State 3>: 3ns
The critical path consists of the following:
	'phi' operation ('out_h_0', ../layers_c/pointwise_conv2d.cpp:31) with incoming values : ('select_ln31', ../layers_c/pointwise_conv2d.cpp:31) [27]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:31) [39]  (1.78 ns)
	'select' operation ('select_ln31', ../layers_c/pointwise_conv2d.cpp:31) [51]  (1.22 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln39_5', ../layers_c/pointwise_conv2d.cpp:39) [49]  (1.73 ns)
	'select' operation ('select_ln32_12', ../layers_c/pointwise_conv2d.cpp:32) [50]  (0 ns)
	'add' operation ('add_ln39', ../layers_c/pointwise_conv2d.cpp:39) [53]  (1.64 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [67]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [67]  (3.25 ns)

 <State 7>: 3.95ns
The critical path consists of the following:
	'load' operation ('kernel_buffer_0_1_l', ../layers_c/pointwise_conv2d.cpp:39) on local variable 'kernel_buffer[0]' [64]  (0 ns)
	'mul' operation ('mul_ln39', ../layers_c/pointwise_conv2d.cpp:39) [69]  (3.95 ns)

 <State 8>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', ../layers_c/pointwise_conv2d.cpp:39) [69]  (3.95 ns)

 <State 9>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', ../layers_c/pointwise_conv2d.cpp:39) [69]  (3.95 ns)

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', ../layers_c/pointwise_conv2d.cpp:39) [69]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', ../layers_c/pointwise_conv2d.cpp:39) [69]  (3.95 ns)

 <State 12>: 2.17ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:39) [72]  (2.17 ns)

 <State 13>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln47_1', ../layers_c/pointwise_conv2d.cpp:47) [82]  (1.81 ns)

 <State 14>: 4.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln46', ../layers_c/pointwise_conv2d.cpp:46) [78]  (0 ns)
	'select' operation ('select_ln46', ../layers_c/pointwise_conv2d.cpp:46) [79]  (0 ns)
	'and' operation ('and_ln47', ../layers_c/pointwise_conv2d.cpp:47) [80]  (0.993 ns)
	'store' operation ('store_ln47', ../layers_c/pointwise_conv2d.cpp:47) of variable 'and_ln47', ../layers_c/pointwise_conv2d.cpp:47 on array 'output_r' [86]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
