\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type}{\section{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type \-Struct \-Reference}
\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type}\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
}


\-Motor \-Control \-P\-W\-M \-Channel \-Configuration structure type definition.  




{\ttfamily \#include $<$lpc17xx\-\_\-mcpwm.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a2788f235abbe80c743832d577c90b9d9}{channel\-Type}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a16b872e93890ee57eb783008b406649e}{channel\-Polarity}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a7f01b82a2dbff96760884fa0fd4a8f7d}{channel\-Deadtime\-Enable}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a29dea1ec970a5aaaf7d45c67d67960ad}{channel\-Deadtime\-Value}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a0fedf51bcb62b0dfac725871afd60809}{channel\-Update\-Enable}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a5d80bcea2409f5411a9455507f3c89d4}{channel\-Timercounter\-Value}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a84254da5df37e034680c7ac5f372e789}{channel\-Period\-Value}
\item 
uint32\-\_\-t \hyperlink{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a4b3d7a0f4ab0443503af9ff94b0010f1}{channel\-Pulsewidth\-Value}
\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Motor \-Control \-P\-W\-M \-Channel \-Configuration structure type definition. 

\-Definition at line 208 of file lpc17xx\-\_\-mcpwm.\-h.



\subsection{\-Member \-Data \-Documentation}
\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a7f01b82a2dbff96760884fa0fd4a8f7d}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Deadtime\-Enable@{channel\-Deadtime\-Enable}}
\index{channel\-Deadtime\-Enable@{channel\-Deadtime\-Enable}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Deadtime\-Enable}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Deadtime\-Enable}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a7f01b82a2dbff96760884fa0fd4a8f7d}
\-Enable/\-Disable \-Dead\-Time function for channel, should be\-:
\begin{DoxyItemize}
\item \-E\-N\-A\-B\-L\-E.
\item \-D\-I\-S\-A\-B\-L\-E. 
\end{DoxyItemize}

\-Definition at line 218 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a29dea1ec970a5aaaf7d45c67d67960ad}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Deadtime\-Value@{channel\-Deadtime\-Value}}
\index{channel\-Deadtime\-Value@{channel\-Deadtime\-Value}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Deadtime\-Value}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Deadtime\-Value}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a29dea1ec970a5aaaf7d45c67d67960ad}
\-Dead\-Time value, should be less than 0x3\-F\-F 

\-Definition at line 222 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a84254da5df37e034680c7ac5f372e789}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Period\-Value@{channel\-Period\-Value}}
\index{channel\-Period\-Value@{channel\-Period\-Value}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Period\-Value}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Period\-Value}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a84254da5df37e034680c7ac5f372e789}
\-M\-C\-P\-W\-M \-Period value 

\-Definition at line 229 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a16b872e93890ee57eb783008b406649e}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Polarity@{channel\-Polarity}}
\index{channel\-Polarity@{channel\-Polarity}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Polarity}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Polarity}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a16b872e93890ee57eb783008b406649e}
\-Polarity of the \-M\-C\-O\-A and \-M\-C\-O\-B pins, should be\-:
\begin{DoxyItemize}
\item \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-P\-A\-S\-S\-I\-V\-E\-\_\-\-L\-O\-: \-Passive state is \-L\-O\-W, active state is \-H\-I\-G\-H
\item \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-P\-A\-S\-S\-I\-V\-E\-\_\-\-H\-I\-: \-Passive state is \-H\-I\-G\-H, active state is \-L\-O\-W 
\end{DoxyItemize}

\-Definition at line 214 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a4b3d7a0f4ab0443503af9ff94b0010f1}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Pulsewidth\-Value@{channel\-Pulsewidth\-Value}}
\index{channel\-Pulsewidth\-Value@{channel\-Pulsewidth\-Value}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Pulsewidth\-Value}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Pulsewidth\-Value}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a4b3d7a0f4ab0443503af9ff94b0010f1}
\-M\-C\-P\-W\-M \-Pulse \-Width value 

\-Definition at line 230 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a5d80bcea2409f5411a9455507f3c89d4}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Timercounter\-Value@{channel\-Timercounter\-Value}}
\index{channel\-Timercounter\-Value@{channel\-Timercounter\-Value}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Timercounter\-Value}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Timercounter\-Value}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a5d80bcea2409f5411a9455507f3c89d4}
\-M\-C\-P\-W\-M \-Timer \-Counter value 

\-Definition at line 228 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a2788f235abbe80c743832d577c90b9d9}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Type@{channel\-Type}}
\index{channel\-Type@{channel\-Type}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Type}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Type}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a2788f235abbe80c743832d577c90b9d9}
\-Edge/center aligned mode for this channel, should be\-:
\begin{DoxyItemize}
\item \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-E\-D\-G\-E\-\_\-\-M\-O\-D\-E\-: \-Channel is in \-Edge mode
\item \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-E\-N\-T\-E\-R\-\_\-\-M\-O\-D\-E\-: \-Channel is in \-Center mode 
\end{DoxyItemize}

\-Definition at line 209 of file lpc17xx\-\_\-mcpwm.\-h.

\hypertarget{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a0fedf51bcb62b0dfac725871afd60809}{\index{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}!channel\-Update\-Enable@{channel\-Update\-Enable}}
\index{channel\-Update\-Enable@{channel\-Update\-Enable}!MCPWM_CHANNEL_CFG_Type@{\-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type}}
\subsubsection[{channel\-Update\-Enable}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t {\bf \-M\-C\-P\-W\-M\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-C\-F\-G\-\_\-\-Type\-::channel\-Update\-Enable}}}\label{struct_m_c_p_w_m___c_h_a_n_n_e_l___c_f_g___type_a0fedf51bcb62b0dfac725871afd60809}
\-Enable/\-Disable updates of functional registers, should be\-:
\begin{DoxyItemize}
\item \-E\-N\-A\-B\-L\-E.
\item \-D\-I\-S\-A\-B\-L\-E. 
\end{DoxyItemize}

\-Definition at line 223 of file lpc17xx\-\_\-mcpwm.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Drivers/include/\hyperlink{lpc17xx__mcpwm_8h}{lpc17xx\-\_\-mcpwm.\-h}\end{DoxyCompactItemize}
