$date
	Sun Oct 23 03:17:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#470513
b1110 !
1"
#470514
b1110 &
b1110 %
1$
#470515
0"
#470518
b111 &
b111 %
#470522
b10110 &
b10110 %
#470526
b1011 &
b1011 %
#470530
b100010 &
b100010 %
#470534
b10001 &
b10001 %
#470538
b110100 &
b110100 %
#470542
b11010 &
b11010 %
#470546
b1101 &
b1101 %
#470550
b101000 &
b101000 %
#470554
b10100 &
b10100 %
#470558
b1010 &
b1010 %
#470562
b101 &
b101 %
#470566
b10000 &
b10000 %
#470570
b1000 &
b1000 %
#470574
b100 &
b100 %
#470578
b10 &
b10 %
#470582
b1 &
1#
b1 %
#470586
b0 &
b0 %
0#
0$
#1544063
b110 !
1"
#1544066
b110 &
b110 %
1$
#1544067
0"
#1544070
b11 &
b11 %
#1544074
b1010 &
b1010 %
#1544078
b101 &
b101 %
#1544082
b10000 &
b10000 %
#1544086
b1000 &
b1000 %
#1544090
b100 &
b100 %
#1544094
b10 &
b10 %
#1544098
b1 &
b1 %
1#
#1544102
b0 &
0#
b0 %
0$
#2471989
b1100 !
1"
#2471990
b1100 &
b1100 %
1$
#2471991
0"
#2471994
b110 &
b110 %
#2471998
b11 &
b11 %
#2472002
b1010 &
b1010 %
#2472006
b101 &
b101 %
#2472010
b10000 &
b10000 %
#2472014
b1000 &
b1000 %
#2472018
b100 &
b100 %
#2472022
b10 &
b10 %
#2472026
b1 &
b1 %
1#
#2472030
b0 &
0#
b0 %
0$
#4500012
