#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May 10 08:32:55 2017
# Process ID: 30815
# Current directory: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build
# Command line: vivado -mode tcl
# Log file: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/vivado.log
# Journal file: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/vivado.jou
#-----------------------------------------------------------
source ./run_IPI.tcl 
# source scripts/step_00_setup.tcl
## set projName myProj
## set projDir "./projDir"
## set scriptDir "./scripts"
## set commonDir "../common_files"
## set usrDir "../usr_files"
## set synthDir   $projDir/Synth
## set implDir    $projDir/Implement
## set bitDir     $projDir/Bitstreams
## set runSummary $projDir/run_summary.log
## set tclFiles   [list ./scripts/include.tcl]
## set updateVer1Name   ver1
## set updateVer2Name   ver2
## set part             xcku115-flvf1924-2-e
## set topModuleName    my_top
## set updateTopFile    $commonDir/hdl/rp_bd_wrapper.v
## set updateModuleName rp_bd_wrapper
## set updateInstName   rp_bd_i
## set rtfSandbox $usrDir/usr_ip_resposity
## set usrRtlPath $usrDir/usr_rtl 
## set usrXdcPath $usrDir/usr_xdc 
## set usrIPPath  $usrDir/usr_ip 
## set USE_DDR4_C0 0
## set USE_DDR4_C1 0
## set USE_DDR4_C2 0
## set USE_DDR4_C3 0
# source scripts/step_01_createProject_IPI.tcl
## source scripts/step_00_setup.tcl
### set projName myProj
### set projDir "./projDir"
### set scriptDir "./scripts"
### set commonDir "../common_files"
### set usrDir "../usr_files"
### set synthDir   $projDir/Synth
### set implDir    $projDir/Implement
### set bitDir     $projDir/Bitstreams
### set runSummary $projDir/run_summary.log
### set tclFiles   [list ./scripts/include.tcl]
### set updateVer1Name   ver1
### set updateVer2Name   ver2
### set part             xcku115-flvf1924-2-e
### set topModuleName    my_top
### set updateTopFile    $commonDir/hdl/rp_bd_wrapper.v
### set updateModuleName rp_bd_wrapper
### set updateInstName   rp_bd_i
### set rtfSandbox $usrDir/usr_ip_resposity
### set usrRtlPath $usrDir/usr_rtl 
### set usrXdcPath $usrDir/usr_xdc 
### set usrIPPath  $usrDir/usr_ip 
### set USE_DDR4_C0 0
### set USE_DDR4_C1 0
### set USE_DDR4_C2 0
### set USE_DDR4_C3 0
## puts "INFO: Creating Project: Part = $part"
INFO: Creating Project: Part = xcku115-flvf1924-2-e
## create_project -force $projName $projDir -part $part
## if { $rtfSandbox != "none" } {
##   # Set the IP path to your local sandbox build and rebuild the IP catalog
##   puts "INFO: RTF Sandbox = ${rtfSandbox}"
##   set_property ip_repo_paths  ${rtfSandbox} [current_fileset]
##   update_ip_catalog -rebuild
## }
INFO: RTF Sandbox = ../usr_files/usr_ip_resposity
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_ip_resposity'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/opt/Vivado/2016.4/data/ip'.
## add_files -norecurse $commonDir/hdl
## add_file $usrRtlPath/usr_counter.v
## foreach xdcfile [glob -nocomplain $usrXdcPath/*] {
##     add_files -fileset constrs_1 -norecurse $xdcfile
## }
## source $scriptDir/ip_configs.tcl
### create_ip -name debug_bridge -vendor xilinx.com -library ip -module_name pr_region_dbg_bridge
### set_property -dict [list \
###     CONFIG.C_DEBUG_MODE {1} \
### ] [get_ips pr_region_dbg_bridge]
INFO: [xilinx.com:ip:debug_bridge:1.1-0] pr_region_dbg_bridge:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:1.1-0] pr_region_dbg_bridge:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:1.1-0] pr_region_dbg_bridge:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.379 ; gain = 378.934 ; free physical = 57829 ; free virtual = 88615
### set_property generate_synth_checkpoint false [get_files  $projDir/${projName}.srcs/sources_1/ip/pr_region_dbg_bridge/pr_region_dbg_bridge.xci]
## source $scriptDir/rp_bd.tcl
### namespace eval _tcl {
### proc get_script_folder {} {
###    set script_path [file normalize [info script]]
###    set script_folder [file dirname $script_path]
###    return $script_folder
### }
### }
### variable script_folder
### set script_folder [_tcl::get_script_folder]
### set scripts_vivado_version 2016.4
### set current_vivado_version [version -short]
### if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
###    puts ""
###    common::send_msg_id "BD_TCL-1002" "WARNING" "This script was generated using Vivado <$scripts_vivado_version> without IP versions in the create_bd_cell commands, but is now being run in <$current_vivado_version> of Vivado. There may have been major IP version changes between Vivado <$scripts_vivado_version> and <$current_vivado_version>, which could impact the parameter settings of the IPs."
### 
### }
### set list_projs [get_projects -quiet]
### if { $list_projs eq "" } {
###    create_project project_1 myproj -part xcku115-flvf1924-2-e
### }
### set design_name rp_bd
### set errMsg ""
### set nRet 0
### set cur_design [current_bd_design -quiet]
### set list_cells [get_bd_cells -quiet]
### if { ${design_name} eq "" } {
###    # USE CASES:
###    #    1) Design_name not set
### 
###    set errMsg "Please set the variable <design_name> to a non-empty value."
###    set nRet 1
### 
### } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
###    # USE CASES:
###    #    2): Current design opened AND is empty AND names same.
###    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
###    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
### 
###    if { $cur_design ne $design_name } {
###       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
###       set design_name [get_property NAME $cur_design]
###    }
###    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
### 
### } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
###    # USE CASES:
###    #    5) Current design opened AND has components AND same names.
### 
###    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###    set nRet 1
### } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
###    # USE CASES: 
###    #    6) Current opened design, has components, but diff names, design_name exists in project.
###    #    7) No opened design, design_name exists in project.
### 
###    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###    set nRet 2
### 
### } else {
###    # USE CASES:
###    #    8) No opened design, design_name not in project.
###    #    9) Current opened design, has components, but diff names, design_name not in project.
### 
###    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
### 
###    create_bd_design $design_name
### 
###    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
###    current_bd_design $design_name
### 
### }
INFO: [BD_TCL-3] Currently there is no design <rp_bd> in project, so creating one...
Wrote  : </home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd> 
INFO: [BD_TCL-4] Making design <rp_bd> as current_bd_design.
### common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "rp_bd".
### if { $nRet != 0 } {
###    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
###    return $nRet
### }
### proc create_root_design { parentCell } {
### 
###   variable script_folder
### 
###   if { $parentCell eq "" } {
###      set parentCell [get_bd_cells /]
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
### 
###   # Create interface ports
###   set S_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI ]
###   set_property -dict [ list \
### CONFIG.ADDR_WIDTH {64} \
### CONFIG.ARUSER_WIDTH {0} \
### CONFIG.AWUSER_WIDTH {0} \
### CONFIG.BUSER_WIDTH {0} \
### CONFIG.CLK_DOMAIN {rp_bd_axi_pcie3_0_0_axi_aclk} \
### CONFIG.DATA_WIDTH {256} \
### CONFIG.FREQ_HZ {250000000} \
### CONFIG.HAS_BRESP {1} \
### CONFIG.HAS_BURST {0} \
### CONFIG.HAS_CACHE {1} \
### CONFIG.HAS_LOCK {1} \
### CONFIG.HAS_PROT {1} \
### CONFIG.HAS_QOS {0} \
### CONFIG.HAS_REGION {0} \
### CONFIG.HAS_RRESP {1} \
### CONFIG.HAS_WSTRB {1} \
### CONFIG.ID_WIDTH {4} \
### CONFIG.MAX_BURST_LENGTH {256} \
### CONFIG.NUM_READ_OUTSTANDING {16} \
### CONFIG.NUM_READ_THREADS {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {16} \
### CONFIG.NUM_WRITE_THREADS {1} \
### CONFIG.PROTOCOL {AXI4} \
### CONFIG.READ_WRITE_MODE {READ_WRITE} \
### CONFIG.RUSER_BITS_PER_BYTE {0} \
### CONFIG.RUSER_WIDTH {0} \
### CONFIG.SUPPORTS_NARROW_BURST {0} \
### CONFIG.WUSER_BITS_PER_BYTE {0} \
### CONFIG.WUSER_WIDTH {0} \
###  ] $S_AXI
###   set S_AXI_LITE [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE ]
###   set_property -dict [ list \
### CONFIG.ADDR_WIDTH {16} \
### CONFIG.ARUSER_WIDTH {0} \
### CONFIG.AWUSER_WIDTH {0} \
### CONFIG.BUSER_WIDTH {0} \
### CONFIG.CLK_DOMAIN {rp_bd_axi_pcie3_0_0_axi_aclk} \
### CONFIG.DATA_WIDTH {32} \
### CONFIG.FREQ_HZ {250000000} \
### CONFIG.HAS_BRESP {1} \
### CONFIG.HAS_BURST {1} \
### CONFIG.HAS_CACHE {1} \
### CONFIG.HAS_LOCK {1} \
### CONFIG.HAS_PROT {1} \
### CONFIG.HAS_QOS {0} \
### CONFIG.HAS_REGION {0} \
### CONFIG.HAS_RRESP {1} \
### CONFIG.HAS_WSTRB {1} \
### CONFIG.ID_WIDTH {0} \
### CONFIG.MAX_BURST_LENGTH {1} \
### CONFIG.NUM_READ_OUTSTANDING {8} \
### CONFIG.NUM_READ_THREADS {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {8} \
### CONFIG.NUM_WRITE_THREADS {1} \
### CONFIG.PROTOCOL {AXI4LITE} \
### CONFIG.READ_WRITE_MODE {READ_WRITE} \
### CONFIG.RUSER_BITS_PER_BYTE {0} \
### CONFIG.RUSER_WIDTH {0} \
### CONFIG.SUPPORTS_NARROW_BURST {0} \
### CONFIG.WUSER_BITS_PER_BYTE {0} \
### CONFIG.WUSER_WIDTH {0} \
###  ] $S_AXI_LITE
### 
###   # Create ports
###   set i_soft_rst_n [ create_bd_port -dir I -type rst i_soft_rst_n ]
###   set s_axi_aclk [ create_bd_port -dir I -type clk s_axi_aclk ]
###   set_property -dict [ list \
### CONFIG.ASSOCIATED_BUSIF {S_AXI:S_AXI_LITE} \
### CONFIG.CLK_DOMAIN {rp_bd_axi_pcie3_0_0_axi_aclk} \
### CONFIG.FREQ_HZ {250000000} \
###  ] $s_axi_aclk
###   set s_axi_aresetn [ create_bd_port -dir I -type rst s_axi_aresetn ]
###   set usr_clk [ create_bd_port -dir I -type clk usr_clk ]
###   set_property -dict [ list \
### CONFIG.CLK_DOMAIN {rp_bd_clk_wiz_0_0_clk_out1} \
### CONFIG.PHASE {0.0} \
###  ] $usr_clk
###   set usr_irq_ack [ create_bd_port -dir I -from 15 -to 0 -type data usr_irq_ack ]
###   set usr_irq_req [ create_bd_port -dir O -from 15 -to 0 usr_irq_req ]
### 
###   # Create instance: axi_bram_ctrl_0, and set properties
###   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl axi_bram_ctrl_0 ]
###   set_property -dict [ list \
### CONFIG.DATA_WIDTH {256} \
### CONFIG.ECC_TYPE {0} \
###  ] $axi_bram_ctrl_0
### 
###   # Create instance: axi_bram_ctrl_0_bram, and set properties
###   set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen axi_bram_ctrl_0_bram ]
###   set_property -dict [ list \
### CONFIG.Byte_Size {8} \
### CONFIG.Enable_32bit_Address {true} \
### CONFIG.Memory_Type {True_Dual_Port_RAM} \
### CONFIG.Read_Width_A {256} \
### CONFIG.Read_Width_B {256} \
### CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
### CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
### CONFIG.Use_Byte_Write_Enable {true} \
### CONFIG.Use_RSTA_Pin {true} \
### CONFIG.Use_RSTB_Pin {true} \
### CONFIG.Write_Width_A {256} \
### CONFIG.Write_Width_B {256} \
### CONFIG.use_bram_block {BRAM_Controller} \
###  ] $axi_bram_ctrl_0_bram
### 
###   # Create instance: axi_interconnect_1, and set properties
###   set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_interconnect_1 ]
###   set_property -dict [ list \
### CONFIG.M00_HAS_DATA_FIFO {1} \
### CONFIG.M00_HAS_REGSLICE {4} \
### CONFIG.M01_HAS_DATA_FIFO {1} \
### CONFIG.M01_HAS_REGSLICE {4} \
### CONFIG.M02_HAS_DATA_FIFO {1} \
### CONFIG.M02_HAS_REGSLICE {4} \
### CONFIG.M03_HAS_DATA_FIFO {1} \
### CONFIG.M03_HAS_REGSLICE {4} \
### CONFIG.NUM_MI {1} \
### CONFIG.NUM_SI {2} \
### CONFIG.S00_HAS_REGSLICE {4} \
### CONFIG.S01_HAS_REGSLICE {4} \
###  ] $axi_interconnect_1
### 
###   # Create instance: axislave_cu_apctrl_v1_0_0, and set properties
###   set axislave_cu_apctrl_v1_0_0 [ create_bd_cell -type ip -vlnv baidu.com:user:axislave_cu_apctrl_v1_0 axislave_cu_apctrl_v1_0_0 ]
### 
###   set_property -dict [ list \
### CONFIG.NUM_READ_OUTSTANDING {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {1} \
###  ] [get_bd_intf_pins /axislave_cu_apctrl_v1_0_0/s00_axi]
### 
###   # Create instance: example_0, and set properties
###   set example_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:example example_0 ]
### 
###   # Create instance: system_ila2, and set properties
###   set system_ila2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila system_ila2 ]
###   set_property -dict [ list \
### CONFIG.C_MON_TYPE {NATIVE} \
### CONFIG.C_NUM_MONITOR_SLOTS {1} \
### CONFIG.C_NUM_OF_PROBES {13} \
### CONFIG.C_PROBE11_TYPE {0} \
### CONFIG.C_SLOT_0_APC_EN {0} \
### CONFIG.C_SLOT_0_AXI_AR_SEL_DATA {1} \
### CONFIG.C_SLOT_0_AXI_AR_SEL_TRIG {1} \
### CONFIG.C_SLOT_0_AXI_AW_SEL_DATA {1} \
### CONFIG.C_SLOT_0_AXI_AW_SEL_TRIG {1} \
### CONFIG.C_SLOT_0_AXI_B_SEL_DATA {1} \
### CONFIG.C_SLOT_0_AXI_B_SEL_TRIG {1} \
### CONFIG.C_SLOT_0_AXI_R_SEL_DATA {1} \
### CONFIG.C_SLOT_0_AXI_R_SEL_TRIG {0} \
### CONFIG.C_SLOT_0_AXI_W_SEL_DATA {1} \
### CONFIG.C_SLOT_0_AXI_W_SEL_TRIG {0} \
### CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:aximm_rtl:1.0} \
### CONFIG.C_SLOT_1_APC_EN {0} \
### CONFIG.C_SLOT_1_AXI_AR_SEL_DATA {1} \
### CONFIG.C_SLOT_1_AXI_AR_SEL_TRIG {1} \
### CONFIG.C_SLOT_1_AXI_AW_SEL_DATA {1} \
### CONFIG.C_SLOT_1_AXI_AW_SEL_TRIG {1} \
### CONFIG.C_SLOT_1_AXI_B_SEL_DATA {1} \
### CONFIG.C_SLOT_1_AXI_B_SEL_TRIG {1} \
### CONFIG.C_SLOT_1_AXI_R_SEL_DATA {1} \
### CONFIG.C_SLOT_1_AXI_R_SEL_TRIG {0} \
### CONFIG.C_SLOT_1_AXI_W_SEL_DATA {1} \
### CONFIG.C_SLOT_1_AXI_W_SEL_TRIG {0} \
### CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:aximm_rtl:1.0} \
###  ] $system_ila2
### 
###   # Create instance: usr_counter_0, and set properties
###   set block_name usr_counter
###   set block_cell_name usr_counter_0
###   if { [catch {set usr_counter_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
###      catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
###      return 1
###    } elseif { $usr_counter_0 eq "" } {
###      catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
###      return 1
###    }
###   
###   # Create instance: util_vector_logic_0, and set properties
###   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic util_vector_logic_0 ]
###   set_property -dict [ list \
### CONFIG.C_SIZE {1} \
###  ] $util_vector_logic_0
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_ports S_AXI] [get_bd_intf_pins axi_interconnect_1/S00_AXI]
###   connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_ports S_AXI_LITE] [get_bd_intf_pins axislave_cu_apctrl_v1_0_0/s00_axi]
###   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
###   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
###   connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins axi_interconnect_1/M00_AXI]
###   connect_bd_intf_net -intf_net example_0_m_axi_a_V [get_bd_intf_pins axi_interconnect_1/S01_AXI] [get_bd_intf_pins example_0/m_axi_a_V]
### 
###   # Create port connections
###   connect_bd_net -net axislave_cu_apctrl_0_A_array_baseaddr [get_bd_pins axislave_cu_apctrl_v1_0_0/A_array_baseaddr] [get_bd_pins example_0/a_addr] [get_bd_pins system_ila2/probe2]
###   connect_bd_net -net axislave_cu_apctrl_0_A_array_baseaddr_vld [get_bd_pins axislave_cu_apctrl_v1_0_0/A_array_baseaddr_vld] [get_bd_pins example_0/a_addr_ap_vld] [get_bd_pins system_ila2/probe6]
###   connect_bd_net -net axislave_cu_apctrl_0_B_array_baseaddr [get_bd_pins axislave_cu_apctrl_v1_0_0/B_array_baseaddr] [get_bd_pins example_0/b_addr] [get_bd_pins system_ila2/probe3]
###   connect_bd_net -net axislave_cu_apctrl_0_B_array_baseaddr_vld [get_bd_pins axislave_cu_apctrl_v1_0_0/B_array_baseaddr_vld] [get_bd_pins example_0/b_addr_ap_vld] [get_bd_pins system_ila2/probe7]
###   connect_bd_net -net axislave_cu_apctrl_0_C_array_baseaddr [get_bd_pins axislave_cu_apctrl_v1_0_0/C_array_baseaddr] [get_bd_pins example_0/c_addr] [get_bd_pins system_ila2/probe4]
###   connect_bd_net -net axislave_cu_apctrl_0_C_array_baseaddr_vld [get_bd_pins axislave_cu_apctrl_v1_0_0/C_array_baseaddr_vld] [get_bd_pins example_0/c_addr_ap_vld] [get_bd_pins system_ila2/probe8]
###   connect_bd_net -net axislave_cu_apctrl_0_ap_start [get_bd_pins axislave_cu_apctrl_v1_0_0/ap_start] [get_bd_pins example_0/ap_start] [get_bd_pins system_ila2/probe0]
###   connect_bd_net -net axislave_cu_apctrl_0_array_len [get_bd_pins axislave_cu_apctrl_v1_0_0/array_len] [get_bd_pins example_0/n_V] [get_bd_pins system_ila2/probe5]
###   connect_bd_net -net axislave_cu_apctrl_0_arrayu_len_vld [get_bd_pins axislave_cu_apctrl_v1_0_0/arrayu_len_vld] [get_bd_pins example_0/n_V_ap_vld] [get_bd_pins system_ila2/probe9]
###   connect_bd_net -net axislave_cu_apctrl_v1_0_0_o_interrpt_rdy [get_bd_ports usr_irq_req] [get_bd_pins axislave_cu_apctrl_v1_0_0/o_interrpt_rdy] [get_bd_pins system_ila2/probe12]
###   connect_bd_net -net example_0_ap_done [get_bd_pins axislave_cu_apctrl_v1_0_0/ap_done] [get_bd_pins example_0/ap_done] [get_bd_pins system_ila2/probe1]
###   connect_bd_net -net example_0_ap_idle [get_bd_pins axislave_cu_apctrl_v1_0_0/ap_idle] [get_bd_pins example_0/ap_idle]
###   connect_bd_net -net example_0_ap_ready [get_bd_pins axislave_cu_apctrl_v1_0_0/ap_ready] [get_bd_pins example_0/ap_ready] [get_bd_pins system_ila2/probe10]
###   connect_bd_net -net i_soft_rst_n_1 [get_bd_ports i_soft_rst_n] [get_bd_pins util_vector_logic_0/Op1]
###   connect_bd_net -net s_axi_aclk_1 [get_bd_ports s_axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/S01_ACLK] [get_bd_pins axislave_cu_apctrl_v1_0_0/s00_axi_aclk] [get_bd_pins example_0/ap_clk] [get_bd_pins system_ila2/clk]
###   connect_bd_net -net s_axi_aresetn_1 [get_bd_ports s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/S01_ARESETN] [get_bd_pins axislave_cu_apctrl_v1_0_0/s00_axi_aresetn] [get_bd_pins util_vector_logic_0/Op2]
###   connect_bd_net -net usr_clk_1 [get_bd_ports usr_clk] [get_bd_pins usr_counter_0/usr_clk]
###   connect_bd_net -net usr_irq_ack_1 [get_bd_ports usr_irq_ack] [get_bd_pins axislave_cu_apctrl_v1_0_0/i_interrpt_done] [get_bd_pins system_ila2/probe11]
###   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins example_0/ap_rst_n] [get_bd_pins util_vector_logic_0/Res]
### 
###   # Create address segments
###   create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces example_0/Data_m_axi_a_V] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] SEG_axi_bram_ctrl_0_Mem0
###   create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces S_AXI] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] SEG_axi_bram_ctrl_0_Mem0
###   create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces S_AXI_LITE] [get_bd_addr_segs axislave_cu_apctrl_v1_0_0/s00_axi/reg0] SEG_axislave_cu_apctrl_v1_0_0_reg0
### 
###   # Perform GUI Layout
###   regenerate_bd_layout -layout_string {
###    guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
### #  -string -flagsOSRD
### preplace port s_axi_aclk -pg 1 -y 730 -defaultsOSRD
### preplace port S_AXI_LITE -pg 1 -y 340 -defaultsOSRD
### preplace port S_AXI -pg 1 -y 690 -defaultsOSRD
### preplace port s_axi_aresetn -pg 1 -y 750 -defaultsOSRD
### preplace port usr_clk -pg 1 -y 880 -defaultsOSRD
### preplace port i_soft_rst_n -pg 1 -y 620 -defaultsOSRD
### preplace portBus usr_irq_req -pg 1 -y 370 -defaultsOSRD
### preplace portBus usr_irq_ack -pg 1 -y 360 -defaultsOSRD
### preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -y 800 -defaultsOSRD
### preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 630 -defaultsOSRD
### preplace inst usr_counter_0 -pg 1 -lvl 1 -y 880 -defaultsOSRD
### preplace inst example_0 -pg 1 -lvl 2 -y 180 -defaultsOSRD
### preplace inst system_ila2 -pg 1 -lvl 2 -y 550 -defaultsOSRD
### preplace inst axi_interconnect_1 -pg 1 -lvl 3 -y 780 -defaultsOSRD
### preplace inst axislave_cu_apctrl_v1_0_0 -pg 1 -lvl 1 -y 400 -defaultsOSRD
### preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 800 -defaultsOSRD
### preplace netloc S_AXI_LITE_1 1 0 1 NJ
### preplace netloc i_soft_rst_n_1 1 0 1 NJ
### preplace netloc axislave_cu_apctrl_0_arrayu_len_vld 1 1 1 440
### preplace netloc s_axi_aclk_1 1 0 4 0J 770 420 770 830 930 1130
### preplace netloc s_axi_aresetn_1 1 0 4 10 750 NJ 750 820 940 1140
### preplace netloc axislave_cu_apctrl_v1_0_0_o_interrpt_rdy 1 1 5 390J 370 NJ 370 NJ 370 NJ 370 N
### preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N
### preplace netloc usr_irq_ack_1 1 0 2 0J 250 400
### preplace netloc example_0_ap_done 1 0 2 20 80 470
### preplace netloc axislave_cu_apctrl_0_ap_start 1 1 1 480
### preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N
### preplace netloc util_vector_logic_0_Res 1 1 1 430
### preplace netloc example_0_m_axi_a_V 1 2 1 830
### preplace netloc axislave_cu_apctrl_0_A_array_baseaddr 1 1 1 500
### preplace netloc S00_AXI_1 1 0 3 NJ 690 380J 730 820J
### preplace netloc example_0_ap_idle 1 0 2 30J 100 NJ
### preplace netloc usr_clk_1 1 0 1 NJ
### preplace netloc example_0_ap_ready 1 0 2 40 120 410
### preplace netloc axislave_cu_apctrl_0_array_len 1 1 1 490
### preplace netloc axislave_cu_apctrl_0_C_array_baseaddr_vld 1 1 1 460
### preplace netloc axislave_cu_apctrl_0_B_array_baseaddr 1 1 1 510
### preplace netloc axi_interconnect_1_M00_AXI 1 3 1 N
### preplace netloc axislave_cu_apctrl_0_C_array_baseaddr 1 1 1 520
### preplace netloc axislave_cu_apctrl_0_B_array_baseaddr_vld 1 1 1 450
### preplace netloc axislave_cu_apctrl_0_A_array_baseaddr_vld 1 1 1 380
### levelinfo -pg 1 -20 210 670 990 1270 1510 1630 -top -10 -bot 1560
### ",
### }
### 
###   # Restore current instance
###   current_bd_instance $oldCurInst
### 
###   save_bd_design
### }
### create_root_design ""
INFO: [Device 21-403] Loading part xcku115-flvf1924-2-e
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] rp_bd_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] rp_bd_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] rp_bd_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] rp_bd_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.863 ; gain = 93.859 ; free physical = 57586 ; free virtual = 88378
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'usr_clk' as interface 'usr_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'usr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_ip_resposity'.
WARNING: [BD 41-1306] The connection to interface pin /example_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /example_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /example_0/ap_idle is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /example_0/ap_ready is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
Wrote  : </home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd> 
Wrote  : </home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ui/bd_484905a3.ui> 
## validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE11_WIDTH(1) on '/ila_lib' with propagated value(16). Command ignored
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1950.418 ; gain = 75.820 ; free physical = 57504 ; free virtual = 88300
## save_bd_design
Wrote  : </home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd> 
## close_bd_design [get_bd_designs rp_bd]
## set_property synth_checkpoint_mode None [get_files  $projDir/${projName}.srcs/sources_1/bd/rp_bd/rp_bd.bd]
## source $scriptDir/ddr_init.tcl
### source ./scripts/step_00_setup.tcl
#### set projName myProj
#### set projDir "./projDir"
#### set scriptDir "./scripts"
#### set commonDir "../common_files"
#### set usrDir "../usr_files"
#### set synthDir   $projDir/Synth
#### set implDir    $projDir/Implement
#### set bitDir     $projDir/Bitstreams
#### set runSummary $projDir/run_summary.log
#### set tclFiles   [list ./scripts/include.tcl]
#### set updateVer1Name   ver1
#### set updateVer2Name   ver2
#### set part             xcku115-flvf1924-2-e
#### set topModuleName    my_top
#### set updateTopFile    $commonDir/hdl/rp_bd_wrapper.v
#### set updateModuleName rp_bd_wrapper
#### set updateInstName   rp_bd_i
#### set rtfSandbox $usrDir/usr_ip_resposity
#### set usrRtlPath $usrDir/usr_rtl 
#### set usrXdcPath $usrDir/usr_xdc 
#### set usrIPPath  $usrDir/usr_ip 
#### set USE_DDR4_C0 0
#### set USE_DDR4_C1 0
#### set USE_DDR4_C2 0
#### set USE_DDR4_C3 0
### set refDir $commonDir/ref_xdc
### set usrXdcDir $usrDir/usr_xdc
### set ddrIncFile $commonDir/hdl/usr_ddr4_define.vh
### set comment "#"
### set fp_define [open $ddrIncFile w]
### exec rm -f $usrXdcDir/ddr_c0.xdc
### exec rm -f $usrXdcDir/ddr_c1.xdc
### exec rm -f $usrXdcDir/ddr_c2.xdc
### exec rm -f $usrXdcDir/ddr_c3.xdc
### if { ($USE_DDR4_C0 == 0) && ($USE_DDR4_C1 == 0) && ($USE_DDR4_C2 == 0) && ($USE_DDR4_C3 == 0)} {
###     puts $fp_define "`define USE_NO_DDR 1"
### }
### if { $USE_DDR4_C0 == 1} {
###     exec cp $refDir/ddr_c0.xdc $usrXdcDir
###     puts $fp_define "`define USE_DDR4_C0 1"
### } 
### if { $USE_DDR4_C1 == 1} {
###     exec cp $refDir/ddr_c1.xdc $usrXdcDir
###     puts $fp_define "`define USE_DDR4_C1 1"
### } 
### if { $USE_DDR4_C2 == 1} {
###     exec cp $refDir/ddr_c2.xdc $usrXdcDir
###     puts $fp_define "`define USE_DDR4_C2 1"
### } 
### if { $USE_DDR4_C3 == 1} {
###     exec cp $refDir/ddr_c3.xdc $usrXdcDir
###     puts $fp_define "`define USE_DDR4_C3 1"
### } 
### close $fp_define
### if { ($USE_DDR4_C0 == 1) || ($USE_DDR4_C1 == 1) || ($USE_DDR4_C2 == 1) || ($USE_DDR4_C3 == 1)} {
###     source $scriptDir/rp_mig_bd.tcl
###     validate_bd_design
###     save_bd_design
###     close_bd_design [get_bd_designs rp_mig_bd]
### 
###     # Set the appropriate OOC Synthesis settings for the .bd
###     set_property synth_checkpoint_mode None [get_files  $projDir/${projName}.srcs/sources_1/bd/rp_mig_bd/rp_mig_bd.bd]
### }
## create_fileset -blockset -define_from rp_bd_wrapper rp_bd_wrapper
INFO: [Vivado 12-2924] Copying file '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_rtl/usr_counter.v' from fileset 'sources_1' to fileset 'rp_bd_wrapper'.
INFO: [Vivado 12-2924] Moving file '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/pr_region_dbg_bridge.xci' from fileset 'sources_1' to fileset 'rp_bd_wrapper'.
INFO: [Vivado 12-2924] Moving file '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd' from fileset 'sources_1' to fileset 'rp_bd_wrapper'.
INFO: [Vivado 12-2924] Moving file '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/hdl/rp_bd_wrapper.v' from fileset 'sources_1' to fileset 'rp_bd_wrapper'.
INFO: [Vivado 12-2924] Moving file '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/hdl/usr_ddr4_define.vh' from fileset 'sources_1' to fileset 'rp_bd_wrapper'.
## add_file -fileset rp_bd_wrapper $commonDir/constraints/rp_bd_wrapper_ooc.xdc
## set warningCount [get_msg_config -severity {Warning} -count]
## set criticalCount [get_msg_config -severity {Critical Warning} -count]
## set errorCount [get_msg_config -severity {Error} -count]
## puts "# HD INFO: Design creation completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings.\n"
# HD INFO: Design creation completed with 0 Errors, 0 Critical Warnings, and 0 Warnings.

## set fp [open $runSummary a]
## puts $fp "Design creation completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings at [clock format [clock seconds]]."
## close $fp
# source scripts/step_03_synth_rp_ver2_IPI.tcl
## source scripts/step_00_setup.tcl
### set projName myProj
### set projDir "./projDir"
### set scriptDir "./scripts"
### set commonDir "../common_files"
### set usrDir "../usr_files"
### set synthDir   $projDir/Synth
### set implDir    $projDir/Implement
### set bitDir     $projDir/Bitstreams
### set runSummary $projDir/run_summary.log
### set tclFiles   [list ./scripts/include.tcl]
### set updateVer1Name   ver1
### set updateVer2Name   ver2
### set part             xcku115-flvf1924-2-e
### set topModuleName    my_top
### set updateTopFile    $commonDir/hdl/rp_bd_wrapper.v
### set updateModuleName rp_bd_wrapper
### set updateInstName   rp_bd_i
### set rtfSandbox $usrDir/usr_ip_resposity
### set usrRtlPath $usrDir/usr_rtl 
### set usrXdcPath $usrDir/usr_xdc 
### set usrIPPath  $usrDir/usr_ip 
### set USE_DDR4_C0 0
### set USE_DDR4_C1 0
### set USE_DDR4_C2 0
### set USE_DDR4_C3 0
## set updateName $updateVer2Name
## file mkdir $synthDir
## file delete -force $synthDir/$$updateName
## file mkdir $synthDir/$updateName
## puts "# HD INFO: Running OOC synthesis for the RP portion of the design for $updateName"
# HD INFO: Running OOC synthesis for the RP portion of the design for ver2
## reset_run rp_bd_wrapper_synth_1
## launch_runs rp_bd_wrapper_synth_1
INFO: [xilinx.com:ip:debug_bridge:1.1-0] pr_region_dbg_bridge:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:1.1-0] pr_region_dbg_bridge:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:1.1-0] pr_region_dbg_bridge:  Update content has started running 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pr_region_dbg_bridge'...
Exporting to file /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hw_handoff/pr_region_dbg_bridge.hwh
Generated Block Design Tcl file /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hw_handoff/pr_region_dbg_bridge_bd.tcl
Generated Hardware Definition File /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hdl/pr_region_dbg_bridge.hwdef
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - axi_bram_ctrl_0_bram
Adding cell -- baidu.com:user:axislave_cu_apctrl_v1_0:1.0 - axislave_cu_apctrl_v1_0_0
Adding cell -- xilinx.com:hls:example:1.0 - example_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila2
Adding cell -- user.org:module_ref:usr_counter:1.0 - usr_counter_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Successfully read diagram <rp_bd> from BD file </home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd>
INFO: [BD 41-1662] The design 'rp_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/s00_regslice/m_axi_bid'(4) to net 's00_regslice_to_s00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/s00_regslice/m_axi_rid'(4) to net 's00_regslice_to_s00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/s01_regslice/s_axi_arlock'(1) to net 's01_couplers_to_s01_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/s01_regslice/s_axi_awlock'(1) to net 's01_couplers_to_s01_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_awid'(5) to net 's00_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_arid'(5) to net 's00_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v
Verilog Output written to : /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axislave_cu_apctrl_v1_0_0 .
WARNING: [IP_Flow 19-519] IP 'rp_bd_example_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block example_0 .
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe11'(1) to net 'probe11_1'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Exporting to file /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hw_handoff/rp_bd_system_ila2_0.hwh
Generated Block Design Tcl file /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hw_handoff/rp_bd_system_ila2_0_bd.tcl
Generated Hardware Definition File /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/rp_bd_system_ila2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usr_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/m00_regslice .
Exporting to file /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hw_handoff/rp_bd.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hw_handoff/rp_bd_bd.tcl
Generated Hardware Definition File /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.hwdef
[Wed May 10 08:33:56 2017] Launched rp_bd_wrapper_synth_1...
Run output will be captured here: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2084.293 ; gain = 133.875 ; free physical = 57348 ; free virtual = 88194
## wait_on_run rp_bd_wrapper_synth_1
[Wed May 10 08:33:56 2017] Waiting for rp_bd_wrapper_synth_1 to finish...

*** Running vivado
    with args -log rp_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_bd_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source rp_bd_wrapper.tcl -notrace
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'usr_clk' as interface 'usr_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'usr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_ip_resposity'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.410 ; gain = 84.695 ; free physical = 57016 ; free virtual = 87862
Command: synth_design -top rp_bd_wrapper -part xcku115-flvf1924-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.793 ; gain = 376.605 ; free physical = 56910 ; free virtual = 87757
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_bd_wrapper' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/hdl/rp_bd_wrapper.v:13]
INFO: [Synth 8-638] synthesizing module 'rp_bd' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:527]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axi_bram_ctrl_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/synth/rp_bd_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/synth/rp_bd_axi_bram_ctrl_0_0.vhd:270]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21912]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21913]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22089]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16976]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (1#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-226] default block is never used [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18677]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (2#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (3#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (4#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (5#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (6#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (7#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (8#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11876]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11881]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11882]
INFO: [Synth 8-3919] null assignment ignored [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11889]
INFO: [Synth 8-226] default block is never used [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13186]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (9#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (10#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (11#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (12#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axi_bram_ctrl_0_0' (13#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/synth/rp_bd_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axi_bram_ctrl_0_bram_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/synth/rp_bd_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/synth/rp_bd_axi_bram_ctrl_0_bram_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axi_bram_ctrl_0_bram_0' (22#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/synth/rp_bd_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axi_interconnect_1_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1177]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_PB20UL' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:12]
INFO: [Synth 8-638] synthesizing module 'rp_bd_m00_data_fifo_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/synth/rp_bd_m00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axi_data_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axi_data_fifo' (43#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_m00_data_fifo_0' (44#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/synth/rp_bd_m00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'rp_bd_m00_regslice_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/synth/rp_bd_m00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (45#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (46#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (47#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (48#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_m00_regslice_0' (49#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/synth/rp_bd_m00_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'rp_bd_m00_regslice_0' requires 80 connections, but only 76 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:447]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_PB20UL' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_3OCYLI' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2059]
INFO: [Synth 8-638] synthesizing module 'rp_bd_s00_regslice_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/synth/rp_bd_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (50#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_s00_regslice_0' (51#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/synth/rp_bd_s00_regslice_0.v:58]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'rp_bd_s00_regslice_0' requires 80 connections, but only 78 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2378]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_3OCYLI' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2059]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1E5AUHA' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2459]
INFO: [Synth 8-638] synthesizing module 'rp_bd_s01_regslice_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/synth/rp_bd_s01_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (52#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_s01_regslice_0' (53#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/synth/rp_bd_s01_regslice_0.v:58]
WARNING: [Synth 8-350] instance 's01_regslice' of module 'rp_bd_s01_regslice_0' requires 72 connections, but only 70 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2746]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1E5AUHA' (54#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2459]
INFO: [Synth 8-638] synthesizing module 'rp_bd_xbar_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/synth/rp_bd_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (55#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (56#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (57#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (58#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (59#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_arbiter_resp' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_arbiter_resp' (60#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (61#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (62#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (62#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (62#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (63#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (63#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (64#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (65#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' (66#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (67#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (67#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (67#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (68#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (69#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (70#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_xbar_0' (71#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/synth/rp_bd_xbar_0.v:59]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_bid' does not match port width (10) of module 'rp_bd_xbar_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2042]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_rid' does not match port width (10) of module 'rp_bd_xbar_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:2047]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axi_interconnect_1_0' (72#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1177]
INFO: [Synth 8-638] synthesizing module 'rp_bd_axislave_cu_apctrl_v1_0_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/synth/rp_bd_axislave_cu_apctrl_v1_0_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axislave_cu_apctrl_v1_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/42b7/axislave_cu_apctrl_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'axislave_cu_apctrl_v1_0_S00_AXI' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/42b7/axislave_cu_apctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axislave_cu_apctrl_v1_0_S00_AXI' (73#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/42b7/axislave_cu_apctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axislave_cu_apctrl_v1_0' (74#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/42b7/axislave_cu_apctrl_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_axislave_cu_apctrl_v1_0_0_0' (75#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/synth/rp_bd_axislave_cu_apctrl_v1_0_0_0.v:56]
WARNING: [Synth 8-350] instance 'axislave_cu_apctrl_v1_0_0' of module 'rp_bd_axislave_cu_apctrl_v1_0_0_0' requires 36 connections, but only 35 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1068]
INFO: [Synth 8-638] synthesizing module 'rp_bd_example_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/synth/rp_bd_example_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'example' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:12]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_throttl' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_throttl' (76#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_write' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo' (77#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized0' (77#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_buffer' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_buffer' (78#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized1' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized1' (78#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized2' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized2' (78#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity example_a_V_m_axi_write does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity example_a_V_m_axi_write does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity example_a_V_m_axi_write does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_write' (79#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_read' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized3' (79#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_buffer__parameterized0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_buffer__parameterized0' (79#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_reg_slice' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_reg_slice' (80#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'example_a_V_m_axi_fifo__parameterized4' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_fifo__parameterized4' (80#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity example_a_V_m_axi_read does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi_read' (81#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'example_a_V_m_axi' (82#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'example_buff_a' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:46]
INFO: [Synth 8-638] synthesizing module 'example_buff_a_ram' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:22]
INFO: [Synth 8-256] done synthesizing module 'example_buff_a_ram' (83#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:9]
INFO: [Synth 8-256] done synthesizing module 'example_buff_a' (84#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_buff_a.v:46]
INFO: [Synth 8-638] synthesizing module 'example_fadd_32nsbkb' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_fadd_32nsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'example_ap_fadd_6_full_dsp_32' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/ip/example_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/ip/example_ap_fadd_6_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'example_ap_fadd_6_full_dsp_32' (102#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/ip/example_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'example_fadd_32nsbkb' (103#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_fadd_32nsbkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1907]
INFO: [Synth 8-256] done synthesizing module 'example' (104#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:12]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_example_0_0' (105#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/synth/rp_bd_example_0_0.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1154]
INFO: [Synth 8-638] synthesizing module 'rp_bd_system_ila2_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/synth/rp_bd_system_ila2_0.v:203]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/synth/rp_bd_system_ila2_0.v:236]
INFO: [Synth 8-638] synthesizing module 'bd_9d42' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/bd_9d42.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/bd_9d42.v:72]
INFO: [Synth 8-638] synthesizing module 'bd_9d42_ila_lib_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (113#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (114#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (124#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (127#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_1_ila' requires 1033 connections, but only 1027 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_9d42_ila_lib_0 does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:122]
INFO: [Synth 8-256] done synthesizing module 'bd_9d42_ila_lib_0' (141#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_9d42' (142#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/hdl/bd_9d42.v:13]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_system_ila2_0' (143#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/synth/rp_bd_system_ila2_0.v:203]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1169]
INFO: [Synth 8-638] synthesizing module 'rp_bd_usr_counter_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_usr_counter_0_0/synth/rp_bd_usr_counter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'usr_counter' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_rtl/usr_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'usr_counter' (144#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_rtl/usr_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_usr_counter_0_0' (145#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_usr_counter_0_0/synth/rp_bd_usr_counter_0_0.v:56]
WARNING: [Synth 8-350] instance 'usr_counter_0' of module 'rp_bd_usr_counter_0_0' requires 2 connections, but only 1 given [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:1169]
INFO: [Synth 8-638] synthesizing module 'rp_bd_util_vector_logic_0_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/synth/rp_bd_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/synth/rp_bd_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (146#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_util_vector_logic_0_0' (147#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/synth/rp_bd_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'rp_bd' (148#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/hdl/rp_bd.v:527]
INFO: [Synth 8-638] synthesizing module 'pr_region_dbg_bridge' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/synth/pr_region_dbg_bridge.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_f33b' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hdl/bd_f33b.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_f33b_lut_buffer_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_1/synth/bd_f33b_lut_buffer_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (149#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'bd_f33b_lut_buffer_0' (151#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_1/synth/bd_f33b_lut_buffer_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_f33b_xsdbm_0' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/synth/bd_f33b_xsdbm_0.v:58]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (151#1) [/home/opt/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-3848] Net update_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:1]
WARNING: [Synth 8-3848] Net capture_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:2]
WARNING: [Synth 8-3848] Net reset_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:3]
WARNING: [Synth 8-3848] Net runtest_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:4]
WARNING: [Synth 8-3848] Net tms_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:5]
WARNING: [Synth 8-3848] Net tck_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:6]
WARNING: [Synth 8-3848] Net tdi_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:7]
WARNING: [Synth 8-3848] Net sel_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:8]
WARNING: [Synth 8-3848] Net shift_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:9]
WARNING: [Synth 8-3848] Net drck_0 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:10]
WARNING: [Synth 8-3848] Net update_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:13]
WARNING: [Synth 8-3848] Net capture_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:14]
WARNING: [Synth 8-3848] Net reset_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:15]
WARNING: [Synth 8-3848] Net runtest_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:16]
WARNING: [Synth 8-3848] Net tms_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:17]
WARNING: [Synth 8-3848] Net tck_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:18]
WARNING: [Synth 8-3848] Net tdi_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:19]
WARNING: [Synth 8-3848] Net sel_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:20]
WARNING: [Synth 8-3848] Net shift_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:21]
WARNING: [Synth 8-3848] Net drck_1 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:22]
WARNING: [Synth 8-3848] Net update_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:25]
WARNING: [Synth 8-3848] Net capture_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:26]
WARNING: [Synth 8-3848] Net reset_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:27]
WARNING: [Synth 8-3848] Net runtest_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:28]
WARNING: [Synth 8-3848] Net tms_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:29]
WARNING: [Synth 8-3848] Net tck_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:30]
WARNING: [Synth 8-3848] Net tdi_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:31]
WARNING: [Synth 8-3848] Net sel_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:32]
WARNING: [Synth 8-3848] Net shift_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:33]
WARNING: [Synth 8-3848] Net drck_2 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:34]
WARNING: [Synth 8-3848] Net update_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:37]
WARNING: [Synth 8-3848] Net capture_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:38]
WARNING: [Synth 8-3848] Net reset_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:39]
WARNING: [Synth 8-3848] Net runtest_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:40]
WARNING: [Synth 8-3848] Net tms_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:41]
WARNING: [Synth 8-3848] Net tck_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:42]
WARNING: [Synth 8-3848] Net tdi_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:43]
WARNING: [Synth 8-3848] Net sel_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:44]
WARNING: [Synth 8-3848] Net shift_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:45]
WARNING: [Synth 8-3848] Net drck_3 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:46]
WARNING: [Synth 8-3848] Net update_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:49]
WARNING: [Synth 8-3848] Net capture_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:50]
WARNING: [Synth 8-3848] Net reset_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:51]
WARNING: [Synth 8-3848] Net runtest_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:52]
WARNING: [Synth 8-3848] Net tms_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:53]
WARNING: [Synth 8-3848] Net tck_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:54]
WARNING: [Synth 8-3848] Net tdi_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:55]
WARNING: [Synth 8-3848] Net sel_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:56]
WARNING: [Synth 8-3848] Net shift_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:57]
WARNING: [Synth 8-3848] Net drck_4 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:58]
WARNING: [Synth 8-3848] Net update_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:61]
WARNING: [Synth 8-3848] Net capture_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:62]
WARNING: [Synth 8-3848] Net reset_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:63]
WARNING: [Synth 8-3848] Net runtest_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:64]
WARNING: [Synth 8-3848] Net tms_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:65]
WARNING: [Synth 8-3848] Net tck_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:66]
WARNING: [Synth 8-3848] Net tdi_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:67]
WARNING: [Synth 8-3848] Net sel_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:68]
WARNING: [Synth 8-3848] Net shift_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:69]
WARNING: [Synth 8-3848] Net drck_5 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:70]
WARNING: [Synth 8-3848] Net update_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:73]
WARNING: [Synth 8-3848] Net capture_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:74]
WARNING: [Synth 8-3848] Net reset_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:75]
WARNING: [Synth 8-3848] Net runtest_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:76]
WARNING: [Synth 8-3848] Net tms_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:77]
WARNING: [Synth 8-3848] Net tck_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:78]
WARNING: [Synth 8-3848] Net tdi_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:79]
WARNING: [Synth 8-3848] Net sel_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:80]
WARNING: [Synth 8-3848] Net shift_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:81]
WARNING: [Synth 8-3848] Net drck_6 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:82]
WARNING: [Synth 8-3848] Net update_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:85]
WARNING: [Synth 8-3848] Net capture_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:86]
WARNING: [Synth 8-3848] Net reset_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:87]
WARNING: [Synth 8-3848] Net runtest_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:88]
WARNING: [Synth 8-3848] Net tms_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:89]
WARNING: [Synth 8-3848] Net tck_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:90]
WARNING: [Synth 8-3848] Net tdi_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:91]
WARNING: [Synth 8-3848] Net sel_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:92]
WARNING: [Synth 8-3848] Net shift_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:93]
WARNING: [Synth 8-3848] Net drck_7 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:94]
WARNING: [Synth 8-3848] Net update_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:97]
WARNING: [Synth 8-3848] Net capture_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:98]
WARNING: [Synth 8-3848] Net reset_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:99]
WARNING: [Synth 8-3848] Net runtest_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:100]
WARNING: [Synth 8-3848] Net tms_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:101]
WARNING: [Synth 8-3848] Net tck_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:102]
WARNING: [Synth 8-3848] Net tdi_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:103]
WARNING: [Synth 8-3848] Net sel_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:104]
WARNING: [Synth 8-3848] Net shift_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:105]
WARNING: [Synth 8-3848] Net drck_8 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:106]
WARNING: [Synth 8-3848] Net update_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:109]
WARNING: [Synth 8-3848] Net capture_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:110]
WARNING: [Synth 8-3848] Net reset_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:111]
WARNING: [Synth 8-3848] Net runtest_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:112]
WARNING: [Synth 8-3848] Net tms_9 in module/entity xsdbm_v2_0_2_xsdbm does not have driver. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh:113]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_f33b_xsdbm_0' (153#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/synth/bd_f33b_xsdbm_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_f33b' (154#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/hdl/bd_f33b.v:13]
INFO: [Synth 8-256] done synthesizing module 'pr_region_dbg_bridge' (155#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/synth/pr_region_dbg_bridge.v:58]
INFO: [Synth 8-256] done synthesizing module 'rp_bd_wrapper' (156#1) [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/hdl/rp_bd_wrapper.v:13]
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_0
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_1
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_2
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_3
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_4
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_5
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_6
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_7
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_8
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port update_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port capture_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port reset_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port runtest_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tms_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tck_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port tdi_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port sel_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port shift_9
WARNING: [Synth 8-3331] design xsdbm_v2_0_2_xsdbm has unconnected port drck_9
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:03:29 . Memory (MB): peak = 1889.816 ; gain = 872.629 ; free physical = 56406 ; free virtual = 87258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/synth/bd_9d42_ila_lib_0.v:3233]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:30 ; elapsed = 00:03:32 . Memory (MB): peak = 1889.816 ; gain = 872.629 ; free physical = 56406 ; free virtual = 87257
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flvf1924-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances
  CFGLUT5 => SRLC32E: 17 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  FDE => FDRE: 24 instances
  FDR => FDRE: 1 instances
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2432.062 ; gain = 0.004 ; free physical = 56016 ; free virtual = 86868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:25 ; elapsed = 00:04:22 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 56013 ; free virtual = 86866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flvf1924-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:25 ; elapsed = 00:04:22 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 56013 ; free virtual = 86866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst/lut_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst/xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_dbg_bridge_i/inst/xsdbm/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_bram_ctrl_0_bram/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/m00_couplers/m00_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/s01_couplers/s01_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axi_interconnect_1/xbar/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/axislave_cu_apctrl_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/example_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/example_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/system_ila2/inst/ila_lib/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/usr_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rp_bd_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:04:25 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 56014 ; free virtual = 86865
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "bvalid_cnt_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bvalid_cnt_amax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_arsize_pipe_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_arburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1023]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1023]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5546] ROM "vector_add_interrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example_a_V_m_axi.v:485]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter1_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1939]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter2_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1940]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter3_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1941]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter4_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1942]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter5_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1943]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter6_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1944]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter7_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1945]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter8_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1946]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp2_iter9_tmp_6_reg_910_reg[63:9]' into 'tmp_6_reg_910_reg[63:9]' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1947]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter9_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1204]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter8_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1202]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter7_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter6_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1198]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter5_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter4_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter3_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter2_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp2_iter1_tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1182]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_910_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1317]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp1_iter1_indvar1_reg_291_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1174]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_indvar_reg_279_reg' and it is trimmed from '9' to '8' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/bb39/hdl/verilog/example.v:1166]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'example'
INFO: [Synth 8-5546] ROM "ap_enable_reg_pp0_iter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_enable_reg_pp1_iter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_enable_reg_pp2_iter0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_addr_a_reg_249" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_pipeline_reg_pp2_iter1_exitcond2_reg_901" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_addr_a_1_reg_1149" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_1_reg_852" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            brst_wr_data |                              001 |                              011
          b2b_w8_wr_data |                              010 |                              100
             sng_wr_data |                              011 |                              010
               w8_awaddr |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        ap_ST_fsm_state1 |                            00000 |                            00000
        ap_ST_fsm_state2 |                            00001 |                            00001
        ap_ST_fsm_state3 |                            00010 |                            00010
        ap_ST_fsm_state4 |                            00011 |                            00011
        ap_ST_fsm_state5 |                            00100 |                            00100
        ap_ST_fsm_state6 |                            00101 |                            00101
        ap_ST_fsm_state7 |                            00110 |                            00110
        ap_ST_fsm_state8 |                            00111 |                            00111
        ap_ST_fsm_state9 |                            01000 |                            01000
       ap_ST_fsm_state10 |                            01001 |                            01001
    ap_ST_fsm_pp0_stage0 |                            01010 |                            01010
       ap_ST_fsm_state14 |                            01011 |                            01011
       ap_ST_fsm_state15 |                            01100 |                            01100
       ap_ST_fsm_state16 |                            01101 |                            01101
       ap_ST_fsm_state17 |                            01110 |                            01110
       ap_ST_fsm_state18 |                            01111 |                            01111
       ap_ST_fsm_state19 |                            10000 |                            10000
       ap_ST_fsm_state20 |                            10001 |                            10001
    ap_ST_fsm_pp1_stage0 |                            10010 |                            10010
       ap_ST_fsm_state24 |                            10011 |                            10011
    ap_ST_fsm_pp2_stage0 |                            10100 |                            10100
       ap_ST_fsm_state36 |                            10101 |                            10101
    ap_ST_fsm_pp3_stage0 |                            10110 |                            10110
       ap_ST_fsm_state40 |                            10111 |                            10111
       ap_ST_fsm_state41 |                            11000 |                            11000
       ap_ST_fsm_state42 |                            11001 |                            11001
       ap_ST_fsm_state43 |                            11010 |                            11010
       ap_ST_fsm_state44 |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'example'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:40 ; elapsed = 00:04:37 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 56014 ; free virtual = 86867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |rp_bd__GB0            |           1|     28904|
|2     |rp_bd_example_0_0     |           1|     19359|
|3     |rp_bd_system_ila2_0   |           1|     12117|
|4     |rp_bd_usr_counter_0_0 |           1|        10|
|5     |pr_region_dbg_bridge  |           1|        75|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d1_reg' into 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d1_reg' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12287]
INFO: [Synth 8-4471] merging register 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d2_reg' into 'gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d2_reg' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12288]
INFO: [Synth 8-5546] ROM "gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:950]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/usr_interrpt_clr_reg' and it is trimmed from '16' to '1' bits. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ipshared/42b7/axislave_cu_apctrl_v1_0.v:198]
INFO: [Synth 8-5546] ROM "inst/vector_add_interrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_1_ila.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\tmp_3_add_i32_shr_reg_872_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/\r_V_cast_reg_834_reg[8] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/start_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_read/start_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/start_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[256]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[257]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[257]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[258]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[258]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[259]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[259]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[260]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[260]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[261]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[261]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[263]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[263]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[264]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[264]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[265]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[265]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[266]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[266]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[267]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[267]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[268]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[268]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[269]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[269]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[270]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[270]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[271]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[271]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[272]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[272]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[273]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[273]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[274]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[274]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[275]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[275]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[276]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[276]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[277]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[277]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[278]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[278]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[279]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[279]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[280]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[280]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[281]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[281]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[282]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[282]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[283]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[283]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[284]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[284]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[285]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[285]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[286]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[286]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[287]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]' (FDRE) to 'rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/example_0/inst/example_a_V_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[4] )
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[28]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[27]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[29]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[28]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[27]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[257]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[256]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[3]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[2]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module example_a_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.araddr_buf_reg[4]) is unused and will be removed from module example_a_V_m_axi.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rp_bd_i/system_ila2/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:05:43 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 56004 ; free virtual = 86856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |rp_bd__GB0            |           1|     22938|
|2     |rp_bd_example_0_0     |           1|     17472|
|3     |rp_bd_system_ila2_0   |           1|      6386|
|4     |rp_bd_usr_counter_0_0 |           1|        10|
|5     |pr_region_dbg_bridge  |           1|        75|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 35 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:35]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 56 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 62 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 63 of /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:63]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:09 ; elapsed = 00:06:08 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 55928 ; free virtual = 86780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:15 ; elapsed = 00:06:14 . Memory (MB): peak = 2432.062 ; gain = 1414.875 ; free physical = 55909 ; free virtual = 86761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |rp_bd__GB0            |           1|     22938|
|2     |rp_bd_example_0_0     |           1|     17472|
|3     |rp_bd_system_ila2_0   |           1|      6386|
|4     |rp_bd_usr_counter_0_0 |           1|        10|
|5     |pr_region_dbg_bridge  |           1|        75|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:31 ; elapsed = 00:06:31 . Memory (MB): peak = 2453.344 ; gain = 1436.156 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAPTURE_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin UPDATE_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin UPDATE_temp_i_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin UPDATE_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin SHIFT_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin RESET_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TDI_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin SEL_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin DRCK_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TDO_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin RUNTEST_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TCK_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin TMS_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:34 ; elapsed = 00:06:33 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:34 ; elapsed = 00:06:33 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:39 ; elapsed = 00:06:38 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:39 ; elapsed = 00:06:38 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:41 ; elapsed = 00:06:40 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:41 ; elapsed = 00:06:40 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    49|
|2     |CARRY8     |    43|
|3     |CFGLUT5    |   145|
|4     |DSP48E1    |    16|
|5     |LUT1       |   326|
|6     |LUT2       |  1084|
|7     |LUT3       |  4165|
|8     |LUT4       |  1142|
|9     |LUT5       |  1105|
|10    |LUT6       |  1751|
|11    |MUXCY      |   464|
|12    |MUXCY_L    |     3|
|13    |MUXF7      |    27|
|14    |RAM32M16   |    40|
|15    |RAMB18E2   |    24|
|16    |RAMB36E2   |     8|
|17    |RAMB36E2_1 |     4|
|18    |RAMB36E2_2 |    16|
|19    |SRL16E     |   258|
|20    |SRLC16E    |     2|
|21    |SRLC32E    |    21|
|22    |XORCY      |   140|
|23    |FDCE       |    42|
|24    |FDE        |    24|
|25    |FDPE       |    52|
|26    |FDR        |     1|
|27    |FDRE       | 15302|
|28    |FDSE       |    33|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:41 ; elapsed = 00:06:40 . Memory (MB): peak = 2453.348 ; gain = 1436.160 ; free physical = 55870 ; free virtual = 86722
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 717 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:36 ; elapsed = 00:05:40 . Memory (MB): peak = 2453.348 ; gain = 614.305 ; free physical = 55870 ; free virtual = 86722
Synthesis Optimization Complete : Time (s): cpu = 00:06:41 ; elapsed = 00:06:40 . Memory (MB): peak = 2453.352 ; gain = 1436.164 ; free physical = 55871 ; free virtual = 86724
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 882 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/system_ila2/inst/ila_lib/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 340 instances were transformed.
  (CARRY4) => CARRY8: 110 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances
  CFGLUT5 => SRLC32E: 17 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  FDE => FDRE: 24 instances
  FDR => FDRE: 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
904 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:51 ; elapsed = 00:06:49 . Memory (MB): peak = 2547.340 ; gain = 1290.930 ; free physical = 55830 ; free virtual = 86682
INFO: [Coretcl 2-1174] Renamed 999 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.runs/rp_bd_wrapper_synth_1/rp_bd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.355 ; gain = 30.012 ; free physical = 55823 ; free virtual = 86682
report_utilization: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2577.355 ; gain = 0.000 ; free physical = 55819 ; free virtual = 86678
INFO: [Common 17-206] Exiting Vivado at Wed May 10 08:41:16 2017...
[Wed May 10 08:41:18 2017] rp_bd_wrapper_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.24 ; elapsed = 00:07:22 . Memory (MB): peak = 2084.293 ; gain = 0.000 ; free physical = 57341 ; free virtual = 88195
## file copy -force $projDir/${projName}.runs/rp_bd_wrapper_synth_1/runme.log $synthDir/$updateName/${updateName}_synth.log
## file copy -force $projDir/${projName}.runs/rp_bd_wrapper_synth_1/rp_bd_wrapper.dcp $synthDir/$updateName/${updateName}_synth.dcp
## set warningCount [lindex 0 2]
## set criticalCount [lindex 0 4]
## set errorCount [lindex 0 8]
## puts "# HD INFO: RP $updateName synthesis completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings.\n"
# HD INFO: RP ver2 synthesis completed with  Errors,  Critical Warnings, and  Warnings.

## set fp [open $runSummary a]
## puts $fp "RP $updateName synthesis completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings at [clock format [clock seconds]]."
## close $fp
# source scripts/step_06_impl_ver2.tcl
## source scripts/step_00_setup.tcl
### set projName myProj
### set projDir "./projDir"
### set scriptDir "./scripts"
### set commonDir "../common_files"
### set usrDir "../usr_files"
### set synthDir   $projDir/Synth
### set implDir    $projDir/Implement
### set bitDir     $projDir/Bitstreams
### set runSummary $projDir/run_summary.log
### set tclFiles   [list ./scripts/include.tcl]
### set updateVer1Name   ver1
### set updateVer2Name   ver2
### set part             xcku115-flvf1924-2-e
### set topModuleName    my_top
### set updateTopFile    $commonDir/hdl/rp_bd_wrapper.v
### set updateModuleName rp_bd_wrapper
### set updateInstName   rp_bd_i
### set rtfSandbox $usrDir/usr_ip_resposity
### set usrRtlPath $usrDir/usr_rtl 
### set usrXdcPath $usrDir/usr_xdc 
### set usrIPPath  $usrDir/usr_ip 
### set USE_DDR4_C0 0
### set USE_DDR4_C1 0
### set USE_DDR4_C2 0
### set USE_DDR4_C3 0
## set updateName $updateVer2Name
## file mkdir $implDir
## file delete -force $implDir/$updateName
## file mkdir $implDir/$updateName
## puts "# HD INFO: Running implementation for configuration $updateName"
# HD INFO: Running implementation for configuration ver2
## create_project -in_memory -part $part
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'usr_clk' as interface 'usr_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'usr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/usr_files/usr_ip_resposity'.
## set_param chipscope.enablePRFlow true
## set_param bitstream.enablePR 4123
## add_files $commonDir/static_fix_dcp/${topModuleName}_static_routed.dcp
## link_design -mode default -part $part -top $topModuleName
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top_board.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top_board.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_clk_wiz_0_0/static_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_clk_wiz_0_0/static_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.125 ; gain = 405.574 ; free physical = 56753 ; free virtual = 87698
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top_early.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X2Y337:IOB_X2Y363, IOB_X2Y312:IOB_X2Y323 [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGE for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:2]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_cfg_flash_interface_0_0/src/status_data_fifo/status_data_fifo/status_data_fifo_clocks.xdc:60]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/my_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2914.246 ; gain = 30.398 ; free physical = 56633 ; free virtual = 87578
Restored from archive | CPU: 6.980000 secs | Memory: 72.411812 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.246 ; gain = 47.398 ; free physical = 56616 ; free virtual = 87561
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 317 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 12 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 267 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

link_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2951.246 ; gain = 866.953 ; free physical = 56681 ; free virtual = 87542
## set_property HD.RECONFIGURABLE 1 [get_cells $updateInstName]
## read_checkpoint -cell $updateInstName $synthDir/$updateName/${updateName}_synth.dcp -strict
Command: read_checkpoint -cell rp_bd_i ./projDir/Synth/ver2/ver2_synth.dcp -strict
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/rp_bd_wrapper_early.xdc] for cell 'rp_bd_i'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/rp_bd_wrapper_early.xdc] for cell 'rp_bd_i'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/rp_bd_wrapper.xdc] for cell 'rp_bd_i'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp/rp_bd_wrapper.xdc] for cell 'rp_bd_i'
read_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3015.980 ; gain = 64.734 ; free physical = 56554 ; free virtual = 87414
## foreach xdcfile [glob -nocomplain $usrXdcPath/*] {
##     read_xdc -quiet $xdcfile
## }
## opt_design > $implDir/$updateName/${topModuleName}_opt_design.log
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3124.020 ; gain = 98.035 ; free physical = 56536 ; free virtual = 87396
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/opt/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell xsdbm_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3268.012 ; gain = 0.000 ; free physical = 56386 ; free virtual = 87249
Phase 1 Generate And Synthesize Debug Cores | Checksum: 13289f712

Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 3268.012 ; gain = 13.016 ; free physical = 56387 ; free virtual = 87250
Implement Debug Cores | Checksum: 1caec7ceb
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 29 inverter(s) to 1508 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11af224e7

Time (s): cpu = 00:02:27 ; elapsed = 00:02:14 . Memory (MB): peak = 3279.012 ; gain = 24.016 ; free physical = 56358 ; free virtual = 87220

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 410 cells.
Phase 3 Constant propagation | Checksum: 1936b5a49

Time (s): cpu = 00:02:39 ; elapsed = 00:02:26 . Memory (MB): peak = 3279.012 ; gain = 24.016 ; free physical = 56351 ; free virtual = 87214

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2642 unconnected nets.
INFO: [Opt 31-11] Eliminated 587 unconnected cells.
Phase 4 Sweep | Checksum: 1e41bf933

Time (s): cpu = 00:02:57 ; elapsed = 00:02:44 . Memory (MB): peak = 3279.012 ; gain = 24.016 ; free physical = 56351 ; free virtual = 87214

Phase 5 BUFG optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 75 unconnected cells.
Phase 5 BUFG optimization | Checksum: 1612e4532

Time (s): cpu = 00:03:17 ; elapsed = 00:03:04 . Memory (MB): peak = 3279.012 ; gain = 24.016 ; free physical = 56351 ; free virtual = 87214

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3279.012 ; gain = 0.000 ; free physical = 56351 ; free virtual = 87214
Ending Logic Optimization Task | Checksum: 232fa7eb2

Time (s): cpu = 00:03:23 ; elapsed = 00:03:10 . Memory (MB): peak = 3279.012 ; gain = 24.016 ; free physical = 56351 ; free virtual = 87214

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 19 BRAM(s) out of a total of 89 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 232fa7eb2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3351.012 ; gain = 72.000 ; free physical = 56299 ; free virtual = 87162
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:59 ; elapsed = 00:03:26 . Memory (MB): peak = 3351.012 ; gain = 335.027 ; free physical = 56299 ; free virtual = 87162
## write_checkpoint -force $implDir/$updateName/${topModuleName}_opt_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3351.016 ; gain = 0.004 ; free physical = 56218 ; free virtual = 87158
INFO: [Common 17-1381] The checkpoint '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/Implement/ver2/my_top_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3351.016 ; gain = 0.004 ; free physical = 56267 ; free virtual = 87158
## place_design > $implDir/$updateName/${topModuleName}_place_design.log
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3401.035 ; gain = 0.000 ; free physical = 56225 ; free virtual = 87115
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3401.035 ; gain = 0.000 ; free physical = 56225 ; free virtual = 87115

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e3f35442

Time (s): cpu = 00:05:24 ; elapsed = 00:05:07 . Memory (MB): peak = 3963.844 ; gain = 562.809 ; free physical = 55610 ; free virtual = 86501

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 18e2fe182

Time (s): cpu = 00:06:43 ; elapsed = 00:05:47 . Memory (MB): peak = 4084.070 ; gain = 683.035 ; free physical = 55497 ; free virtual = 86387

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18e2fe182

Time (s): cpu = 00:06:47 ; elapsed = 00:05:51 . Memory (MB): peak = 4084.070 ; gain = 683.035 ; free physical = 55497 ; free virtual = 86387
Phase 1 Placer Initialization | Checksum: 18e2fe182

Time (s): cpu = 00:06:49 ; elapsed = 00:05:52 . Memory (MB): peak = 4084.070 ; gain = 683.035 ; free physical = 55496 ; free virtual = 86386

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 159add4fd

Time (s): cpu = 00:11:12 ; elapsed = 00:08:15 . Memory (MB): peak = 4274.078 ; gain = 873.043 ; free physical = 55363 ; free virtual = 86254

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159add4fd

Time (s): cpu = 00:11:15 ; elapsed = 00:08:16 . Memory (MB): peak = 4274.078 ; gain = 873.043 ; free physical = 55363 ; free virtual = 86254

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a077d06e

Time (s): cpu = 00:11:27 ; elapsed = 00:08:24 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86254

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 139cb5c85

Time (s): cpu = 00:11:30 ; elapsed = 00:08:25 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86255

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 139cb5c85

Time (s): cpu = 00:11:35 ; elapsed = 00:08:29 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55365 ; free virtual = 86255

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1e471cf37

Time (s): cpu = 00:11:43 ; elapsed = 00:08:36 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86255

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1e471cf37

Time (s): cpu = 00:11:43 ; elapsed = 00:08:37 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86255

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 18808036b

Time (s): cpu = 00:11:47 ; elapsed = 00:08:39 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86255

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 14a749010

Time (s): cpu = 00:12:18 ; elapsed = 00:08:57 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86254

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1a43af3bc

Time (s): cpu = 00:12:21 ; elapsed = 00:08:59 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55364 ; free virtual = 86255

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1a43af3bc

Time (s): cpu = 00:12:26 ; elapsed = 00:09:04 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55365 ; free virtual = 86255

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1d8efa896

Time (s): cpu = 00:12:56 ; elapsed = 00:09:16 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55365 ; free virtual = 86255
Phase 3 Detail Placement | Checksum: 1d8efa896

Time (s): cpu = 00:12:58 ; elapsed = 00:09:17 . Memory (MB): peak = 4334.102 ; gain = 933.066 ; free physical = 55365 ; free virtual = 86255

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.501. For the most accurate timing information please run report_timing.

Phase 4.1.1.1 Replication
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.1 Replication | Checksum: fa9f03ce

Time (s): cpu = 00:15:58 ; elapsed = 00:11:17 . Memory (MB): peak = 4346.387 ; gain = 945.352 ; free physical = 55313 ; free virtual = 86203
Phase 4.1.1 Post Placement Optimization | Checksum: fa9f03ce

Time (s): cpu = 00:15:58 ; elapsed = 00:11:18 . Memory (MB): peak = 4346.387 ; gain = 945.352 ; free physical = 55313 ; free virtual = 86203
Phase 4.1 Post Commit Optimization | Checksum: fa9f03ce

Time (s): cpu = 00:16:00 ; elapsed = 00:11:19 . Memory (MB): peak = 4346.387 ; gain = 945.352 ; free physical = 55313 ; free virtual = 86203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa9f03ce

Time (s): cpu = 00:16:19 ; elapsed = 00:11:32 . Memory (MB): peak = 4346.387 ; gain = 945.352 ; free physical = 55313 ; free virtual = 86204

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 109a1bcd9

Time (s): cpu = 00:17:49 ; elapsed = 00:13:02 . Memory (MB): peak = 4430.680 ; gain = 1029.645 ; free physical = 55244 ; free virtual = 86134

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12a0e7296

Time (s): cpu = 00:17:51 ; elapsed = 00:13:04 . Memory (MB): peak = 4430.680 ; gain = 1029.645 ; free physical = 55244 ; free virtual = 86134
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12a0e7296

Time (s): cpu = 00:17:53 ; elapsed = 00:13:06 . Memory (MB): peak = 4430.680 ; gain = 1029.645 ; free physical = 55244 ; free virtual = 86134
Ending Placer Task | Checksum: b175db59

Time (s): cpu = 00:17:54 ; elapsed = 00:13:07 . Memory (MB): peak = 4430.680 ; gain = 1029.645 ; free physical = 55244 ; free virtual = 86134
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:20:12 ; elapsed = 00:15:03 . Memory (MB): peak = 4430.680 ; gain = 1079.664 ; free physical = 55244 ; free virtual = 86134
## write_checkpoint -force $implDir/$updateName/${topModuleName}_place_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.684 ; gain = 0.004 ; free physical = 55139 ; free virtual = 86132
INFO: [Common 17-1381] The checkpoint '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/Implement/ver2/my_top_place_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 4430.684 ; gain = 0.004 ; free physical = 55212 ; free virtual = 86132
## phys_opt_design > $implDir/$updateName/${topModuleName}_phy_opt_design.log
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55212 ; free virtual = 86132
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 20f9a7923

Time (s): cpu = 00:01:46 ; elapsed = 00:00:44 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.488 | TNS=-108.883 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg_rden__0. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 1 new instance.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.488 | TNS=-109.227 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131
Phase 2 Fanout Optimization | Checksum: 1cb7b7d29

Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[31]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_6_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_6
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[31]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_2_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_2
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[15].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[15]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_2_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_2
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[7]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[23]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_2_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_2
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_2_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_2
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[7]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[15]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[23].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[23]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[18]_i_2_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[18]_i_2
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[18]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[18]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[7].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[7]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[31]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_2
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg_rden__0.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg_rden
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_2.  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_2
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[23]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[31].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_1
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_2.  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg6[23]_i_1
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_rdata[14].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[14]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_rdata[31].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[31]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_rdata[3].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[3]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_rdata[9].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[9]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[1].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[4]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[3].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[6]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[2].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[5]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/C_array_baseaddr[14].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3_reg[19]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[11].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[16]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[15].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[18]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[2].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[7]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[0].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[5]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[18].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[23]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[7].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[12]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[19].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[24]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[16].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[21]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[4].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[9]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[17].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[22]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/C_array_baseaddr[11].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3_reg[16]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[18].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[23]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[21].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[26]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[24].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[29]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[3].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[8]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[10].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[15]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[14].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[17]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[16].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[21]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[22].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[27]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[15].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[20]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[19].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[24]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/C_array_baseaddr[12].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3_reg[17]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[14].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[19]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[14].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[19]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[12].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[17]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[23].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[28]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[24].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[29]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[2].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[7]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[1].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[6]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[0].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[3]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[15].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[20]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[20].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[25]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[23].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[28]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[26].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[31]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[13].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[18]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[25].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[30]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/C_array_baseaddr[13].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3_reg[18]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[12].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[17]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[17].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[22]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[13].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[16]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[11].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[16]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/A_array_baseaddr[25].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1_reg[30]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[6].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[9]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/B_array_baseaddr[13].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[18]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[27].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[27]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[12].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[15]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/array_len[8].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4_reg[11]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[30].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[30]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[31].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[31]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[20].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[20]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[3].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[3]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[24].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[24]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg_n_2_[0].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2_reg[0]
INFO: [Physopt 32-662] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[25].  Did not re-place instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[25]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[7].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[7]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[1].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[1]
INFO: [Physopt 32-663] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg_n_2_[5].  Re-placed instance rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7_reg[5]
INFO: [Physopt 32-661] Optimized 53 nets.  Re-placed 53 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-100.892 |
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131
Phase 3 Placement Based Optimization | Checksum: 1ab0c904c

Time (s): cpu = 00:02:47 ; elapsed = 00:01:17 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131
Phase 4 Rewire | Checksum: 1ab0c904c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:19 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 42 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_6_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_2_n_2. Replicated 1 times.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[18]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_2. Net driver rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_2 was replaced.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_awready0. Replicated 3 times.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg_rden__0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/p_1_in[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[18]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_2. Replicated 1 times.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_arready_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 5 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-99.334 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131
Phase 5 Critical Cell Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:28 ; elapsed = 00:01:44 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:28 ; elapsed = 00:01:45 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 7 BRAM Register Optimization
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/example_0/inst/buff_V_U/example_buff_a_ram_U/ram_reg_7 port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/example_0/inst/buff_a_U/example_buff_a_ram_U/ram_reg_7 port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/example_0/inst/buff_b_U/example_buff_a_ram_U/ram_reg_7 port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip unpacking
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip unpacking
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip unpacking
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram port A has no connection. Skip unpacking
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:29 ; elapsed = 00:01:45 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:29 ; elapsed = 00:01:45 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86131

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 25 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 222 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-98.497 |
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86132
Phase 9 Critical Pin Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:39 ; elapsed = 00:01:56 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86132

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:40 ; elapsed = 00:01:56 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86132

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 1d6185672

Time (s): cpu = 00:03:40 ; elapsed = 00:01:56 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86132
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4430.699 ; gain = 0.000 ; free physical = 55211 ; free virtual = 86132
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.487 | TNS=-98.497 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         -0.344  |            1  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.001  |          8.335  |            0  |              0  |                    53  |           0  |           1  |  00:00:30  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell      |          0.000  |          1.558  |            5  |              0  |                     4  |           0  |           1  |  00:00:25  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.837  |            0  |              0  |                     4  |           0  |           1  |  00:00:10  |
|  Total              |          0.001  |         10.386  |            6  |              0  |                    62  |           0  |           9  |  00:01:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 16e1b5bb3

Time (s): cpu = 00:05:05 ; elapsed = 00:03:17 . Memory (MB): peak = 4470.695 ; gain = 39.996 ; free physical = 55209 ; free virtual = 86130
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:17 ; elapsed = 00:03:28 . Memory (MB): peak = 4470.695 ; gain = 40.012 ; free physical = 55209 ; free virtual = 86130
## write_checkpoint -force $implDir/$updateName/${topModuleName}_phy_opt_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4470.695 ; gain = 0.000 ; free physical = 55108 ; free virtual = 86128
INFO: [Common 17-1381] The checkpoint '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/Implement/ver2/my_top_phy_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 4470.695 ; gain = 0.000 ; free physical = 55179 ; free virtual = 86129
## route_design > $implDir/$updateName/${topModuleName}_route_design.log
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7a927832 ConstDB: 0 ShapeSum: 60bd3d98 RouteDB: 4a50ff03

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13041b9f1

Time (s): cpu = 00:03:07 ; elapsed = 00:01:54 . Memory (MB): peak = 4643.031 ; gain = 162.328 ; free physical = 54968 ; free virtual = 85918

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14374c02c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:01 . Memory (MB): peak = 4643.031 ; gain = 162.328 ; free physical = 54967 ; free virtual = 85918

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14374c02c

Time (s): cpu = 00:03:16 ; elapsed = 00:02:02 . Memory (MB): peak = 4748.812 ; gain = 268.109 ; free physical = 54841 ; free virtual = 85791

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14374c02c

Time (s): cpu = 00:03:16 ; elapsed = 00:02:02 . Memory (MB): peak = 4748.812 ; gain = 268.109 ; free physical = 54841 ; free virtual = 85791

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 100fb3cf1

Time (s): cpu = 00:03:32 ; elapsed = 00:02:16 . Memory (MB): peak = 4864.359 ; gain = 383.656 ; free physical = 54723 ; free virtual = 85673

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1cadaf5e0

Time (s): cpu = 00:06:00 ; elapsed = 00:02:49 . Memory (MB): peak = 4864.363 ; gain = 383.660 ; free physical = 54722 ; free virtual = 85672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.292 | TNS=-43.897| WHS=-0.198 | THS=-10.672|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1e75bcbd4

Time (s): cpu = 00:07:16 ; elapsed = 00:03:12 . Memory (MB): peak = 4864.363 ; gain = 383.660 ; free physical = 54722 ; free virtual = 85672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.292 | TNS=-68.985| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 12bccafef

Time (s): cpu = 00:07:17 ; elapsed = 00:03:12 . Memory (MB): peak = 4864.363 ; gain = 383.660 ; free physical = 54722 ; free virtual = 85672
Phase 2 Router Initialization | Checksum: 132e624fa

Time (s): cpu = 00:07:17 ; elapsed = 00:03:13 . Memory (MB): peak = 4864.363 ; gain = 383.660 ; free physical = 54722 ; free virtual = 85672

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 121fe8b44

Time (s): cpu = 00:07:41 ; elapsed = 00:03:19 . Memory (MB): peak = 4876.605 ; gain = 395.902 ; free physical = 54682 ; free virtual = 85632

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2449
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 20aa1cb14

Time (s): cpu = 00:09:38 ; elapsed = 00:04:05 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54680 ; free virtual = 85630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.337 | TNS=-64.277| WHS=-0.055 | THS=-0.155 |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1270483ed

Time (s): cpu = 00:09:56 ; elapsed = 00:04:10 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54680 ; free virtual = 85630

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: ad4989a7

Time (s): cpu = 00:10:01 ; elapsed = 00:04:15 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54680 ; free virtual = 85630
Phase 4.1.2 GlobIterForTiming | Checksum: 199fc777a

Time (s): cpu = 00:10:05 ; elapsed = 00:04:18 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54680 ; free virtual = 85630
Phase 4.1 Global Iteration 0 | Checksum: 199fc777a

Time (s): cpu = 00:10:05 ; elapsed = 00:04:18 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54680 ; free virtual = 85630

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c19b12ad

Time (s): cpu = 00:10:30 ; elapsed = 00:04:28 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54681 ; free virtual = 85631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.368 | TNS=-52.583| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 208e432e0

Time (s): cpu = 00:10:46 ; elapsed = 00:04:36 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54681 ; free virtual = 85632

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 20e63c6f5

Time (s): cpu = 00:10:51 ; elapsed = 00:04:41 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54681 ; free virtual = 85632
Phase 4.2.2 GlobIterForTiming | Checksum: 1a8f3d43e

Time (s): cpu = 00:10:55 ; elapsed = 00:04:43 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54681 ; free virtual = 85632
Phase 4.2 Global Iteration 1 | Checksum: 1a8f3d43e

Time (s): cpu = 00:10:55 ; elapsed = 00:04:43 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54681 ; free virtual = 85632

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1b762bf1d

Time (s): cpu = 00:11:03 ; elapsed = 00:04:48 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54682 ; free virtual = 85632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.338 | TNS=-39.447| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 20f6cc20d

Time (s): cpu = 00:11:19 ; elapsed = 00:04:56 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54682 ; free virtual = 85632

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 18185d90d

Time (s): cpu = 00:11:23 ; elapsed = 00:05:01 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54682 ; free virtual = 85632
Phase 4.3.2 GlobIterForTiming | Checksum: 18096fc9c

Time (s): cpu = 00:11:27 ; elapsed = 00:05:03 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54682 ; free virtual = 85632
Phase 4.3 Global Iteration 2 | Checksum: 18096fc9c

Time (s): cpu = 00:11:28 ; elapsed = 00:05:03 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54682 ; free virtual = 85632

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1fe886a1b

Time (s): cpu = 00:11:36 ; elapsed = 00:05:09 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54682 ; free virtual = 85632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.330 | TNS=-36.030| WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: 2105098fe

Time (s): cpu = 00:11:52 ; elapsed = 00:05:17 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: 1960d77b6

Time (s): cpu = 00:11:57 ; elapsed = 00:05:22 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633
Phase 4.4.2 GlobIterForTiming | Checksum: 1a3f9c9bf

Time (s): cpu = 00:12:01 ; elapsed = 00:05:23 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633
Phase 4.4 Global Iteration 3 | Checksum: 1a3f9c9bf

Time (s): cpu = 00:12:01 ; elapsed = 00:05:24 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 2ab7c848c

Time (s): cpu = 00:12:05 ; elapsed = 00:05:27 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.259 | TNS=-35.555| WHS=N/A    | THS=N/A    |


Phase 4.5.2 GlobIterForTiming

Phase 4.5.2.1 Update Timing
Phase 4.5.2.1 Update Timing | Checksum: 20d24023b

Time (s): cpu = 00:12:21 ; elapsed = 00:05:34 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633

Phase 4.5.2.2 Fast Budgeting
Phase 4.5.2.2 Fast Budgeting | Checksum: 29b5a26e3

Time (s): cpu = 00:12:26 ; elapsed = 00:05:39 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85633
Phase 4.5.2 GlobIterForTiming | Checksum: 25d4fdcfd

Time (s): cpu = 00:12:29 ; elapsed = 00:05:41 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85634
Phase 4.5 Global Iteration 4 | Checksum: 25d4fdcfd

Time (s): cpu = 00:12:30 ; elapsed = 00:05:41 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85634

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.6.1 Update Timing
Phase 4.6.1 Update Timing | Checksum: 160aabe09

Time (s): cpu = 00:12:35 ; elapsed = 00:05:46 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85634
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.259 | TNS=-35.743| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: cceaf9ac

Time (s): cpu = 00:12:36 ; elapsed = 00:05:46 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85634
Phase 4 Rip-up And Reroute | Checksum: cceaf9ac

Time (s): cpu = 00:12:36 ; elapsed = 00:05:47 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54683 ; free virtual = 85634

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d9c197fb

Time (s): cpu = 00:13:08 ; elapsed = 00:06:00 . Memory (MB): peak = 4879.367 ; gain = 398.664 ; free physical = 54684 ; free virtual = 85634
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.259 | TNS=-35.743| WHS=0.004  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15be5a739

Time (s): cpu = 00:13:17 ; elapsed = 00:06:03 . Memory (MB): peak = 4904.363 ; gain = 423.660 ; free physical = 54658 ; free virtual = 85609

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15be5a739

Time (s): cpu = 00:13:18 ; elapsed = 00:06:03 . Memory (MB): peak = 4904.363 ; gain = 423.660 ; free physical = 54658 ; free virtual = 85609
Phase 5 Delay and Skew Optimization | Checksum: 15be5a739

Time (s): cpu = 00:13:18 ; elapsed = 00:06:04 . Memory (MB): peak = 4904.363 ; gain = 423.660 ; free physical = 54658 ; free virtual = 85609

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 181bd026e

Time (s): cpu = 00:13:50 ; elapsed = 00:06:17 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54659 ; free virtual = 85609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.259 | TNS=-34.017| WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ecb5b005

Time (s): cpu = 00:13:51 ; elapsed = 00:06:18 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54659 ; free virtual = 85609
Phase 6 Post Hold Fix | Checksum: 1ecb5b005

Time (s): cpu = 00:13:51 ; elapsed = 00:06:18 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54659 ; free virtual = 85609

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.423437 %
  Global Horizontal Routing Utilization  = 0.354048 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.903%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.8077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0

Phase 7 Route finalize | Checksum: 16859ae62

Time (s): cpu = 00:14:08 ; elapsed = 00:06:26 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54657 ; free virtual = 85607

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16859ae62

Time (s): cpu = 00:14:09 ; elapsed = 00:06:26 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54657 ; free virtual = 85607

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16859ae62

Time (s): cpu = 00:14:20 ; elapsed = 00:06:37 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54656 ; free virtual = 85606

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 190e035dc

Time (s): cpu = 00:14:51 ; elapsed = 00:06:51 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54656 ; free virtual = 85607
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.259 | TNS=-34.017| WHS=0.004  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 190e035dc

Time (s): cpu = 00:14:51 ; elapsed = 00:06:51 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54656 ; free virtual = 85607
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:22 ; elapsed = 00:08:21 . Memory (MB): peak = 4904.367 ; gain = 423.664 ; free physical = 54653 ; free virtual = 85603

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:47 ; elapsed = 00:10:15 . Memory (MB): peak = 4904.367 ; gain = 433.672 ; free physical = 54653 ; free virtual = 85603
## write_checkpoint -force $implDir/$updateName/${topModuleName}_route_design.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4934.379 ; gain = 0.004 ; free physical = 54541 ; free virtual = 85600
INFO: [Common 17-1381] The checkpoint '/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/Implement/ver2/my_top_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 4934.379 ; gain = 30.012 ; free physical = 54618 ; free virtual = 85601
## report_timing_summary -warn_on_violation -file $implDir/$updateName/report_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:15 ; elapsed = 00:00:19 . Memory (MB): peak = 4934.379 ; gain = 0.000 ; free physical = 54616 ; free virtual = 85598
## report_io -file $implDir/$updateName/report_io_summary.rpt
report_io: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.90 . Memory (MB): peak = 4934.379 ; gain = 0.000 ; free physical = 54614 ; free virtual = 85597
## file mkdir $bitDir
## file delete -force $bitDir/$updateName
## file mkdir $bitDir/$updateName
## write_bitstream -force -bin_file -file $bitDir/$updateName/${updateName}.bit > $bitDir/$updateName/${updateName}_write_bitstream.log
Command: write_bitstream -force -bin_file -file ./projDir/Bitstreams/ver2/ver2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U1/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U2/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U3/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U4/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U5/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U6/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U7/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (DPREG-7) DSP48E2_PregDynOpmodeZmuxP: - The DSP48E2 cell rp_bd_i/rp_bd_i/example_0/inst/example_fadd_32nsbkb_U8/example_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (REQP-1774) RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 - The RAMB36E2 cell rp_bd_i/rp_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dm_n[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port C0_DDR4_dq[26] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 469 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pr_region" Reconfigurable Module "rp_bd_i"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./projDir/Bitstreams/ver2/ver2.bit...
Writing bitstream ./projDir/Bitstreams/ver2/ver2.bin...
Process Partition "pr_region"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 401383296 bits.
Writing bitstream ./projDir/Bitstreams/ver2/ver2_pr_region_partial.bit...
Writing bitstream ./projDir/Bitstreams/ver2/ver2_pr_region_partial.bin...
Creating bitstream...
Partial bitstream contains 27075712 bits.
Writing bitstream ./projDir/Bitstreams/ver2/ver2_pr_region_partial_clear.bit...
Writing bitstream ./projDir/Bitstreams/ver2/ver2_pr_region_partial_clear.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:14:23 ; elapsed = 00:13:55 . Memory (MB): peak = 5563.453 ; gain = 629.074 ; free physical = 53858 ; free virtual = 85035
## write_debug_probes $bitDir/$updateName/${updateName}.ltx
## exec rm -rf $bitDir/$updateName/${updateName}.bit 
## exec rm -rf $bitDir/$updateName/${updateName}.bin 
## exec rm -rf $bitDir/$updateName/${updateName}.ltx 
## set warningCount [get_msg_config -severity {Warning} -count]
## set criticalCount [get_msg_config -severity {Critical Warning} -count]
## set errorCount [get_msg_config -severity {Error} -count]
## puts "# HD INFO: Implementation for $updateName completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings.\n"
# HD INFO: Implementation for ver2 completed with 0 Errors, 0 Critical Warnings, and 469 Warnings.

## set fp [open $runSummary a]
## puts $fp "Implementation for $updateName completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings at [clock format [clock seconds]]."
## close $fp
## close_project
# source scripts/step_07_prVerify.tcl
## source scripts/step_00_setup.tcl
### set projName myProj
### set projDir "./projDir"
### set scriptDir "./scripts"
### set commonDir "../common_files"
### set usrDir "../usr_files"
### set synthDir   $projDir/Synth
### set implDir    $projDir/Implement
### set bitDir     $projDir/Bitstreams
### set runSummary $projDir/run_summary.log
### set tclFiles   [list ./scripts/include.tcl]
### set updateVer1Name   ver1
### set updateVer2Name   ver2
### set part             xcku115-flvf1924-2-e
### set topModuleName    my_top
### set updateTopFile    $commonDir/hdl/rp_bd_wrapper.v
### set updateModuleName rp_bd_wrapper
### set updateInstName   rp_bd_i
### set rtfSandbox $usrDir/usr_ip_resposity
### set usrRtlPath $usrDir/usr_rtl 
### set usrXdcPath $usrDir/usr_xdc 
### set usrIPPath  $usrDir/usr_ip 
### set USE_DDR4_C0 0
### set USE_DDR4_C1 0
### set USE_DDR4_C2 0
### set USE_DDR4_C3 0
## set update_checkpoints [list \
##     $implDir/$updateVer2Name/${topModuleName}_route_design.dcp \
## ]
## puts "# HD INFO: Running pr_verify"
# HD INFO: Running pr_verify
## pr_verify -initial $commonDir/static_fix_dcp/${topModuleName}_route_design.dcp -additional $update_checkpoints > $bitDir/${topModuleName}_pr_verify.log
Command: pr_verify -initial ../common_files/static_fix_dcp/my_top_route_design.dcp -additional ./projDir/Implement/ver2/my_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_board.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_board.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_clk_wiz_0_0/static_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_clk_wiz_0_0/static_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 5563.457 ; gain = 0.000 ; free physical = 53689 ; free virtual = 85032
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_early.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc] for cell 'rp_bd_i'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc] for cell 'rp_bd_i'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X2Y337:IOB_X2Y363, IOB_X2Y312:IOB_X2Y323 [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGE for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
WARNING: [Constraints 18-619] A clock with name 's_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/rp_bd_wrapper_ooc.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'pe_clk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/rp_bd_wrapper_ooc.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:2]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_cfg_flash_interface_0_0/src/status_data_fifo/status_data_fifo/status_data_fifo_clocks.xdc:60]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5563.457 ; gain = 0.000 ; free physical = 53689 ; free virtual = 85033
Restored from archive | CPU: 9.130000 secs | Memory: 98.564720 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5563.457 ; gain = 0.000 ; free physical = 53689 ; free virtual = 85033
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[9].xpm_cdc_single_inst'
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Vivado 12-3501] pr_verify ../common_files/static_fix_dcp/my_top_route_design.dcp ./projDir/Implement/ver2/my_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_board.xdc]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_board.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_clk_wiz_0_0/static_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_clk_wiz_0_0/static_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5613.477 ; gain = 50.020 ; free physical = 53701 ; free virtual = 85032
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_early.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc] for cell 'rp_bd_i'
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc] for cell 'rp_bd_i'
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X2Y337:IOB_X2Y363, IOB_X2Y312:IOB_X2Y323 [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGE for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:31]
WARNING: [Constraints 18-619] A clock with name 's_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/rp_bd_wrapper_ooc.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'pe_clk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/rp_bd_wrapper_ooc.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/constraints/my_top.xdc:2]
WARNING: [Constraints 18-619] A clock with name 's_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'pe_clk' already exists, overwriting the previous clock with the same name. [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc:10]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top.xdc]
Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ruanyuan/CLOUD/xvc_bd_design_0504_MCAP_pr/xvc_hw/axiXvc_03_pr_ku115/projDir/myProj.srcs/sources_1/bd/static_bd/ip/static_bd_cfg_flash_interface_0_0/src/status_data_fifo/status_data_fifo/status_data_fifo_clocks.xdc:60]
Finished Parsing XDC File [/home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/.Xil/Vivado-30815-BBhost_test1514/dcp_2/my_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5613.477 ; gain = 0.000 ; free physical = 53701 ; free virtual = 85032
Restored from archive | CPU: 8.950000 secs | Memory: 98.487831 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5613.477 ; gain = 0.000 ; free physical = 53701 ; free virtual = 85032
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/opt/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_bd_i/static_bd_i/xdma_0/inst/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/single_array[9].xpm_cdc_single_inst'
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ../common_files/static_fix_dcp/my_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 1181
  Number of static tiles compared           = 635789
  Number of static sites compared           = 4636
  Number of static cells compared           = 56128
  Number of static routed nodes compared    = 859710
  Number of static routed pips compared     = 808932

DCP2: ./projDir/Implement/ver2/my_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 1181
  Number of static tiles compared           = 635789
  Number of static sites compared           = 4636
  Number of static cells compared           = 56128
  Number of static routed nodes compared    = 859710
  Number of static routed pips compared     = 808932
INFO: [Vivado 12-3253] PR_VERIFY: check points ../common_files/static_fix_dcp/my_top_route_design.dcp and ./projDir/Implement/ver2/my_top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:04:58 ; elapsed = 00:04:18 . Memory (MB): peak = 5613.477 ; gain = 50.020 ; free physical = 53949 ; free virtual = 85034
## set warningCount [get_msg_config -severity {Warning} -count]
## set criticalCount [get_msg_config -severity {Critical Warning} -count]
## set errorCount [get_msg_config -severity {Error} -count]
## puts "# HD INFO: pr_verify completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings.\n"
# HD INFO: pr_verify completed with 0 Errors, 0 Critical Warnings, and 479 Warnings.

## set fp [open $runSummary a]
## puts $fp "pr_verify completed with $errorCount Errors, $criticalCount Critical Warnings, and $warningCount Warnings at [clock format [clock seconds]]."
## close $fp
## close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 09:58:28 2017...
