INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp2_exo1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp2_exo1
ERROR: [VRFC 10-1412] syntax error near or [/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd:46]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp2_exo1
ERROR: [VRFC 10-1412] syntax error near "000" [/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd:47]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp2_exo1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp2_exo1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp2_exo4_add4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp2_exo4_add4bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp3_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp3_exo1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/EXERCICES/EXERCICES.srcs/sources_1/new/tp3_exo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tp3_exo1
