<profile>

<section name = "Vivado HLS Report for 'matrix_modulus'" level="0">
<item name = "Date">Sat Aug  1 17:20:02 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">deblur_IP</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.136, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6947329, 6947329, 6947329, 6947329, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_pow_generic_double_s_fu_96">pow_generic_double_s, 66, 66, 1, 1, function</column>
<column name="grp_pow_generic_double_s_fu_125">pow_generic_double_s, 66, 66, 1, 1, function</column>
<column name="StgValue_299_real_r_fu_154">real_r, 0, 0, 0, 0, none</column>
<column name="StgValue_300_imag_fu_161">imag, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6947328, 6947328, 27138, -, -, 256, no</column>
<column name=" + Loop 1.1">27136, 27136, 106, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 60</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">134, 69, 32859, 19890</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 549</column>
<column name="Register">-, -, 594, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">47, 31, 31, 38</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="WienerDeblur_daddLf8_U111">WienerDeblur_daddLf8, 0, 3, 445, 1149</column>
<column name="WienerDeblur_dsqrMgi_U112">WienerDeblur_dsqrMgi, 0, 0, 1832, 2180</column>
<column name="WienerDeblur_fpexKfY_U109">WienerDeblur_fpexKfY, 0, 0, 100, 138</column>
<column name="WienerDeblur_fpexKfY_U110">WienerDeblur_fpexKfY, 0, 0, 100, 138</column>
<column name="WienerDeblur_fptreOg_U108">WienerDeblur_fptreOg, 0, 0, 128, 277</column>
<column name="StgValue_300_imag_fu_161">imag, 0, 0, 1, 11</column>
<column name="grp_pow_generic_double_s_fu_96">pow_generic_double_s, 67, 33, 15126, 7993</column>
<column name="grp_pow_generic_double_s_fu_125">pow_generic_double_s, 67, 33, 15126, 7993</column>
<column name="StgValue_299_real_r_fu_154">real_r, 0, 0, 1, 11</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_2_fu_204_p2">+, 0, 0, 15, 9, 1</column>
<column name="r_2_fu_192_p2">+, 0, 0, 15, 9, 1</column>
<column name="exitcond1_fu_186_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="exitcond_fu_198_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_state108">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">477, 109, 1, 109</column>
<column name="c_reg_85">9, 2, 9, 18</column>
<column name="fft_kernel_M_imag_blk_n">9, 2, 1, 2</column>
<column name="fft_kernel_M_real_blk_n">9, 2, 1, 2</column>
<column name="fft_kernel_modu_M_i_blk_n">9, 2, 1, 2</column>
<column name="fft_kernel_modu_M_i_write">9, 2, 1, 2</column>
<column name="fft_kernel_modu_M_r_blk_n">9, 2, 1, 2</column>
<column name="fft_kernel_modu_M_r_write">9, 2, 1, 2</column>
<column name="r_reg_74">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">108, 0, 108, 0</column>
<column name="c_2_reg_221">9, 0, 9, 0</column>
<column name="c_reg_85">9, 0, 9, 0</column>
<column name="fft_kernel_M_imag_r_reg_231">32, 0, 32, 0</column>
<column name="fft_kernel_M_real_r_reg_226">32, 0, 32, 0</column>
<column name="grp_pow_generic_double_s_fu_125_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pow_generic_double_s_fu_96_ap_start_reg">1, 0, 1, 0</column>
<column name="r_2_reg_213">9, 0, 9, 0</column>
<column name="r_reg_74">9, 0, 9, 0</column>
<column name="tmp_39_reg_261">64, 0, 64, 0</column>
<column name="tmp_i1_reg_251">64, 0, 64, 0</column>
<column name="tmp_i_reg_246">64, 0, 64, 0</column>
<column name="tmp_s_reg_256">64, 0, 64, 0</column>
<column name="x_assign_1_reg_241">64, 0, 64, 0</column>
<column name="x_assign_reg_236">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_modulus, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_modulus, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_modulus, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_modulus, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_modulus, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_modulus, return value</column>
<column name="fft_kernel_M_real_dout">in, 32, ap_fifo, fft_kernel_M_real, pointer</column>
<column name="fft_kernel_M_real_empty_n">in, 1, ap_fifo, fft_kernel_M_real, pointer</column>
<column name="fft_kernel_M_real_read">out, 1, ap_fifo, fft_kernel_M_real, pointer</column>
<column name="fft_kernel_M_imag_dout">in, 32, ap_fifo, fft_kernel_M_imag, pointer</column>
<column name="fft_kernel_M_imag_empty_n">in, 1, ap_fifo, fft_kernel_M_imag, pointer</column>
<column name="fft_kernel_M_imag_read">out, 1, ap_fifo, fft_kernel_M_imag, pointer</column>
<column name="fft_kernel_modu_M_r_din">out, 32, ap_fifo, fft_kernel_modu_M_r, pointer</column>
<column name="fft_kernel_modu_M_r_full_n">in, 1, ap_fifo, fft_kernel_modu_M_r, pointer</column>
<column name="fft_kernel_modu_M_r_write">out, 1, ap_fifo, fft_kernel_modu_M_r, pointer</column>
<column name="fft_kernel_modu_M_i_din">out, 32, ap_fifo, fft_kernel_modu_M_i, pointer</column>
<column name="fft_kernel_modu_M_i_full_n">in, 1, ap_fifo, fft_kernel_modu_M_i, pointer</column>
<column name="fft_kernel_modu_M_i_write">out, 1, ap_fifo, fft_kernel_modu_M_i, pointer</column>
</table>
</item>
</section>
</profile>
