//  Catapult Ultra Synthesis 10.4b/841621 (Production Release) Thu Oct 24 17:20:07 PDT 2019
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2019, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux skavya@caddy09 3.10.0-1062.9.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.4_2.0, HLS_PKGS v23.4_2.0, 
//                       SIF_TOOLKITS v23.4_2.0, SIF_XILINX v23.4_2.0, 
//                       SIF_ALTERA v23.4_2.0, CCS_LIBS v23.4_2.0, 
//                       CDS_PPRO v10.3a_3, CDS_DesigChecker v10.4b, 
//                       CDS_OASYS v19.1_2.4, CDS_PSR v19.1_1.16, 
//                       DesignPad v2.78_1.0
//  
//  Start time Fri Feb 21 11:22:28 2020
# -------------------------------------------------
# Logging session transcript to file "/tmp/log10461142ba6dd.0"
flow package require MemGen
# 10.0.0
# Warning: MemoryGenerator_Seed FILES GIVEN
# Warning: MemoryGenerator_Seed MAKING BLANK LIB
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
flow run /MemGen/MemoryGenerator_BuildLibWithTempDir {RTLTOOL DesignCompiler VENDOR * TECHNOLOGY * OUTPUT_DIR /home/users/skavya/ee272/ee272-hw5/temp MODULE sram_32_128_freepdk45 LIBRARY sram_32_128_freepdk45_TT_1p1V_25C_lib WIDTH 32.0 DEPTH 128.0 AREA 14579.75895 RDWRRESOLUTION UNKNOWN READLATENCY 1 WRITELATENCY 1 TIMEUNIT 1ns READDELAY 0.0 WRITEDELAY 0.1 INPUTDELAY 0.01 INITDELAY 1 VHDLARRAYPATH {} VERILOGARRAYPATH {} FILES {{FILENAME /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45.v FILETYPE Verilog MODELTYPE generic PARSE 0 PATHTYPE copy STATICFILE 1 VHDL_LIB_MAPS work} {FILENAME /home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib FILETYPE Liberty MODELTYPE synthesis PARSE 1 PATHTYPE copy STATICFILE 1 VHDL_LIB_MAPS work}} PARAMETERS {} PORTS {{NAME port_0 MODE ReadWrite}} PINMAPS {{PHYPIN din0 LOGPIN DATA_IN DIRECTION in WIDTH 32.0 PHASE {} DEFAULT {} PORTS port_0} {PHYPIN dout0 LOGPIN DATA_OUT DIRECTION out WIDTH 32.0 PHASE {} DEFAULT {} PORTS port_0} {PHYPIN addr0 LOGPIN ADDRESS DIRECTION in WIDTH 7.0 PHASE {} DEFAULT {} PORTS port_0} {PHYPIN csb0 LOGPIN CHIP_SELECT DIRECTION in WIDTH 1.0 PHASE 0 DEFAULT {} PORTS {}} {PHYPIN web0 LOGPIN WRITE_ENABLE DIRECTION in WIDTH 1.0 PHASE 0 DEFAULT {} PORTS port_0} {PHYPIN clk0 LOGPIN CLOCK DIRECTION in WIDTH 1.0 PHASE 1 DEFAULT {} PORTS port_0}}} /home/users/skavya/ee272/ee272-hw5/temp/memgen_sram_32_128_freepdk45_TT_1p1V_25C_lib_DesignCompiler_1582313076
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
# Warning: MemoryGenerator_Seed FILES GIVEN
# Warning: MemoryGenerator_Seed MAKING BLANK LIB
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
# Loading technology library from Liberty file '/home/users/skavya/ee272/ee272-hw5/temp/sram_32_128_freepdk45_TT_1p1V_25C.lib'... (LIB-138)
# Copying file sram_32_128_freepdk45.v...
# Copying file sram_32_128_freepdk45_TT_1p1V_25C.lib...
# Info: Generating SystemC models
# Info: Writing systemC model of 'sram_32_128_freepdk45' to '/home/users/skavya/ee272/ee272-hw5/temp/memgen_sram_32_128_freepdk45_TT_1p1V_25C_lib_DesignCompiler_1582313076/sram_32_128_freepdk45.h' (MGEN-14)
# Writing component library 'sram_32_128_freepdk45_TT_1p1V_25C_lib' (license: LIBRARY_BUILDER=catapultlbcustom)... (LIB-51)
# Component library written to '/home/users/skavya/ee272/ee272-hw5/temp/memgen_sram_32_128_freepdk45_TT_1p1V_25C_lib_DesignCompiler_1582313076/sram_32_128_freepdk45_TT_1p1V_25C_lib.lib' (LIB-52)
# Memory generation complete.  Files moved to output directory '/home/users/skavya/ee272/ee272-hw5/temp'.
solution file add ../../ee272-hw4-solution/src/Conv.cpp -exclude true
# /INPUTFILES/1
solution file set /home/users/skavya/ee272/ee272-hw4-solution/src/Conv.cpp -exclude false
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/users/skavya/ee272/ee272-hw5/temp/catapult.log"
# Front End called with arguments: -- /home/users/skavya/ee272/ee272-hw4-solution/src/Conv.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: /usr/include/gnu/stubs.h(7): cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.14 seconds, memory usage 1331240kB, peak memory usage 1331240kB (SOL-9)
# Error: go analyze: Failed analyze
