===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1905 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2476 ( 16.1%)    0.2476 ( 20.8%)  FIR Parser
    1.0086 ( 65.6%)    0.6617 ( 55.6%)  'firrtl.circuit' Pipeline
    0.1221 (  7.9%)    0.0646 (  5.4%)    'firrtl.module' Pipeline
    0.1067 (  6.9%)    0.0561 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0154 (  1.0%)    0.0084 (  0.7%)      LowerCHIRRTLPass
    0.0136 (  0.9%)    0.0136 (  1.1%)    InferWidths
    0.0525 (  3.4%)    0.0525 (  4.4%)    InferResets
    0.0020 (  0.1%)    0.0020 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0026 (  0.2%)    0.0026 (  0.2%)    PrefixModules
    0.0600 (  3.9%)    0.0600 (  5.0%)    LowerFIRRTLTypes
    0.5885 ( 38.3%)    0.2990 ( 25.1%)    'firrtl.module' Pipeline
    0.0812 (  5.3%)    0.0425 (  3.6%)      ExpandWhens
    0.0020 (  0.1%)    0.0010 (  0.1%)      RemoveResets
    0.5052 ( 32.9%)    0.2555 ( 21.5%)      Canonicalizer
    0.0205 (  1.3%)    0.0205 (  1.7%)    Inliner
    0.0301 (  2.0%)    0.0301 (  2.5%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1063 (  6.9%)    0.1063 (  8.9%)    'firrtl.module' Pipeline
    0.1063 (  6.9%)    0.1063 (  8.9%)      Canonicalizer
    0.0090 (  0.6%)    0.0090 (  0.8%)    CreateSiFiveMetadata
    0.0031 (  0.2%)    0.0031 (  0.3%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0847 (  5.5%)    0.0847 (  7.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1229 (  8.0%)    0.1229 ( 10.3%)  'hw.module' Pipeline
    0.0144 (  0.9%)    0.0144 (  1.2%)    HWCleanup
    0.0293 (  1.9%)    0.0293 (  2.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0640 (  4.2%)    0.0640 (  5.4%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0143 (  0.9%)    0.0143 (  1.2%)    PrettifyVerilog
    0.0725 (  4.7%)    0.0725 (  6.1%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5374 (100.0%)    1.1905 (100.0%)  Total

{
  totalTime: 1.201,
  maxMemory: 67817472
}
