set_max_delay 10 -fall -from [get_ports clk*] -rise_from {clk1 clk2} -fall_from adder1 -through and1 -rise_through adder1 -fall_through pin* -to [get_clocks {core_clk}] -rise_to ff* -ignore_clock_latency -reset_path
