
STM32F303CoreWirelessRecieve.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003544  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080036cc  080036cc  000136cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003714  08003714  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003714  08003714  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003714  08003714  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003718  08003718  00013718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800371c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  2000000c  08003728  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08003728  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad01  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019fa  00000000  00000000  0002ad3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0002c738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006b8  00000000  00000000  0002ce88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b815  00000000  00000000  0002d540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a249  00000000  00000000  00048d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000976bc  00000000  00000000  00052f9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ea65a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c5c  00000000  00000000  000ea6b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080036b4 	.word	0x080036b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080036b4 	.word	0x080036b4

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa5b 	bl	8000688 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f833 	bl	800023c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8fb 	bl	80003d0 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 80001da:	f000 f8c5 	bl	8000368 <_ZL19MX_USART2_UART_Initv>
  MX_USART1_UART_Init();
 80001de:	f000 f88f 	bl	8000300 <_ZL19MX_USART1_UART_Initv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart1, &byte, 1);
 80001e2:	2201      	movs	r2, #1
 80001e4:	4911      	ldr	r1, [pc, #68]	; (800022c <main+0x64>)
 80001e6:	4812      	ldr	r0, [pc, #72]	; (8000230 <main+0x68>)
 80001e8:	f002 f8ea 	bl	80023c0 <HAL_UART_Receive_IT>
  uint32_t  last_processed_time = HAL_GetTick();
 80001ec:	f000 faa6 	bl	800073c <HAL_GetTick>
 80001f0:	6078      	str	r0, [r7, #4]
  while (1)
  {
	  if(HAL_GetTick() - last_processed_time > 500){
 80001f2:	f000 faa3 	bl	800073c <HAL_GetTick>
 80001f6:	4602      	mov	r2, r0
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	1ad3      	subs	r3, r2, r3
 80001fc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000200:	bf8c      	ite	hi
 8000202:	2301      	movhi	r3, #1
 8000204:	2300      	movls	r3, #0
 8000206:	b2db      	uxtb	r3, r3
 8000208:	2b00      	cmp	r3, #0
 800020a:	d0f2      	beq.n	80001f2 <main+0x2a>
		  HAL_UART_Transmit(&huart1, tx_data, sizeof(tx_data), 10);
 800020c:	230a      	movs	r3, #10
 800020e:	220f      	movs	r2, #15
 8000210:	4908      	ldr	r1, [pc, #32]	; (8000234 <main+0x6c>)
 8000212:	4807      	ldr	r0, [pc, #28]	; (8000230 <main+0x68>)
 8000214:	f002 f84a 	bl	80022ac <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, tx_data, sizeof(tx_data), 10);
 8000218:	230a      	movs	r3, #10
 800021a:	220f      	movs	r2, #15
 800021c:	4905      	ldr	r1, [pc, #20]	; (8000234 <main+0x6c>)
 800021e:	4806      	ldr	r0, [pc, #24]	; (8000238 <main+0x70>)
 8000220:	f002 f844 	bl	80022ac <HAL_UART_Transmit>
		  last_processed_time = HAL_GetTick();
 8000224:	f000 fa8a 	bl	800073c <HAL_GetTick>
 8000228:	6078      	str	r0, [r7, #4]
	  if(HAL_GetTick() - last_processed_time > 500){
 800022a:	e7e2      	b.n	80001f2 <main+0x2a>
 800022c:	20000138 	.word	0x20000138
 8000230:	20000028 	.word	0x20000028
 8000234:	080036cc 	.word	0x080036cc
 8000238:	200000b0 	.word	0x200000b0

0800023c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b096      	sub	sp, #88	; 0x58
 8000240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000242:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000246:	2228      	movs	r2, #40	; 0x28
 8000248:	2100      	movs	r1, #0
 800024a:	4618      	mov	r0, r3
 800024c:	f003 fa2a 	bl	80036a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	f107 031c 	add.w	r3, r7, #28
 8000254:	2200      	movs	r2, #0
 8000256:	601a      	str	r2, [r3, #0]
 8000258:	605a      	str	r2, [r3, #4]
 800025a:	609a      	str	r2, [r3, #8]
 800025c:	60da      	str	r2, [r3, #12]
 800025e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	60da      	str	r2, [r3, #12]
 800026c:	611a      	str	r2, [r3, #16]
 800026e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000270:	2302      	movs	r3, #2
 8000272:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000274:	2301      	movs	r3, #1
 8000276:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000278:	2310      	movs	r3, #16
 800027a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800027c:	2300      	movs	r3, #0
 800027e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000280:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000284:	4618      	mov	r0, r3
 8000286:	f000 fd5f 	bl	8000d48 <HAL_RCC_OscConfig>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	bf14      	ite	ne
 8000290:	2301      	movne	r3, #1
 8000292:	2300      	moveq	r3, #0
 8000294:	b2db      	uxtb	r3, r3
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800029a:	f000 f8dd 	bl	8000458 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029e:	230f      	movs	r3, #15
 80002a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a2:	2300      	movs	r3, #0
 80002a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a6:	2300      	movs	r3, #0
 80002a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002aa:	2300      	movs	r3, #0
 80002ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ae:	2300      	movs	r3, #0
 80002b0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b2:	f107 031c 	add.w	r3, r7, #28
 80002b6:	2100      	movs	r1, #0
 80002b8:	4618      	mov	r0, r3
 80002ba:	f001 fc4d 	bl	8001b58 <HAL_RCC_ClockConfig>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	bf14      	ite	ne
 80002c4:	2301      	movne	r3, #1
 80002c6:	2300      	moveq	r3, #0
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80002ce:	f000 f8c3 	bl	8000458 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80002d2:	2301      	movs	r3, #1
 80002d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	4618      	mov	r0, r3
 80002de:	f001 fe71 	bl	8001fc4 <HAL_RCCEx_PeriphCLKConfig>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	bf14      	ite	ne
 80002e8:	2301      	movne	r3, #1
 80002ea:	2300      	moveq	r3, #0
 80002ec:	b2db      	uxtb	r3, r3
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80002f2:	f000 f8b1 	bl	8000458 <Error_Handler>
  }
}
 80002f6:	bf00      	nop
 80002f8:	3758      	adds	r7, #88	; 0x58
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
	...

08000300 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000304:	4b16      	ldr	r3, [pc, #88]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000306:	4a17      	ldr	r2, [pc, #92]	; (8000364 <_ZL19MX_USART1_UART_Initv+0x64>)
 8000308:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800030a:	4b15      	ldr	r3, [pc, #84]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 800030c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000310:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000312:	4b13      	ldr	r3, [pc, #76]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000318:	4b11      	ldr	r3, [pc, #68]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 800031a:	2200      	movs	r2, #0
 800031c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800031e:	4b10      	ldr	r3, [pc, #64]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000320:	2200      	movs	r2, #0
 8000322:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000324:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000326:	220c      	movs	r2, #12
 8000328:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032a:	4b0d      	ldr	r3, [pc, #52]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 800032c:	2200      	movs	r2, #0
 800032e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000330:	4b0b      	ldr	r3, [pc, #44]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000332:	2200      	movs	r2, #0
 8000334:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000336:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000338:	2200      	movs	r2, #0
 800033a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800033c:	4b08      	ldr	r3, [pc, #32]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 800033e:	2200      	movs	r2, #0
 8000340:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000342:	4807      	ldr	r0, [pc, #28]	; (8000360 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000344:	f001 ff64 	bl	8002210 <HAL_UART_Init>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	bf14      	ite	ne
 800034e:	2301      	movne	r3, #1
 8000350:	2300      	moveq	r3, #0
 8000352:	b2db      	uxtb	r3, r3
 8000354:	2b00      	cmp	r3, #0
 8000356:	d001      	beq.n	800035c <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 8000358:	f000 f87e 	bl	8000458 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800035c:	bf00      	nop
 800035e:	bd80      	pop	{r7, pc}
 8000360:	20000028 	.word	0x20000028
 8000364:	40013800 	.word	0x40013800

08000368 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800036c:	4b16      	ldr	r3, [pc, #88]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 800036e:	4a17      	ldr	r2, [pc, #92]	; (80003cc <_ZL19MX_USART2_UART_Initv+0x64>)
 8000370:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000372:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000374:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000378:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800037a:	4b13      	ldr	r3, [pc, #76]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 800037c:	2200      	movs	r2, #0
 800037e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000382:	2200      	movs	r2, #0
 8000384:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000386:	4b10      	ldr	r3, [pc, #64]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000388:	2200      	movs	r2, #0
 800038a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800038c:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 800038e:	220c      	movs	r2, #12
 8000390:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000392:	4b0d      	ldr	r3, [pc, #52]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000394:	2200      	movs	r2, #0
 8000396:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000398:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 800039a:	2200      	movs	r2, #0
 800039c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800039e:	4b0a      	ldr	r3, [pc, #40]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003a4:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003aa:	4807      	ldr	r0, [pc, #28]	; (80003c8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80003ac:	f001 ff30 	bl	8002210 <HAL_UART_Init>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	bf14      	ite	ne
 80003b6:	2301      	movne	r3, #1
 80003b8:	2300      	moveq	r3, #0
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 80003c0:	f000 f84a 	bl	8000458 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003c4:	bf00      	nop
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	200000b0 	.word	0x200000b0
 80003cc:	40004400 	.word	0x40004400

080003d0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <_ZL12MX_GPIO_Initv+0x44>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <_ZL12MX_GPIO_Initv+0x44>)
 80003dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003e0:	6153      	str	r3, [r2, #20]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <_ZL12MX_GPIO_Initv+0x44>)
 80003e4:	695b      	ldr	r3, [r3, #20]
 80003e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ee:	4b09      	ldr	r3, [pc, #36]	; (8000414 <_ZL12MX_GPIO_Initv+0x44>)
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	4a08      	ldr	r2, [pc, #32]	; (8000414 <_ZL12MX_GPIO_Initv+0x44>)
 80003f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003f8:	6153      	str	r3, [r2, #20]
 80003fa:	4b06      	ldr	r3, [pc, #24]	; (8000414 <_ZL12MX_GPIO_Initv+0x44>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000402:	603b      	str	r3, [r7, #0]
 8000404:	683b      	ldr	r3, [r7, #0]

}
 8000406:	bf00      	nop
 8000408:	370c      	adds	r7, #12
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
 8000412:	bf00      	nop
 8000414:	40021000 	.word	0x40021000

08000418 <HAL_UART_RxCpltCallback>:


const uint8_t tx_ddata[] = "\r\nR: ";
/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a08      	ldr	r2, [pc, #32]	; (8000448 <HAL_UART_RxCpltCallback+0x30>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d10a      	bne.n	8000440 <HAL_UART_RxCpltCallback+0x28>
  {
//    HAL_UART_Transmit(&huart2, &tx_ddata, sizeof(tx_ddata), 100);
    HAL_UART_Transmit(&huart2, &byte, sizeof(byte), 100);
 800042a:	2364      	movs	r3, #100	; 0x64
 800042c:	2201      	movs	r2, #1
 800042e:	4907      	ldr	r1, [pc, #28]	; (800044c <HAL_UART_RxCpltCallback+0x34>)
 8000430:	4807      	ldr	r0, [pc, #28]	; (8000450 <HAL_UART_RxCpltCallback+0x38>)
 8000432:	f001 ff3b 	bl	80022ac <HAL_UART_Transmit>

    HAL_UART_Receive_IT(&huart1, &byte, 1);
 8000436:	2201      	movs	r2, #1
 8000438:	4904      	ldr	r1, [pc, #16]	; (800044c <HAL_UART_RxCpltCallback+0x34>)
 800043a:	4806      	ldr	r0, [pc, #24]	; (8000454 <HAL_UART_RxCpltCallback+0x3c>)
 800043c:	f001 ffc0 	bl	80023c0 <HAL_UART_Receive_IT>
  }
}
 8000440:	bf00      	nop
 8000442:	3708      	adds	r7, #8
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	40013800 	.word	0x40013800
 800044c:	20000138 	.word	0x20000138
 8000450:	200000b0 	.word	0x200000b0
 8000454:	20000028 	.word	0x20000028

08000458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800045c:	b672      	cpsid	i
}
 800045e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000460:	e7fe      	b.n	8000460 <Error_Handler+0x8>
	...

08000464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046a:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <HAL_MspInit+0x44>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	4a0e      	ldr	r2, [pc, #56]	; (80004a8 <HAL_MspInit+0x44>)
 8000470:	f043 0301 	orr.w	r3, r3, #1
 8000474:	6193      	str	r3, [r2, #24]
 8000476:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <HAL_MspInit+0x44>)
 8000478:	699b      	ldr	r3, [r3, #24]
 800047a:	f003 0301 	and.w	r3, r3, #1
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000482:	4b09      	ldr	r3, [pc, #36]	; (80004a8 <HAL_MspInit+0x44>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	4a08      	ldr	r2, [pc, #32]	; (80004a8 <HAL_MspInit+0x44>)
 8000488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800048c:	61d3      	str	r3, [r2, #28]
 800048e:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <HAL_MspInit+0x44>)
 8000490:	69db      	ldr	r3, [r3, #28]
 8000492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000496:	603b      	str	r3, [r7, #0]
 8000498:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000

080004ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b08c      	sub	sp, #48	; 0x30
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b4:	f107 031c 	add.w	r3, r7, #28
 80004b8:	2200      	movs	r2, #0
 80004ba:	601a      	str	r2, [r3, #0]
 80004bc:	605a      	str	r2, [r3, #4]
 80004be:	609a      	str	r2, [r3, #8]
 80004c0:	60da      	str	r2, [r3, #12]
 80004c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a34      	ldr	r2, [pc, #208]	; (800059c <HAL_UART_MspInit+0xf0>)
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d132      	bne.n	8000534 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004ce:	4b34      	ldr	r3, [pc, #208]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	4a33      	ldr	r2, [pc, #204]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 80004d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004d8:	6193      	str	r3, [r2, #24]
 80004da:	4b31      	ldr	r3, [pc, #196]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004e2:	61bb      	str	r3, [r7, #24]
 80004e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e6:	4b2e      	ldr	r3, [pc, #184]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	4a2d      	ldr	r2, [pc, #180]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 80004ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004f0:	6153      	str	r3, [r2, #20]
 80004f2:	4b2b      	ldr	r3, [pc, #172]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004fa:	617b      	str	r3, [r7, #20]
 80004fc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80004fe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000504:	2302      	movs	r3, #2
 8000506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000508:	2300      	movs	r3, #0
 800050a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800050c:	2303      	movs	r3, #3
 800050e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000510:	2307      	movs	r3, #7
 8000512:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000514:	f107 031c 	add.w	r3, r7, #28
 8000518:	4619      	mov	r1, r3
 800051a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800051e:	f000 faa1 	bl	8000a64 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000522:	2200      	movs	r2, #0
 8000524:	2100      	movs	r1, #0
 8000526:	2025      	movs	r0, #37	; 0x25
 8000528:	f000 f9ef 	bl	800090a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800052c:	2025      	movs	r0, #37	; 0x25
 800052e:	f000 fa08 	bl	8000942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000532:	e02e      	b.n	8000592 <HAL_UART_MspInit+0xe6>
  else if(huart->Instance==USART2)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a1a      	ldr	r2, [pc, #104]	; (80005a4 <HAL_UART_MspInit+0xf8>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d129      	bne.n	8000592 <HAL_UART_MspInit+0xe6>
    __HAL_RCC_USART2_CLK_ENABLE();
 800053e:	4b18      	ldr	r3, [pc, #96]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	4a17      	ldr	r2, [pc, #92]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 8000544:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000548:	61d3      	str	r3, [r2, #28]
 800054a:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000552:	613b      	str	r3, [r7, #16]
 8000554:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	4b12      	ldr	r3, [pc, #72]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	4a11      	ldr	r2, [pc, #68]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 800055c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000560:	6153      	str	r3, [r2, #20]
 8000562:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <HAL_UART_MspInit+0xf4>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800056a:	60fb      	str	r3, [r7, #12]
 800056c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800056e:	f248 0304 	movw	r3, #32772	; 0x8004
 8000572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000574:	2302      	movs	r3, #2
 8000576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000578:	2300      	movs	r3, #0
 800057a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800057c:	2303      	movs	r3, #3
 800057e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000580:	2307      	movs	r3, #7
 8000582:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000584:	f107 031c 	add.w	r3, r7, #28
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800058e:	f000 fa69 	bl	8000a64 <HAL_GPIO_Init>
}
 8000592:	bf00      	nop
 8000594:	3730      	adds	r7, #48	; 0x30
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40013800 	.word	0x40013800
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40004400 	.word	0x40004400

080005a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005ac:	e7fe      	b.n	80005ac <NMI_Handler+0x4>

080005ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ae:	b480      	push	{r7}
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b2:	e7fe      	b.n	80005b2 <HardFault_Handler+0x4>

080005b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b8:	e7fe      	b.n	80005b8 <MemManage_Handler+0x4>

080005ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005ba:	b480      	push	{r7}
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005be:	e7fe      	b.n	80005be <BusFault_Handler+0x4>

080005c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <UsageFault_Handler+0x4>

080005c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ca:	bf00      	nop
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr

080005e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e2:	b480      	push	{r7}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f4:	f000 f88e 	bl	8000714 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}

080005fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000600:	4802      	ldr	r0, [pc, #8]	; (800060c <USART1_IRQHandler+0x10>)
 8000602:	f001 ff21 	bl	8002448 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20000028 	.word	0x20000028

08000610 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <SystemInit+0x20>)
 8000616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800061a:	4a05      	ldr	r2, [pc, #20]	; (8000630 <SystemInit+0x20>)
 800061c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000620:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000634:	f8df d034 	ldr.w	sp, [pc, #52]	; 800066c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000638:	f7ff ffea 	bl	8000610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800063c:	480c      	ldr	r0, [pc, #48]	; (8000670 <LoopForever+0x6>)
  ldr r1, =_edata
 800063e:	490d      	ldr	r1, [pc, #52]	; (8000674 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000640:	4a0d      	ldr	r2, [pc, #52]	; (8000678 <LoopForever+0xe>)
  movs r3, #0
 8000642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000644:	e002      	b.n	800064c <LoopCopyDataInit>

08000646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800064a:	3304      	adds	r3, #4

0800064c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800064c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000650:	d3f9      	bcc.n	8000646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000652:	4a0a      	ldr	r2, [pc, #40]	; (800067c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000654:	4c0a      	ldr	r4, [pc, #40]	; (8000680 <LoopForever+0x16>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000658:	e001      	b.n	800065e <LoopFillZerobss>

0800065a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800065a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800065c:	3204      	adds	r2, #4

0800065e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000660:	d3fb      	bcc.n	800065a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000662:	f002 fffb 	bl	800365c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000666:	f7ff fdaf 	bl	80001c8 <main>

0800066a <LoopForever>:

LoopForever:
    b LoopForever
 800066a:	e7fe      	b.n	800066a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800066c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000674:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000678:	0800371c 	.word	0x0800371c
  ldr r2, =_sbss
 800067c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000680:	20000140 	.word	0x20000140

08000684 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000684:	e7fe      	b.n	8000684 <ADC1_2_IRQHandler>
	...

08000688 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800068c:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <HAL_Init+0x28>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a07      	ldr	r2, [pc, #28]	; (80006b0 <HAL_Init+0x28>)
 8000692:	f043 0310 	orr.w	r3, r3, #16
 8000696:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000698:	2003      	movs	r0, #3
 800069a:	f000 f92b 	bl	80008f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800069e:	2000      	movs	r0, #0
 80006a0:	f000 f808 	bl	80006b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a4:	f7ff fede 	bl	8000464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40022000 	.word	0x40022000

080006b4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006bc:	4b12      	ldr	r3, [pc, #72]	; (8000708 <HAL_InitTick+0x54>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <HAL_InitTick+0x58>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	4619      	mov	r1, r3
 80006c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 f943 	bl	800095e <HAL_SYSTICK_Config>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006de:	2301      	movs	r3, #1
 80006e0:	e00e      	b.n	8000700 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2b0f      	cmp	r3, #15
 80006e6:	d80a      	bhi.n	80006fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e8:	2200      	movs	r2, #0
 80006ea:	6879      	ldr	r1, [r7, #4]
 80006ec:	f04f 30ff 	mov.w	r0, #4294967295
 80006f0:	f000 f90b 	bl	800090a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f4:	4a06      	ldr	r2, [pc, #24]	; (8000710 <HAL_InitTick+0x5c>)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006fa:	2300      	movs	r3, #0
 80006fc:	e000      	b.n	8000700 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006fe:	2301      	movs	r3, #1
}
 8000700:	4618      	mov	r0, r3
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000000 	.word	0x20000000
 800070c:	20000008 	.word	0x20000008
 8000710:	20000004 	.word	0x20000004

08000714 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <HAL_IncTick+0x20>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	461a      	mov	r2, r3
 800071e:	4b06      	ldr	r3, [pc, #24]	; (8000738 <HAL_IncTick+0x24>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4413      	add	r3, r2
 8000724:	4a04      	ldr	r2, [pc, #16]	; (8000738 <HAL_IncTick+0x24>)
 8000726:	6013      	str	r3, [r2, #0]
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	20000008 	.word	0x20000008
 8000738:	2000013c 	.word	0x2000013c

0800073c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <HAL_GetTick+0x14>)
 8000742:	681b      	ldr	r3, [r3, #0]
}
 8000744:	4618      	mov	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	2000013c 	.word	0x2000013c

08000754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f003 0307 	and.w	r3, r3, #7
 8000762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <__NVIC_SetPriorityGrouping+0x44>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000770:	4013      	ands	r3, r2
 8000772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800077c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000786:	4a04      	ldr	r2, [pc, #16]	; (8000798 <__NVIC_SetPriorityGrouping+0x44>)
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	60d3      	str	r3, [r2, #12]
}
 800078c:	bf00      	nop
 800078e:	3714      	adds	r7, #20
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <__NVIC_GetPriorityGrouping+0x18>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	f003 0307 	and.w	r3, r3, #7
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	db0b      	blt.n	80007e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	f003 021f 	and.w	r2, r3, #31
 80007d0:	4907      	ldr	r1, [pc, #28]	; (80007f0 <__NVIC_EnableIRQ+0x38>)
 80007d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d6:	095b      	lsrs	r3, r3, #5
 80007d8:	2001      	movs	r0, #1
 80007da:	fa00 f202 	lsl.w	r2, r0, r2
 80007de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	e000e100 	.word	0xe000e100

080007f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	6039      	str	r1, [r7, #0]
 80007fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000804:	2b00      	cmp	r3, #0
 8000806:	db0a      	blt.n	800081e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	b2da      	uxtb	r2, r3
 800080c:	490c      	ldr	r1, [pc, #48]	; (8000840 <__NVIC_SetPriority+0x4c>)
 800080e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000812:	0112      	lsls	r2, r2, #4
 8000814:	b2d2      	uxtb	r2, r2
 8000816:	440b      	add	r3, r1
 8000818:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800081c:	e00a      	b.n	8000834 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	b2da      	uxtb	r2, r3
 8000822:	4908      	ldr	r1, [pc, #32]	; (8000844 <__NVIC_SetPriority+0x50>)
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	f003 030f 	and.w	r3, r3, #15
 800082a:	3b04      	subs	r3, #4
 800082c:	0112      	lsls	r2, r2, #4
 800082e:	b2d2      	uxtb	r2, r2
 8000830:	440b      	add	r3, r1
 8000832:	761a      	strb	r2, [r3, #24]
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	e000e100 	.word	0xe000e100
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000848:	b480      	push	{r7}
 800084a:	b089      	sub	sp, #36	; 0x24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	f1c3 0307 	rsb	r3, r3, #7
 8000862:	2b04      	cmp	r3, #4
 8000864:	bf28      	it	cs
 8000866:	2304      	movcs	r3, #4
 8000868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3304      	adds	r3, #4
 800086e:	2b06      	cmp	r3, #6
 8000870:	d902      	bls.n	8000878 <NVIC_EncodePriority+0x30>
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	3b03      	subs	r3, #3
 8000876:	e000      	b.n	800087a <NVIC_EncodePriority+0x32>
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	f04f 32ff 	mov.w	r2, #4294967295
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	43da      	mvns	r2, r3
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	401a      	ands	r2, r3
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000890:	f04f 31ff 	mov.w	r1, #4294967295
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	fa01 f303 	lsl.w	r3, r1, r3
 800089a:	43d9      	mvns	r1, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a0:	4313      	orrs	r3, r2
         );
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3724      	adds	r7, #36	; 0x24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
	...

080008b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	3b01      	subs	r3, #1
 80008bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008c0:	d301      	bcc.n	80008c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008c2:	2301      	movs	r3, #1
 80008c4:	e00f      	b.n	80008e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008c6:	4a0a      	ldr	r2, [pc, #40]	; (80008f0 <SysTick_Config+0x40>)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3b01      	subs	r3, #1
 80008cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ce:	210f      	movs	r1, #15
 80008d0:	f04f 30ff 	mov.w	r0, #4294967295
 80008d4:	f7ff ff8e 	bl	80007f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d8:	4b05      	ldr	r3, [pc, #20]	; (80008f0 <SysTick_Config+0x40>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008de:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <SysTick_Config+0x40>)
 80008e0:	2207      	movs	r2, #7
 80008e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	e000e010 	.word	0xe000e010

080008f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f7ff ff29 	bl	8000754 <__NVIC_SetPriorityGrouping>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b086      	sub	sp, #24
 800090e:	af00      	add	r7, sp, #0
 8000910:	4603      	mov	r3, r0
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
 8000916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800091c:	f7ff ff3e 	bl	800079c <__NVIC_GetPriorityGrouping>
 8000920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	68b9      	ldr	r1, [r7, #8]
 8000926:	6978      	ldr	r0, [r7, #20]
 8000928:	f7ff ff8e 	bl	8000848 <NVIC_EncodePriority>
 800092c:	4602      	mov	r2, r0
 800092e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000932:	4611      	mov	r1, r2
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff ff5d 	bl	80007f4 <__NVIC_SetPriority>
}
 800093a:	bf00      	nop
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	4603      	mov	r3, r0
 800094a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800094c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ff31 	bl	80007b8 <__NVIC_EnableIRQ>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff ffa2 	bl	80008b0 <SysTick_Config>
 800096c:	4603      	mov	r3, r0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000984:	2b02      	cmp	r3, #2
 8000986:	d008      	beq.n	800099a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2204      	movs	r2, #4
 800098c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000996:	2301      	movs	r3, #1
 8000998:	e020      	b.n	80009dc <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f022 020e 	bic.w	r2, r2, #14
 80009a8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f022 0201 	bic.w	r2, r2, #1
 80009b8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009c2:	2101      	movs	r1, #1
 80009c4:	fa01 f202 	lsl.w	r2, r1, r2
 80009c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2201      	movs	r2, #1
 80009ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2200      	movs	r2, #0
 80009d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80009da:	2300      	movs	r3, #0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr

080009e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009f0:	2300      	movs	r3, #0
 80009f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009fa:	2b02      	cmp	r3, #2
 80009fc:	d005      	beq.n	8000a0a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2204      	movs	r2, #4
 8000a02:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000a04:	2301      	movs	r3, #1
 8000a06:	73fb      	strb	r3, [r7, #15]
 8000a08:	e027      	b.n	8000a5a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f022 020e 	bic.w	r2, r2, #14
 8000a18:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f022 0201 	bic.w	r2, r2, #1
 8000a28:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a32:	2101      	movs	r1, #1
 8000a34:	fa01 f202 	lsl.w	r2, r1, r2
 8000a38:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2200      	movs	r2, #0
 8000a46:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d003      	beq.n	8000a5a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	4798      	blx	r3
    } 
  }
  return status;
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b087      	sub	sp, #28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a72:	e14e      	b.n	8000d12 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	2101      	movs	r1, #1
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f000 8140 	beq.w	8000d0c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f003 0303 	and.w	r3, r3, #3
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d005      	beq.n	8000aa4 <HAL_GPIO_Init+0x40>
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0303 	and.w	r3, r3, #3
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d130      	bne.n	8000b06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	2203      	movs	r2, #3
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	43db      	mvns	r3, r3
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	4013      	ands	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	68da      	ldr	r2, [r3, #12]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac8:	693a      	ldr	r2, [r7, #16]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ada:	2201      	movs	r2, #1
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	091b      	lsrs	r3, r3, #4
 8000af0:	f003 0201 	and.w	r2, r3, #1
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f003 0303 	and.w	r3, r3, #3
 8000b0e:	2b03      	cmp	r3, #3
 8000b10:	d017      	beq.n	8000b42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43db      	mvns	r3, r3
 8000b24:	693a      	ldr	r2, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	689a      	ldr	r2, [r3, #8]
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 0303 	and.w	r3, r3, #3
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d123      	bne.n	8000b96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	08da      	lsrs	r2, r3, #3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	3208      	adds	r2, #8
 8000b56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	220f      	movs	r2, #15
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	691a      	ldr	r2, [r3, #16]
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	f003 0307 	and.w	r3, r3, #7
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	08da      	lsrs	r2, r3, #3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3208      	adds	r2, #8
 8000b90:	6939      	ldr	r1, [r7, #16]
 8000b92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f003 0203 	and.w	r2, r3, #3
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f000 809a 	beq.w	8000d0c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd8:	4b55      	ldr	r3, [pc, #340]	; (8000d30 <HAL_GPIO_Init+0x2cc>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	4a54      	ldr	r2, [pc, #336]	; (8000d30 <HAL_GPIO_Init+0x2cc>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6193      	str	r3, [r2, #24]
 8000be4:	4b52      	ldr	r3, [pc, #328]	; (8000d30 <HAL_GPIO_Init+0x2cc>)
 8000be6:	699b      	ldr	r3, [r3, #24]
 8000be8:	f003 0301 	and.w	r3, r3, #1
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bf0:	4a50      	ldr	r2, [pc, #320]	; (8000d34 <HAL_GPIO_Init+0x2d0>)
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	089b      	lsrs	r3, r3, #2
 8000bf6:	3302      	adds	r3, #2
 8000bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	f003 0303 	and.w	r3, r3, #3
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	220f      	movs	r2, #15
 8000c08:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	4013      	ands	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c1a:	d013      	beq.n	8000c44 <HAL_GPIO_Init+0x1e0>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4a46      	ldr	r2, [pc, #280]	; (8000d38 <HAL_GPIO_Init+0x2d4>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d00d      	beq.n	8000c40 <HAL_GPIO_Init+0x1dc>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a45      	ldr	r2, [pc, #276]	; (8000d3c <HAL_GPIO_Init+0x2d8>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d007      	beq.n	8000c3c <HAL_GPIO_Init+0x1d8>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a44      	ldr	r2, [pc, #272]	; (8000d40 <HAL_GPIO_Init+0x2dc>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d101      	bne.n	8000c38 <HAL_GPIO_Init+0x1d4>
 8000c34:	2303      	movs	r3, #3
 8000c36:	e006      	b.n	8000c46 <HAL_GPIO_Init+0x1e2>
 8000c38:	2305      	movs	r3, #5
 8000c3a:	e004      	b.n	8000c46 <HAL_GPIO_Init+0x1e2>
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	e002      	b.n	8000c46 <HAL_GPIO_Init+0x1e2>
 8000c40:	2301      	movs	r3, #1
 8000c42:	e000      	b.n	8000c46 <HAL_GPIO_Init+0x1e2>
 8000c44:	2300      	movs	r3, #0
 8000c46:	697a      	ldr	r2, [r7, #20]
 8000c48:	f002 0203 	and.w	r2, r2, #3
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	4093      	lsls	r3, r2
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c56:	4937      	ldr	r1, [pc, #220]	; (8000d34 <HAL_GPIO_Init+0x2d0>)
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	089b      	lsrs	r3, r3, #2
 8000c5c:	3302      	adds	r3, #2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c64:	4b37      	ldr	r3, [pc, #220]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	4013      	ands	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d003      	beq.n	8000c88 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c88:	4a2e      	ldr	r2, [pc, #184]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c8e:	4b2d      	ldr	r3, [pc, #180]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	43db      	mvns	r3, r3
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cb2:	4a24      	ldr	r2, [pc, #144]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000cb8:	4b22      	ldr	r3, [pc, #136]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d003      	beq.n	8000cdc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cdc:	4a19      	ldr	r2, [pc, #100]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ce2:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	43db      	mvns	r3, r3
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d003      	beq.n	8000d06 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d06:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <HAL_GPIO_Init+0x2e0>)
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	fa22 f303 	lsr.w	r3, r2, r3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	f47f aea9 	bne.w	8000a74 <HAL_GPIO_Init+0x10>
  }
}
 8000d22:	bf00      	nop
 8000d24:	bf00      	nop
 8000d26:	371c      	adds	r7, #28
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40010000 	.word	0x40010000
 8000d38:	48000400 	.word	0x48000400
 8000d3c:	48000800 	.word	0x48000800
 8000d40:	48000c00 	.word	0x48000c00
 8000d44:	40010400 	.word	0x40010400

08000d48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d102      	bne.n	8000d62 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	f000 bef4 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	f000 816a 	beq.w	8001046 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d72:	4bb3      	ldr	r3, [pc, #716]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	f003 030c 	and.w	r3, r3, #12
 8000d7a:	2b04      	cmp	r3, #4
 8000d7c:	d00c      	beq.n	8000d98 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d7e:	4bb0      	ldr	r3, [pc, #704]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 030c 	and.w	r3, r3, #12
 8000d86:	2b08      	cmp	r3, #8
 8000d88:	d159      	bne.n	8000e3e <HAL_RCC_OscConfig+0xf6>
 8000d8a:	4bad      	ldr	r3, [pc, #692]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d96:	d152      	bne.n	8000e3e <HAL_RCC_OscConfig+0xf6>
 8000d98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d9c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000da4:	fa93 f3a3 	rbit	r3, r3
 8000da8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000dac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db0:	fab3 f383 	clz	r3, r3
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	095b      	lsrs	r3, r3, #5
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	f043 0301 	orr.w	r3, r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d102      	bne.n	8000dca <HAL_RCC_OscConfig+0x82>
 8000dc4:	4b9e      	ldr	r3, [pc, #632]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	e015      	b.n	8000df6 <HAL_RCC_OscConfig+0xae>
 8000dca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dce:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000dd6:	fa93 f3a3 	rbit	r3, r3
 8000dda:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000dde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000de6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000dea:	fa93 f3a3 	rbit	r3, r3
 8000dee:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000df2:	4b93      	ldr	r3, [pc, #588]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000df6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dfa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000dfe:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000e02:	fa92 f2a2 	rbit	r2, r2
 8000e06:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000e0a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	f042 0220 	orr.w	r2, r2, #32
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	f002 021f 	and.w	r2, r2, #31
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fa01 f202 	lsl.w	r2, r1, r2
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f000 810c 	beq.w	8001044 <HAL_RCC_OscConfig+0x2fc>
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f040 8106 	bne.w	8001044 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	f000 be86 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e48:	d106      	bne.n	8000e58 <HAL_RCC_OscConfig+0x110>
 8000e4a:	4b7d      	ldr	r3, [pc, #500]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a7c      	ldr	r2, [pc, #496]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e54:	6013      	str	r3, [r2, #0]
 8000e56:	e030      	b.n	8000eba <HAL_RCC_OscConfig+0x172>
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d10c      	bne.n	8000e7c <HAL_RCC_OscConfig+0x134>
 8000e62:	4b77      	ldr	r3, [pc, #476]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a76      	ldr	r2, [pc, #472]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	4b74      	ldr	r3, [pc, #464]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a73      	ldr	r2, [pc, #460]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e78:	6013      	str	r3, [r2, #0]
 8000e7a:	e01e      	b.n	8000eba <HAL_RCC_OscConfig+0x172>
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e86:	d10c      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x15a>
 8000e88:	4b6d      	ldr	r3, [pc, #436]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a6c      	ldr	r2, [pc, #432]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	4b6a      	ldr	r3, [pc, #424]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a69      	ldr	r2, [pc, #420]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	e00b      	b.n	8000eba <HAL_RCC_OscConfig+0x172>
 8000ea2:	4b67      	ldr	r3, [pc, #412]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a66      	ldr	r2, [pc, #408]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000ea8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	4b64      	ldr	r3, [pc, #400]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a63      	ldr	r2, [pc, #396]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000eb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eb8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000eba:	4b61      	ldr	r3, [pc, #388]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ebe:	f023 020f 	bic.w	r2, r3, #15
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	495d      	ldr	r1, [pc, #372]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d059      	beq.n	8000f8c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fc30 	bl	800073c <HAL_GetTick>
 8000edc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee0:	e00a      	b.n	8000ef8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ee2:	f7ff fc2b 	bl	800073c <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b64      	cmp	r3, #100	; 0x64
 8000ef0:	d902      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	f000 be29 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>
 8000ef8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000efc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f00:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000f04:	fa93 f3a3 	rbit	r3, r3
 8000f08:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000f0c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f10:	fab3 f383 	clz	r3, r3
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	095b      	lsrs	r3, r3, #5
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d102      	bne.n	8000f2a <HAL_RCC_OscConfig+0x1e2>
 8000f24:	4b46      	ldr	r3, [pc, #280]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	e015      	b.n	8000f56 <HAL_RCC_OscConfig+0x20e>
 8000f2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f2e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f32:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000f36:	fa93 f3a3 	rbit	r3, r3
 8000f3a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f42:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f46:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000f52:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f5a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000f5e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000f62:	fa92 f2a2 	rbit	r2, r2
 8000f66:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000f6a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000f6e:	fab2 f282 	clz	r2, r2
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	f042 0220 	orr.w	r2, r2, #32
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	f002 021f 	and.w	r2, r2, #31
 8000f7e:	2101      	movs	r1, #1
 8000f80:	fa01 f202 	lsl.w	r2, r1, r2
 8000f84:	4013      	ands	r3, r2
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d0ab      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x19a>
 8000f8a:	e05c      	b.n	8001046 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8c:	f7ff fbd6 	bl	800073c <HAL_GetTick>
 8000f90:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f94:	e00a      	b.n	8000fac <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f96:	f7ff fbd1 	bl	800073c <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b64      	cmp	r3, #100	; 0x64
 8000fa4:	d902      	bls.n	8000fac <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	f000 bdcf 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>
 8000fac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fb0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000fb8:	fa93 f3a3 	rbit	r3, r3
 8000fbc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000fc0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc4:	fab3 f383 	clz	r3, r3
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	095b      	lsrs	r3, r3, #5
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d102      	bne.n	8000fde <HAL_RCC_OscConfig+0x296>
 8000fd8:	4b19      	ldr	r3, [pc, #100]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	e015      	b.n	800100a <HAL_RCC_OscConfig+0x2c2>
 8000fde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fe2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000fea:	fa93 f3a3 	rbit	r3, r3
 8000fee:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ff2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ffa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <HAL_RCC_OscConfig+0x2f8>)
 8001008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800100e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001012:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001016:	fa92 f2a2 	rbit	r2, r2
 800101a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800101e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001022:	fab2 f282 	clz	r2, r2
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	f042 0220 	orr.w	r2, r2, #32
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	f002 021f 	and.w	r2, r2, #31
 8001032:	2101      	movs	r1, #1
 8001034:	fa01 f202 	lsl.w	r2, r1, r2
 8001038:	4013      	ands	r3, r2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1ab      	bne.n	8000f96 <HAL_RCC_OscConfig+0x24e>
 800103e:	e002      	b.n	8001046 <HAL_RCC_OscConfig+0x2fe>
 8001040:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 816f 	beq.w	8001334 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001056:	4bd0      	ldr	r3, [pc, #832]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 030c 	and.w	r3, r3, #12
 800105e:	2b00      	cmp	r3, #0
 8001060:	d00b      	beq.n	800107a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001062:	4bcd      	ldr	r3, [pc, #820]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 030c 	and.w	r3, r3, #12
 800106a:	2b08      	cmp	r3, #8
 800106c:	d16c      	bne.n	8001148 <HAL_RCC_OscConfig+0x400>
 800106e:	4bca      	ldr	r3, [pc, #808]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d166      	bne.n	8001148 <HAL_RCC_OscConfig+0x400>
 800107a:	2302      	movs	r3, #2
 800107c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001080:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001084:	fa93 f3a3 	rbit	r3, r3
 8001088:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800108c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001090:	fab3 f383 	clz	r3, r3
 8001094:	b2db      	uxtb	r3, r3
 8001096:	095b      	lsrs	r3, r3, #5
 8001098:	b2db      	uxtb	r3, r3
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d102      	bne.n	80010aa <HAL_RCC_OscConfig+0x362>
 80010a4:	4bbc      	ldr	r3, [pc, #752]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	e013      	b.n	80010d2 <HAL_RCC_OscConfig+0x38a>
 80010aa:	2302      	movs	r3, #2
 80010ac:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80010b4:	fa93 f3a3 	rbit	r3, r3
 80010b8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80010bc:	2302      	movs	r3, #2
 80010be:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80010c2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80010c6:	fa93 f3a3 	rbit	r3, r3
 80010ca:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80010ce:	4bb2      	ldr	r3, [pc, #712]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 80010d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d2:	2202      	movs	r2, #2
 80010d4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80010d8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80010dc:	fa92 f2a2 	rbit	r2, r2
 80010e0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80010e4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80010e8:	fab2 f282 	clz	r2, r2
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	f042 0220 	orr.w	r2, r2, #32
 80010f2:	b2d2      	uxtb	r2, r2
 80010f4:	f002 021f 	and.w	r2, r2, #31
 80010f8:	2101      	movs	r1, #1
 80010fa:	fa01 f202 	lsl.w	r2, r1, r2
 80010fe:	4013      	ands	r3, r2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d007      	beq.n	8001114 <HAL_RCC_OscConfig+0x3cc>
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d002      	beq.n	8001114 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	f000 bd1b 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001114:	4ba0      	ldr	r3, [pc, #640]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	21f8      	movs	r1, #248	; 0xf8
 8001124:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001128:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800112c:	fa91 f1a1 	rbit	r1, r1
 8001130:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001134:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001138:	fab1 f181 	clz	r1, r1
 800113c:	b2c9      	uxtb	r1, r1
 800113e:	408b      	lsls	r3, r1
 8001140:	4995      	ldr	r1, [pc, #596]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001142:	4313      	orrs	r3, r2
 8001144:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001146:	e0f5      	b.n	8001334 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	691b      	ldr	r3, [r3, #16]
 800114e:	2b00      	cmp	r3, #0
 8001150:	f000 8085 	beq.w	800125e <HAL_RCC_OscConfig+0x516>
 8001154:	2301      	movs	r3, #1
 8001156:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800115e:	fa93 f3a3 	rbit	r3, r3
 8001162:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001166:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800116a:	fab3 f383 	clz	r3, r3
 800116e:	b2db      	uxtb	r3, r3
 8001170:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001174:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	461a      	mov	r2, r3
 800117c:	2301      	movs	r3, #1
 800117e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001180:	f7ff fadc 	bl	800073c <HAL_GetTick>
 8001184:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001188:	e00a      	b.n	80011a0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800118a:	f7ff fad7 	bl	800073c <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d902      	bls.n	80011a0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	f000 bcd5 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>
 80011a0:	2302      	movs	r3, #2
 80011a2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80011aa:	fa93 f3a3 	rbit	r3, r3
 80011ae:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80011b2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b6:	fab3 f383 	clz	r3, r3
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	095b      	lsrs	r3, r3, #5
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d102      	bne.n	80011d0 <HAL_RCC_OscConfig+0x488>
 80011ca:	4b73      	ldr	r3, [pc, #460]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	e013      	b.n	80011f8 <HAL_RCC_OscConfig+0x4b0>
 80011d0:	2302      	movs	r3, #2
 80011d2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80011da:	fa93 f3a3 	rbit	r3, r3
 80011de:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80011e2:	2302      	movs	r3, #2
 80011e4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80011e8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80011ec:	fa93 f3a3 	rbit	r3, r3
 80011f0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80011f4:	4b68      	ldr	r3, [pc, #416]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 80011f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f8:	2202      	movs	r2, #2
 80011fa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80011fe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001202:	fa92 f2a2 	rbit	r2, r2
 8001206:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800120a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800120e:	fab2 f282 	clz	r2, r2
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	f042 0220 	orr.w	r2, r2, #32
 8001218:	b2d2      	uxtb	r2, r2
 800121a:	f002 021f 	and.w	r2, r2, #31
 800121e:	2101      	movs	r1, #1
 8001220:	fa01 f202 	lsl.w	r2, r1, r2
 8001224:	4013      	ands	r3, r2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0af      	beq.n	800118a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122a:	4b5b      	ldr	r3, [pc, #364]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	21f8      	movs	r1, #248	; 0xf8
 800123a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001242:	fa91 f1a1 	rbit	r1, r1
 8001246:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800124a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800124e:	fab1 f181 	clz	r1, r1
 8001252:	b2c9      	uxtb	r1, r1
 8001254:	408b      	lsls	r3, r1
 8001256:	4950      	ldr	r1, [pc, #320]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001258:	4313      	orrs	r3, r2
 800125a:	600b      	str	r3, [r1, #0]
 800125c:	e06a      	b.n	8001334 <HAL_RCC_OscConfig+0x5ec>
 800125e:	2301      	movs	r3, #1
 8001260:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001264:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001268:	fa93 f3a3 	rbit	r3, r3
 800126c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001270:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001274:	fab3 f383 	clz	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800127e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	461a      	mov	r2, r3
 8001286:	2300      	movs	r3, #0
 8001288:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128a:	f7ff fa57 	bl	800073c <HAL_GetTick>
 800128e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001292:	e00a      	b.n	80012aa <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff fa52 	bl	800073c <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d902      	bls.n	80012aa <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	f000 bc50 	b.w	8001b4a <HAL_RCC_OscConfig+0xe02>
 80012aa:	2302      	movs	r3, #2
 80012ac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80012b4:	fa93 f3a3 	rbit	r3, r3
 80012b8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80012bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012c0:	fab3 f383 	clz	r3, r3
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	095b      	lsrs	r3, r3, #5
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d102      	bne.n	80012da <HAL_RCC_OscConfig+0x592>
 80012d4:	4b30      	ldr	r3, [pc, #192]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	e013      	b.n	8001302 <HAL_RCC_OscConfig+0x5ba>
 80012da:	2302      	movs	r3, #2
 80012dc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80012e4:	fa93 f3a3 	rbit	r3, r3
 80012e8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80012ec:	2302      	movs	r3, #2
 80012ee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80012f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80012f6:	fa93 f3a3 	rbit	r3, r3
 80012fa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80012fe:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_RCC_OscConfig+0x650>)
 8001300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001302:	2202      	movs	r2, #2
 8001304:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001308:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800130c:	fa92 f2a2 	rbit	r2, r2
 8001310:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001314:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001318:	fab2 f282 	clz	r2, r2
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	f042 0220 	orr.w	r2, r2, #32
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	f002 021f 	and.w	r2, r2, #31
 8001328:	2101      	movs	r1, #1
 800132a:	fa01 f202 	lsl.w	r2, r1, r2
 800132e:	4013      	ands	r3, r2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1af      	bne.n	8001294 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0308 	and.w	r3, r3, #8
 800133e:	2b00      	cmp	r3, #0
 8001340:	f000 80da 	beq.w	80014f8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d069      	beq.n	8001422 <HAL_RCC_OscConfig+0x6da>
 800134e:	2301      	movs	r3, #1
 8001350:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001354:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001358:	fa93 f3a3 	rbit	r3, r3
 800135c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001360:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001364:	fab3 f383 	clz	r3, r3
 8001368:	b2db      	uxtb	r3, r3
 800136a:	461a      	mov	r2, r3
 800136c:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_RCC_OscConfig+0x654>)
 800136e:	4413      	add	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	461a      	mov	r2, r3
 8001374:	2301      	movs	r3, #1
 8001376:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001378:	f7ff f9e0 	bl	800073c <HAL_GetTick>
 800137c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001380:	e00e      	b.n	80013a0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001382:	f7ff f9db 	bl	800073c <HAL_GetTick>
 8001386:	4602      	mov	r2, r0
 8001388:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d906      	bls.n	80013a0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e3d9      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	10908120 	.word	0x10908120
 80013a0:	2302      	movs	r3, #2
 80013a2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80013aa:	fa93 f3a3 	rbit	r3, r3
 80013ae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80013b2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80013b6:	2202      	movs	r2, #2
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	fa93 f2a3 	rbit	r2, r3
 80013c4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80013ce:	2202      	movs	r2, #2
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	fa93 f2a3 	rbit	r2, r3
 80013dc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80013e0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e2:	4ba5      	ldr	r3, [pc, #660]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80013e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013e6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80013ea:	2102      	movs	r1, #2
 80013ec:	6019      	str	r1, [r3, #0]
 80013ee:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	fa93 f1a3 	rbit	r1, r3
 80013f8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013fc:	6019      	str	r1, [r3, #0]
  return result;
 80013fe:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	fab3 f383 	clz	r3, r3
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800140e:	b2db      	uxtb	r3, r3
 8001410:	f003 031f 	and.w	r3, r3, #31
 8001414:	2101      	movs	r1, #1
 8001416:	fa01 f303 	lsl.w	r3, r1, r3
 800141a:	4013      	ands	r3, r2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0b0      	beq.n	8001382 <HAL_RCC_OscConfig+0x63a>
 8001420:	e06a      	b.n	80014f8 <HAL_RCC_OscConfig+0x7b0>
 8001422:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001426:	2201      	movs	r2, #1
 8001428:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	fa93 f2a3 	rbit	r2, r3
 8001434:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001438:	601a      	str	r2, [r3, #0]
  return result;
 800143a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800143e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001440:	fab3 f383 	clz	r3, r3
 8001444:	b2db      	uxtb	r3, r3
 8001446:	461a      	mov	r2, r3
 8001448:	4b8c      	ldr	r3, [pc, #560]	; (800167c <HAL_RCC_OscConfig+0x934>)
 800144a:	4413      	add	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	461a      	mov	r2, r3
 8001450:	2300      	movs	r3, #0
 8001452:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001454:	f7ff f972 	bl	800073c <HAL_GetTick>
 8001458:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800145c:	e009      	b.n	8001472 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800145e:	f7ff f96d 	bl	800073c <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e36b      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 8001472:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001476:	2202      	movs	r2, #2
 8001478:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	fa93 f2a3 	rbit	r2, r3
 8001484:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800148e:	2202      	movs	r2, #2
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	fa93 f2a3 	rbit	r2, r3
 800149c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80014a6:	2202      	movs	r2, #2
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	fa93 f2a3 	rbit	r2, r3
 80014b4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80014b8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ba:	4b6f      	ldr	r3, [pc, #444]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80014bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014be:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80014c2:	2102      	movs	r1, #2
 80014c4:	6019      	str	r1, [r3, #0]
 80014c6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	fa93 f1a3 	rbit	r1, r3
 80014d0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80014d4:	6019      	str	r1, [r3, #0]
  return result;
 80014d6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	fab3 f383 	clz	r3, r3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	f003 031f 	and.w	r3, r3, #31
 80014ec:	2101      	movs	r1, #1
 80014ee:	fa01 f303 	lsl.w	r3, r1, r3
 80014f2:	4013      	ands	r3, r2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1b2      	bne.n	800145e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	2b00      	cmp	r3, #0
 8001504:	f000 8158 	beq.w	80017b8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150e:	4b5a      	ldr	r3, [pc, #360]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d112      	bne.n	8001540 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800151a:	4b57      	ldr	r3, [pc, #348]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	4a56      	ldr	r2, [pc, #344]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001524:	61d3      	str	r3, [r2, #28]
 8001526:	4b54      	ldr	r3, [pc, #336]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800152e:	f107 0308 	add.w	r3, r7, #8
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800153a:	2301      	movs	r3, #1
 800153c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001540:	4b4f      	ldr	r3, [pc, #316]	; (8001680 <HAL_RCC_OscConfig+0x938>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001548:	2b00      	cmp	r3, #0
 800154a:	d11a      	bne.n	8001582 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800154c:	4b4c      	ldr	r3, [pc, #304]	; (8001680 <HAL_RCC_OscConfig+0x938>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a4b      	ldr	r2, [pc, #300]	; (8001680 <HAL_RCC_OscConfig+0x938>)
 8001552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001556:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001558:	f7ff f8f0 	bl	800073c <HAL_GetTick>
 800155c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001560:	e009      	b.n	8001576 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001562:	f7ff f8eb 	bl	800073c <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b64      	cmp	r3, #100	; 0x64
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e2e9      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001576:	4b42      	ldr	r3, [pc, #264]	; (8001680 <HAL_RCC_OscConfig+0x938>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0ef      	beq.n	8001562 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d106      	bne.n	800159a <HAL_RCC_OscConfig+0x852>
 800158c:	4b3a      	ldr	r3, [pc, #232]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	4a39      	ldr	r2, [pc, #228]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6213      	str	r3, [r2, #32]
 8001598:	e02f      	b.n	80015fa <HAL_RCC_OscConfig+0x8b2>
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d10c      	bne.n	80015be <HAL_RCC_OscConfig+0x876>
 80015a4:	4b34      	ldr	r3, [pc, #208]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	4a33      	ldr	r2, [pc, #204]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015aa:	f023 0301 	bic.w	r3, r3, #1
 80015ae:	6213      	str	r3, [r2, #32]
 80015b0:	4b31      	ldr	r3, [pc, #196]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015b2:	6a1b      	ldr	r3, [r3, #32]
 80015b4:	4a30      	ldr	r2, [pc, #192]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015b6:	f023 0304 	bic.w	r3, r3, #4
 80015ba:	6213      	str	r3, [r2, #32]
 80015bc:	e01d      	b.n	80015fa <HAL_RCC_OscConfig+0x8b2>
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	2b05      	cmp	r3, #5
 80015c6:	d10c      	bne.n	80015e2 <HAL_RCC_OscConfig+0x89a>
 80015c8:	4b2b      	ldr	r3, [pc, #172]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	4a2a      	ldr	r2, [pc, #168]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015ce:	f043 0304 	orr.w	r3, r3, #4
 80015d2:	6213      	str	r3, [r2, #32]
 80015d4:	4b28      	ldr	r3, [pc, #160]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	4a27      	ldr	r2, [pc, #156]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	6213      	str	r3, [r2, #32]
 80015e0:	e00b      	b.n	80015fa <HAL_RCC_OscConfig+0x8b2>
 80015e2:	4b25      	ldr	r3, [pc, #148]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	4a24      	ldr	r2, [pc, #144]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015e8:	f023 0301 	bic.w	r3, r3, #1
 80015ec:	6213      	str	r3, [r2, #32]
 80015ee:	4b22      	ldr	r3, [pc, #136]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	4a21      	ldr	r2, [pc, #132]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 80015f4:	f023 0304 	bic.w	r3, r3, #4
 80015f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d06b      	beq.n	80016dc <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001604:	f7ff f89a 	bl	800073c <HAL_GetTick>
 8001608:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160c:	e00b      	b.n	8001626 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800160e:	f7ff f895 	bl	800073c <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	; 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e291      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 8001626:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800162a:	2202      	movs	r2, #2
 800162c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	fa93 f2a3 	rbit	r2, r3
 8001638:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001642:	2202      	movs	r2, #2
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	fa93 f2a3 	rbit	r2, r3
 8001650:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001654:	601a      	str	r2, [r3, #0]
  return result;
 8001656:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800165a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800165c:	fab3 f383 	clz	r3, r3
 8001660:	b2db      	uxtb	r3, r3
 8001662:	095b      	lsrs	r3, r3, #5
 8001664:	b2db      	uxtb	r3, r3
 8001666:	f043 0302 	orr.w	r3, r3, #2
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b02      	cmp	r3, #2
 800166e:	d109      	bne.n	8001684 <HAL_RCC_OscConfig+0x93c>
 8001670:	4b01      	ldr	r3, [pc, #4]	; (8001678 <HAL_RCC_OscConfig+0x930>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	e014      	b.n	80016a0 <HAL_RCC_OscConfig+0x958>
 8001676:	bf00      	nop
 8001678:	40021000 	.word	0x40021000
 800167c:	10908120 	.word	0x10908120
 8001680:	40007000 	.word	0x40007000
 8001684:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001688:	2202      	movs	r2, #2
 800168a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	fa93 f2a3 	rbit	r2, r3
 8001696:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	4bbb      	ldr	r3, [pc, #748]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80016a4:	2102      	movs	r1, #2
 80016a6:	6011      	str	r1, [r2, #0]
 80016a8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	fa92 f1a2 	rbit	r1, r2
 80016b2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80016b6:	6011      	str	r1, [r2, #0]
  return result;
 80016b8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	fab2 f282 	clz	r2, r2
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016c8:	b2d2      	uxtb	r2, r2
 80016ca:	f002 021f 	and.w	r2, r2, #31
 80016ce:	2101      	movs	r1, #1
 80016d0:	fa01 f202 	lsl.w	r2, r1, r2
 80016d4:	4013      	ands	r3, r2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d099      	beq.n	800160e <HAL_RCC_OscConfig+0x8c6>
 80016da:	e063      	b.n	80017a4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016dc:	f7ff f82e 	bl	800073c <HAL_GetTick>
 80016e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016e4:	e00b      	b.n	80016fe <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e6:	f7ff f829 	bl	800073c <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e225      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 80016fe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001702:	2202      	movs	r2, #2
 8001704:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001706:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	fa93 f2a3 	rbit	r2, r3
 8001710:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800171a:	2202      	movs	r2, #2
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	fa93 f2a3 	rbit	r2, r3
 8001728:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800172c:	601a      	str	r2, [r3, #0]
  return result;
 800172e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001732:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001734:	fab3 f383 	clz	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	095b      	lsrs	r3, r3, #5
 800173c:	b2db      	uxtb	r3, r3
 800173e:	f043 0302 	orr.w	r3, r3, #2
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d102      	bne.n	800174e <HAL_RCC_OscConfig+0xa06>
 8001748:	4b90      	ldr	r3, [pc, #576]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 800174a:	6a1b      	ldr	r3, [r3, #32]
 800174c:	e00d      	b.n	800176a <HAL_RCC_OscConfig+0xa22>
 800174e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001752:	2202      	movs	r2, #2
 8001754:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001756:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	fa93 f2a3 	rbit	r2, r3
 8001760:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	4b89      	ldr	r3, [pc, #548]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 8001768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800176e:	2102      	movs	r1, #2
 8001770:	6011      	str	r1, [r2, #0]
 8001772:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001776:	6812      	ldr	r2, [r2, #0]
 8001778:	fa92 f1a2 	rbit	r1, r2
 800177c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001780:	6011      	str	r1, [r2, #0]
  return result;
 8001782:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001786:	6812      	ldr	r2, [r2, #0]
 8001788:	fab2 f282 	clz	r2, r2
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	f002 021f 	and.w	r2, r2, #31
 8001798:	2101      	movs	r1, #1
 800179a:	fa01 f202 	lsl.w	r2, r1, r2
 800179e:	4013      	ands	r3, r2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1a0      	bne.n	80016e6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017a4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d105      	bne.n	80017b8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ac:	4b77      	ldr	r3, [pc, #476]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	4a76      	ldr	r2, [pc, #472]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 80017b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017b6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 81c2 	beq.w	8001b48 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c4:	4b71      	ldr	r3, [pc, #452]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 030c 	and.w	r3, r3, #12
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	f000 819c 	beq.w	8001b0a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	f040 8114 	bne.w	8001a06 <HAL_RCC_OscConfig+0xcbe>
 80017de:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	fa93 f2a3 	rbit	r2, r3
 80017f2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017f6:	601a      	str	r2, [r3, #0]
  return result;
 80017f8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017fc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001808:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	461a      	mov	r2, r3
 8001810:	2300      	movs	r3, #0
 8001812:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001814:	f7fe ff92 	bl	800073c <HAL_GetTick>
 8001818:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800181c:	e009      	b.n	8001832 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800181e:	f7fe ff8d 	bl	800073c <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e18b      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 8001832:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001836:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800183a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	fa93 f2a3 	rbit	r2, r3
 8001846:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800184a:	601a      	str	r2, [r3, #0]
  return result;
 800184c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001850:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001852:	fab3 f383 	clz	r3, r3
 8001856:	b2db      	uxtb	r3, r3
 8001858:	095b      	lsrs	r3, r3, #5
 800185a:	b2db      	uxtb	r3, r3
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b01      	cmp	r3, #1
 8001864:	d102      	bne.n	800186c <HAL_RCC_OscConfig+0xb24>
 8001866:	4b49      	ldr	r3, [pc, #292]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	e01b      	b.n	80018a4 <HAL_RCC_OscConfig+0xb5c>
 800186c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001870:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001874:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001876:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	fa93 f2a3 	rbit	r2, r3
 8001880:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800188a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	fa93 f2a3 	rbit	r2, r3
 800189a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	4b3a      	ldr	r3, [pc, #232]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018ac:	6011      	str	r1, [r2, #0]
 80018ae:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018b2:	6812      	ldr	r2, [r2, #0]
 80018b4:	fa92 f1a2 	rbit	r1, r2
 80018b8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80018bc:	6011      	str	r1, [r2, #0]
  return result;
 80018be:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80018c2:	6812      	ldr	r2, [r2, #0]
 80018c4:	fab2 f282 	clz	r2, r2
 80018c8:	b2d2      	uxtb	r2, r2
 80018ca:	f042 0220 	orr.w	r2, r2, #32
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	f002 021f 	and.w	r2, r2, #31
 80018d4:	2101      	movs	r1, #1
 80018d6:	fa01 f202 	lsl.w	r2, r1, r2
 80018da:	4013      	ands	r3, r2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d19e      	bne.n	800181e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e0:	4b2a      	ldr	r3, [pc, #168]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	430b      	orrs	r3, r1
 80018f6:	4925      	ldr	r1, [pc, #148]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 80018f8:	4313      	orrs	r3, r2
 80018fa:	604b      	str	r3, [r1, #4]
 80018fc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001900:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001906:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	fa93 f2a3 	rbit	r2, r3
 8001910:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001914:	601a      	str	r2, [r3, #0]
  return result;
 8001916:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800191a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800191c:	fab3 f383 	clz	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001926:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	461a      	mov	r2, r3
 800192e:	2301      	movs	r3, #1
 8001930:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001932:	f7fe ff03 	bl	800073c <HAL_GetTick>
 8001936:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800193a:	e009      	b.n	8001950 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193c:	f7fe fefe 	bl	800073c <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e0fc      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 8001950:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001954:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001958:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	fa93 f2a3 	rbit	r2, r3
 8001964:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001968:	601a      	str	r2, [r3, #0]
  return result;
 800196a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800196e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001970:	fab3 f383 	clz	r3, r3
 8001974:	b2db      	uxtb	r3, r3
 8001976:	095b      	lsrs	r3, r3, #5
 8001978:	b2db      	uxtb	r3, r3
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b01      	cmp	r3, #1
 8001982:	d105      	bne.n	8001990 <HAL_RCC_OscConfig+0xc48>
 8001984:	4b01      	ldr	r3, [pc, #4]	; (800198c <HAL_RCC_OscConfig+0xc44>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	e01e      	b.n	80019c8 <HAL_RCC_OscConfig+0xc80>
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001994:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001998:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	fa93 f2a3 	rbit	r2, r3
 80019a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	fa93 f2a3 	rbit	r2, r3
 80019be:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	4b63      	ldr	r3, [pc, #396]	; (8001b54 <HAL_RCC_OscConfig+0xe0c>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80019cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019d0:	6011      	str	r1, [r2, #0]
 80019d2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	fa92 f1a2 	rbit	r1, r2
 80019dc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80019e0:	6011      	str	r1, [r2, #0]
  return result;
 80019e2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	fab2 f282 	clz	r2, r2
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	f042 0220 	orr.w	r2, r2, #32
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	f002 021f 	and.w	r2, r2, #31
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f202 	lsl.w	r2, r1, r2
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d09b      	beq.n	800193c <HAL_RCC_OscConfig+0xbf4>
 8001a04:	e0a0      	b.n	8001b48 <HAL_RCC_OscConfig+0xe00>
 8001a06:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	fa93 f2a3 	rbit	r2, r3
 8001a1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a1e:	601a      	str	r2, [r3, #0]
  return result;
 8001a20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a24:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a26:	fab3 f383 	clz	r3, r3
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a30:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	461a      	mov	r2, r3
 8001a38:	2300      	movs	r3, #0
 8001a3a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3c:	f7fe fe7e 	bl	800073c <HAL_GetTick>
 8001a40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a44:	e009      	b.n	8001a5a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a46:	f7fe fe79 	bl	800073c <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e077      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
 8001a5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a64:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	fa93 f2a3 	rbit	r2, r3
 8001a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a72:	601a      	str	r2, [r3, #0]
  return result;
 8001a74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a78:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a7a:	fab3 f383 	clz	r3, r3
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	095b      	lsrs	r3, r3, #5
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d102      	bne.n	8001a94 <HAL_RCC_OscConfig+0xd4c>
 8001a8e:	4b31      	ldr	r3, [pc, #196]	; (8001b54 <HAL_RCC_OscConfig+0xe0c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	e01b      	b.n	8001acc <HAL_RCC_OscConfig+0xd84>
 8001a94:	f107 0320 	add.w	r3, r7, #32
 8001a98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9e:	f107 0320 	add.w	r3, r7, #32
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	fa93 f2a3 	rbit	r2, r3
 8001aa8:	f107 031c 	add.w	r3, r7, #28
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	f107 0318 	add.w	r3, r7, #24
 8001ab2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	f107 0318 	add.w	r3, r7, #24
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	fa93 f2a3 	rbit	r2, r3
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	4b22      	ldr	r3, [pc, #136]	; (8001b54 <HAL_RCC_OscConfig+0xe0c>)
 8001aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001acc:	f107 0210 	add.w	r2, r7, #16
 8001ad0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ad4:	6011      	str	r1, [r2, #0]
 8001ad6:	f107 0210 	add.w	r2, r7, #16
 8001ada:	6812      	ldr	r2, [r2, #0]
 8001adc:	fa92 f1a2 	rbit	r1, r2
 8001ae0:	f107 020c 	add.w	r2, r7, #12
 8001ae4:	6011      	str	r1, [r2, #0]
  return result;
 8001ae6:	f107 020c 	add.w	r2, r7, #12
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	fab2 f282 	clz	r2, r2
 8001af0:	b2d2      	uxtb	r2, r2
 8001af2:	f042 0220 	orr.w	r2, r2, #32
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	f002 021f 	and.w	r2, r2, #31
 8001afc:	2101      	movs	r1, #1
 8001afe:	fa01 f202 	lsl.w	r2, r1, r2
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d19e      	bne.n	8001a46 <HAL_RCC_OscConfig+0xcfe>
 8001b08:	e01e      	b.n	8001b48 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	69db      	ldr	r3, [r3, #28]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e018      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b18:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <HAL_RCC_OscConfig+0xe0c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b20:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d108      	bne.n	8001b44 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b32:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b3a:	1d3b      	adds	r3, r7, #4
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d001      	beq.n	8001b48 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e000      	b.n	8001b4a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000

08001b58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b09e      	sub	sp, #120	; 0x78
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e162      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b70:	4b90      	ldr	r3, [pc, #576]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d910      	bls.n	8001ba0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b8d      	ldr	r3, [pc, #564]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f023 0207 	bic.w	r2, r3, #7
 8001b86:	498b      	ldr	r1, [pc, #556]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8e:	4b89      	ldr	r3, [pc, #548]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d001      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e14a      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d008      	beq.n	8001bbe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bac:	4b82      	ldr	r3, [pc, #520]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	497f      	ldr	r1, [pc, #508]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 80dc 	beq.w	8001d84 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d13c      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xf6>
 8001bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bdc:	fa93 f3a3 	rbit	r3, r3
 8001be0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be4:	fab3 f383 	clz	r3, r3
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	095b      	lsrs	r3, r3, #5
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d102      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xa6>
 8001bf8:	4b6f      	ldr	r3, [pc, #444]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	e00f      	b.n	8001c1e <HAL_RCC_ClockConfig+0xc6>
 8001bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c02:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	667b      	str	r3, [r7, #100]	; 0x64
 8001c0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c10:	663b      	str	r3, [r7, #96]	; 0x60
 8001c12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c1a:	4b67      	ldr	r3, [pc, #412]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c22:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c24:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c26:	fa92 f2a2 	rbit	r2, r2
 8001c2a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c2e:	fab2 f282 	clz	r2, r2
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	f042 0220 	orr.w	r2, r2, #32
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	f002 021f 	and.w	r2, r2, #31
 8001c3e:	2101      	movs	r1, #1
 8001c40:	fa01 f202 	lsl.w	r2, r1, r2
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d17b      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e0f3      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d13c      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x178>
 8001c56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c5a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c66:	fab3 f383 	clz	r3, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	095b      	lsrs	r3, r3, #5
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d102      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x128>
 8001c7a:	4b4f      	ldr	r3, [pc, #316]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e00f      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x148>
 8001c80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c84:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c88:	fa93 f3a3 	rbit	r3, r3
 8001c8c:	647b      	str	r3, [r7, #68]	; 0x44
 8001c8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c92:	643b      	str	r3, [r7, #64]	; 0x40
 8001c94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c96:	fa93 f3a3 	rbit	r3, r3
 8001c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c9c:	4b46      	ldr	r3, [pc, #280]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ca4:	63ba      	str	r2, [r7, #56]	; 0x38
 8001ca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ca8:	fa92 f2a2 	rbit	r2, r2
 8001cac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001cae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cb0:	fab2 f282 	clz	r2, r2
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f042 0220 	orr.w	r2, r2, #32
 8001cba:	b2d2      	uxtb	r2, r2
 8001cbc:	f002 021f 	and.w	r2, r2, #31
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d13a      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0b2      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cd6:	fa93 f3a3 	rbit	r3, r3
 8001cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cde:	fab3 f383 	clz	r3, r3
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d102      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x1a0>
 8001cf2:	4b31      	ldr	r3, [pc, #196]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	e00d      	b.n	8001d14 <HAL_RCC_ClockConfig+0x1bc>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cfe:	fa93 f3a3 	rbit	r3, r3
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
 8001d04:	2302      	movs	r3, #2
 8001d06:	623b      	str	r3, [r7, #32]
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	61fb      	str	r3, [r7, #28]
 8001d10:	4b29      	ldr	r3, [pc, #164]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d14:	2202      	movs	r2, #2
 8001d16:	61ba      	str	r2, [r7, #24]
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	fa92 f2a2 	rbit	r2, r2
 8001d1e:	617a      	str	r2, [r7, #20]
  return result;
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	fab2 f282 	clz	r2, r2
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f042 0220 	orr.w	r2, r2, #32
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	f002 021f 	and.w	r2, r2, #31
 8001d32:	2101      	movs	r1, #1
 8001d34:	fa01 f202 	lsl.w	r2, r1, r2
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e079      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d42:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f023 0203 	bic.w	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	491a      	ldr	r1, [pc, #104]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d54:	f7fe fcf2 	bl	800073c <HAL_GetTick>
 8001d58:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5c:	f7fe fcee 	bl	800073c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e061      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d72:	4b11      	ldr	r3, [pc, #68]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 020c 	and.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d1eb      	bne.n	8001d5c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d84:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d214      	bcs.n	8001dbc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f023 0207 	bic.w	r2, r3, #7
 8001d9a:	4906      	ldr	r1, [pc, #24]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	683a      	ldr	r2, [r7, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d005      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e040      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
 8001db4:	40022000 	.word	0x40022000
 8001db8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d008      	beq.n	8001dda <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	491a      	ldr	r1, [pc, #104]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d009      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001de6:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	4912      	ldr	r1, [pc, #72]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dfa:	f000 f829 	bl	8001e50 <HAL_RCC_GetSysClockFreq>
 8001dfe:	4601      	mov	r1, r0
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e08:	22f0      	movs	r2, #240	; 0xf0
 8001e0a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	fa92 f2a2 	rbit	r2, r2
 8001e12:	60fa      	str	r2, [r7, #12]
  return result;
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	fab2 f282 	clz	r2, r2
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	40d3      	lsrs	r3, r2
 8001e1e:	4a09      	ldr	r2, [pc, #36]	; (8001e44 <HAL_RCC_ClockConfig+0x2ec>)
 8001e20:	5cd3      	ldrb	r3, [r2, r3]
 8001e22:	fa21 f303 	lsr.w	r3, r1, r3
 8001e26:	4a08      	ldr	r2, [pc, #32]	; (8001e48 <HAL_RCC_ClockConfig+0x2f0>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <HAL_RCC_ClockConfig+0x2f4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fc40 	bl	80006b4 <HAL_InitTick>
  
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3778      	adds	r7, #120	; 0x78
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40021000 	.word	0x40021000
 8001e44:	080036dc 	.word	0x080036dc
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20000004 	.word	0x20000004

08001e50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b08b      	sub	sp, #44	; 0x2c
 8001e54:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61bb      	str	r3, [r7, #24]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	627b      	str	r3, [r7, #36]	; 0x24
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f003 030c 	and.w	r3, r3, #12
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d002      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x30>
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d003      	beq.n	8001e86 <HAL_RCC_GetSysClockFreq+0x36>
 8001e7e:	e03c      	b.n	8001efa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e80:	4b24      	ldr	r3, [pc, #144]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e82:	623b      	str	r3, [r7, #32]
      break;
 8001e84:	e03c      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e8c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e90:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	fa92 f2a2 	rbit	r2, r2
 8001e98:	607a      	str	r2, [r7, #4]
  return result;
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	fab2 f282 	clz	r2, r2
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	40d3      	lsrs	r3, r2
 8001ea4:	4a1c      	ldr	r2, [pc, #112]	; (8001f18 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ea6:	5cd3      	ldrb	r3, [r2, r3]
 8001ea8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001eaa:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	220f      	movs	r2, #15
 8001eb4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	fa92 f2a2 	rbit	r2, r2
 8001ebc:	60fa      	str	r2, [r7, #12]
  return result;
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	fab2 f282 	clz	r2, r2
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	40d3      	lsrs	r3, r2
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001eca:	5cd3      	ldrb	r3, [r2, r3]
 8001ecc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ed8:	4a0e      	ldr	r2, [pc, #56]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fb02 f303 	mul.w	r3, r2, r3
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee8:	e004      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	4a0c      	ldr	r2, [pc, #48]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef6:	623b      	str	r3, [r7, #32]
      break;
 8001ef8:	e002      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001efa:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001efc:	623b      	str	r3, [r7, #32]
      break;
 8001efe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f00:	6a3b      	ldr	r3, [r7, #32]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	372c      	adds	r7, #44	; 0x2c
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000
 8001f14:	007a1200 	.word	0x007a1200
 8001f18:	080036f4 	.word	0x080036f4
 8001f1c:	08003704 	.word	0x08003704
 8001f20:	003d0900 	.word	0x003d0900

08001f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f28:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000000 	.word	0x20000000

08001f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f42:	f7ff ffef 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f46:	4601      	mov	r1, r0
 8001f48:	4b0b      	ldr	r3, [pc, #44]	; (8001f78 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f50:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f54:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	fa92 f2a2 	rbit	r2, r2
 8001f5c:	603a      	str	r2, [r7, #0]
  return result;
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	fab2 f282 	clz	r2, r2
 8001f64:	b2d2      	uxtb	r2, r2
 8001f66:	40d3      	lsrs	r3, r2
 8001f68:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <HAL_RCC_GetPCLK1Freq+0x40>)
 8001f6a:	5cd3      	ldrb	r3, [r2, r3]
 8001f6c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	080036ec 	.word	0x080036ec

08001f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f86:	f7ff ffcd 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f8a:	4601      	mov	r1, r0
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f94:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f98:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	fa92 f2a2 	rbit	r2, r2
 8001fa0:	603a      	str	r2, [r7, #0]
  return result;
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	fab2 f282 	clz	r2, r2
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	40d3      	lsrs	r3, r2
 8001fac:	4a04      	ldr	r2, [pc, #16]	; (8001fc0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001fae:	5cd3      	ldrb	r3, [r2, r3]
 8001fb0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	080036ec 	.word	0x080036ec

08001fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b092      	sub	sp, #72	; 0x48
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 80cd 	beq.w	8002182 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fe8:	4b86      	ldr	r3, [pc, #536]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001fea:	69db      	ldr	r3, [r3, #28]
 8001fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d10e      	bne.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ff4:	4b83      	ldr	r3, [pc, #524]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001ff6:	69db      	ldr	r3, [r3, #28]
 8001ff8:	4a82      	ldr	r2, [pc, #520]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001ffa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ffe:	61d3      	str	r3, [r2, #28]
 8002000:	4b80      	ldr	r3, [pc, #512]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800200c:	2301      	movs	r3, #1
 800200e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002012:	4b7d      	ldr	r3, [pc, #500]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800201a:	2b00      	cmp	r3, #0
 800201c:	d118      	bne.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800201e:	4b7a      	ldr	r3, [pc, #488]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a79      	ldr	r2, [pc, #484]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002028:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800202a:	f7fe fb87 	bl	800073c <HAL_GetTick>
 800202e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002030:	e008      	b.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002032:	f7fe fb83 	bl	800073c <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b64      	cmp	r3, #100	; 0x64
 800203e:	d901      	bls.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e0db      	b.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002044:	4b70      	ldr	r3, [pc, #448]	; (8002208 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0f0      	beq.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002050:	4b6c      	ldr	r3, [pc, #432]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002058:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800205a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800205c:	2b00      	cmp	r3, #0
 800205e:	d07d      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002068:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800206a:	429a      	cmp	r2, r3
 800206c:	d076      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800206e:	4b65      	ldr	r3, [pc, #404]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002076:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002078:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800207c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002088:	fab3 f383 	clz	r3, r3
 800208c:	b2db      	uxtb	r3, r3
 800208e:	461a      	mov	r2, r3
 8002090:	4b5e      	ldr	r3, [pc, #376]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002092:	4413      	add	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	461a      	mov	r2, r3
 8002098:	2301      	movs	r3, #1
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a4:	fa93 f3a3 	rbit	r3, r3
 80020a8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80020aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020ac:	fab3 f383 	clz	r3, r3
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	461a      	mov	r2, r3
 80020b4:	4b55      	ldr	r3, [pc, #340]	; (800220c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80020b6:	4413      	add	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	461a      	mov	r2, r3
 80020bc:	2300      	movs	r3, #0
 80020be:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020c0:	4a50      	ldr	r2, [pc, #320]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80020c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020c4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d045      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d0:	f7fe fb34 	bl	800073c <HAL_GetTick>
 80020d4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d6:	e00a      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d8:	f7fe fb30 	bl	800073c <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d901      	bls.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e086      	b.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x238>
 80020ee:	2302      	movs	r3, #2
 80020f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020f4:	fa93 f3a3 	rbit	r3, r3
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
 80020fa:	2302      	movs	r3, #2
 80020fc:	623b      	str	r3, [r7, #32]
 80020fe:	6a3b      	ldr	r3, [r7, #32]
 8002100:	fa93 f3a3 	rbit	r3, r3
 8002104:	61fb      	str	r3, [r7, #28]
  return result;
 8002106:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002108:	fab3 f383 	clz	r3, r3
 800210c:	b2db      	uxtb	r3, r3
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f043 0302 	orr.w	r3, r3, #2
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d102      	bne.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800211c:	4b39      	ldr	r3, [pc, #228]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	e007      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002122:	2302      	movs	r3, #2
 8002124:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	fa93 f3a3 	rbit	r3, r3
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	4b35      	ldr	r3, [pc, #212]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002132:	2202      	movs	r2, #2
 8002134:	613a      	str	r2, [r7, #16]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	fa92 f2a2 	rbit	r2, r2
 800213c:	60fa      	str	r2, [r7, #12]
  return result;
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	fab2 f282 	clz	r2, r2
 8002144:	b2d2      	uxtb	r2, r2
 8002146:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	f002 021f 	and.w	r2, r2, #31
 8002150:	2101      	movs	r1, #1
 8002152:	fa01 f202 	lsl.w	r2, r1, r2
 8002156:	4013      	ands	r3, r2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0bd      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800215c:	4b29      	ldr	r3, [pc, #164]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4926      	ldr	r1, [pc, #152]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800216a:	4313      	orrs	r3, r2
 800216c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800216e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002172:	2b01      	cmp	r3, #1
 8002174:	d105      	bne.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002176:	4b23      	ldr	r3, [pc, #140]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	4a22      	ldr	r2, [pc, #136]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800217c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002180:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d008      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800218e:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f023 0203 	bic.w	r2, r3, #3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	491a      	ldr	r1, [pc, #104]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800219c:	4313      	orrs	r3, r2
 800219e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d008      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021ac:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b0:	f023 0210 	bic.w	r2, r3, #16
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4912      	ldr	r1, [pc, #72]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d008      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ce:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	490b      	ldr	r1, [pc, #44]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d008      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	4903      	ldr	r1, [pc, #12]	; (8002204 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3748      	adds	r7, #72	; 0x48
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	40007000 	.word	0x40007000
 800220c:	10908100 	.word	0x10908100

08002210 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e040      	b.n	80022a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe f93a 	bl	80004ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	; 0x24
 800223c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 0201 	bic.w	r2, r2, #1
 800224c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 fc00 	bl	8002a54 <UART_SetConfig>
 8002254:	4603      	mov	r3, r0
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e022      	b.n	80022a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002262:	2b00      	cmp	r3, #0
 8002264:	d002      	beq.n	800226c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 fd2a 	bl	8002cc0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800227a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800228a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 fdb1 	bl	8002e04 <UART_CheckIdleState>
 80022a2:	4603      	mov	r3, r0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	; 0x28
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	4613      	mov	r3, r2
 80022ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80022c0:	2b20      	cmp	r3, #32
 80022c2:	d178      	bne.n	80023b6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <HAL_UART_Transmit+0x24>
 80022ca:	88fb      	ldrh	r3, [r7, #6]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e071      	b.n	80023b8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2221      	movs	r2, #33	; 0x21
 80022e0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022e2:	f7fe fa2b 	bl	800073c <HAL_GetTick>
 80022e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	88fa      	ldrh	r2, [r7, #6]
 80022ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	88fa      	ldrh	r2, [r7, #6]
 80022f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002300:	d108      	bne.n	8002314 <HAL_UART_Transmit+0x68>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d104      	bne.n	8002314 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	61bb      	str	r3, [r7, #24]
 8002312:	e003      	b.n	800231c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002318:	2300      	movs	r3, #0
 800231a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800231c:	e030      	b.n	8002380 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	2200      	movs	r2, #0
 8002326:	2180      	movs	r1, #128	; 0x80
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 fe13 	bl	8002f54 <UART_WaitOnFlagUntilTimeout>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d004      	beq.n	800233e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e03c      	b.n	80023b8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10b      	bne.n	800235c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	881a      	ldrh	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002350:	b292      	uxth	r2, r2
 8002352:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	3302      	adds	r3, #2
 8002358:	61bb      	str	r3, [r7, #24]
 800235a:	e008      	b.n	800236e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	781a      	ldrb	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	b292      	uxth	r2, r2
 8002366:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	3301      	adds	r3, #1
 800236c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002374:	b29b      	uxth	r3, r3
 8002376:	3b01      	subs	r3, #1
 8002378:	b29a      	uxth	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002386:	b29b      	uxth	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1c8      	bne.n	800231e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	2200      	movs	r2, #0
 8002394:	2140      	movs	r1, #64	; 0x40
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 fddc 	bl	8002f54 <UART_WaitOnFlagUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d004      	beq.n	80023ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2220      	movs	r2, #32
 80023a6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e005      	b.n	80023b8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e000      	b.n	80023b8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80023b6:	2302      	movs	r3, #2
  }
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3720      	adds	r7, #32
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	; 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	4613      	mov	r3, r2
 80023cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d132      	bne.n	800243e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d002      	beq.n	80023e4 <HAL_UART_Receive_IT+0x24>
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e02b      	b.n	8002440 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d018      	beq.n	800242e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	e853 3f00 	ldrex	r3, [r3]
 8002408:	613b      	str	r3, [r7, #16]
   return(result);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002410:	627b      	str	r3, [r7, #36]	; 0x24
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241a:	623b      	str	r3, [r7, #32]
 800241c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800241e:	69f9      	ldr	r1, [r7, #28]
 8002420:	6a3a      	ldr	r2, [r7, #32]
 8002422:	e841 2300 	strex	r3, r2, [r1]
 8002426:	61bb      	str	r3, [r7, #24]
   return(result);
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1e6      	bne.n	80023fc <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800242e:	88fb      	ldrh	r3, [r7, #6]
 8002430:	461a      	mov	r2, r3
 8002432:	68b9      	ldr	r1, [r7, #8]
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 fdf5 	bl	8003024 <UART_Start_Receive_IT>
 800243a:	4603      	mov	r3, r0
 800243c:	e000      	b.n	8002440 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800243e:	2302      	movs	r3, #2
  }
}
 8002440:	4618      	mov	r0, r3
 8002442:	3728      	adds	r7, #40	; 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b0ba      	sub	sp, #232	; 0xe8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800246e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002472:	f640 030f 	movw	r3, #2063	; 0x80f
 8002476:	4013      	ands	r3, r2
 8002478:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800247c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002480:	2b00      	cmp	r3, #0
 8002482:	d115      	bne.n	80024b0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002488:	f003 0320 	and.w	r3, r3, #32
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00f      	beq.n	80024b0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002494:	f003 0320 	and.w	r3, r3, #32
 8002498:	2b00      	cmp	r3, #0
 800249a:	d009      	beq.n	80024b0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 82ab 	beq.w	80029fc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	4798      	blx	r3
      }
      return;
 80024ae:	e2a5      	b.n	80029fc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80024b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 8117 	beq.w	80026e8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80024ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80024c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80024ca:	4b85      	ldr	r3, [pc, #532]	; (80026e0 <HAL_UART_IRQHandler+0x298>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 810a 	beq.w	80026e8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80024d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d011      	beq.n	8002504 <HAL_UART_IRQHandler+0xbc>
 80024e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00b      	beq.n	8002504 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2201      	movs	r2, #1
 80024f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024fa:	f043 0201 	orr.w	r2, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d011      	beq.n	8002534 <HAL_UART_IRQHandler+0xec>
 8002510:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00b      	beq.n	8002534 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2202      	movs	r2, #2
 8002522:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800252a:	f043 0204 	orr.w	r2, r3, #4
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d011      	beq.n	8002564 <HAL_UART_IRQHandler+0x11c>
 8002540:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d00b      	beq.n	8002564 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2204      	movs	r2, #4
 8002552:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800255a:	f043 0202 	orr.w	r2, r3, #2
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002568:	f003 0308 	and.w	r3, r3, #8
 800256c:	2b00      	cmp	r3, #0
 800256e:	d017      	beq.n	80025a0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	2b00      	cmp	r3, #0
 800257a:	d105      	bne.n	8002588 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800257c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002580:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00b      	beq.n	80025a0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2208      	movs	r2, #8
 800258e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002596:	f043 0208 	orr.w	r2, r3, #8
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80025a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d012      	beq.n	80025d2 <HAL_UART_IRQHandler+0x18a>
 80025ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d00c      	beq.n	80025d2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025c8:	f043 0220 	orr.w	r2, r3, #32
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 8211 	beq.w	8002a00 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80025de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025e2:	f003 0320 	and.w	r3, r3, #32
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00d      	beq.n	8002606 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80025ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025ee:	f003 0320 	and.w	r3, r3, #32
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d007      	beq.n	8002606 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800260c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800261a:	2b40      	cmp	r3, #64	; 0x40
 800261c:	d005      	beq.n	800262a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800261e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002622:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002626:	2b00      	cmp	r3, #0
 8002628:	d04f      	beq.n	80026ca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fdc0 	bl	80031b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263a:	2b40      	cmp	r3, #64	; 0x40
 800263c:	d141      	bne.n	80026c2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	3308      	adds	r3, #8
 8002644:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002648:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800264c:	e853 3f00 	ldrex	r3, [r3]
 8002650:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002654:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800265c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	3308      	adds	r3, #8
 8002666:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800266a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800266e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002672:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002676:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800267a:	e841 2300 	strex	r3, r2, [r1]
 800267e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002682:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1d9      	bne.n	800263e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800268e:	2b00      	cmp	r3, #0
 8002690:	d013      	beq.n	80026ba <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002696:	4a13      	ldr	r2, [pc, #76]	; (80026e4 <HAL_UART_IRQHandler+0x29c>)
 8002698:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fe f9a2 	bl	80009e8 <HAL_DMA_Abort_IT>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d017      	beq.n	80026da <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80026b4:	4610      	mov	r0, r2
 80026b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026b8:	e00f      	b.n	80026da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f9b4 	bl	8002a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026c0:	e00b      	b.n	80026da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f9b0 	bl	8002a28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026c8:	e007      	b.n	80026da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f9ac 	bl	8002a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80026d8:	e192      	b.n	8002a00 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026da:	bf00      	nop
    return;
 80026dc:	e190      	b.n	8002a00 <HAL_UART_IRQHandler+0x5b8>
 80026de:	bf00      	nop
 80026e0:	04000120 	.word	0x04000120
 80026e4:	08003279 	.word	0x08003279

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	f040 814b 	bne.w	8002988 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80026f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026f6:	f003 0310 	and.w	r3, r3, #16
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 8144 	beq.w	8002988 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002704:	f003 0310 	and.w	r3, r3, #16
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 813d 	beq.w	8002988 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2210      	movs	r2, #16
 8002714:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002720:	2b40      	cmp	r3, #64	; 0x40
 8002722:	f040 80b5 	bne.w	8002890 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002732:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 8164 	beq.w	8002a04 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002746:	429a      	cmp	r2, r3
 8002748:	f080 815c 	bcs.w	8002a04 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002752:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	2b20      	cmp	r3, #32
 800275e:	f000 8086 	beq.w	800286e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800276a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800276e:	e853 3f00 	ldrex	r3, [r3]
 8002772:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002776:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800277a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800277e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800278c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002790:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002794:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002798:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800279c:	e841 2300 	strex	r3, r2, [r1]
 80027a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80027a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1da      	bne.n	8002762 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	3308      	adds	r3, #8
 80027b2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027b6:	e853 3f00 	ldrex	r3, [r3]
 80027ba:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80027bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027be:	f023 0301 	bic.w	r3, r3, #1
 80027c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3308      	adds	r3, #8
 80027cc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027d0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80027d4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80027d8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80027dc:	e841 2300 	strex	r3, r2, [r1]
 80027e0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80027e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1e1      	bne.n	80027ac <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3308      	adds	r3, #8
 80027ee:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027f2:	e853 3f00 	ldrex	r3, [r3]
 80027f6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80027f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	3308      	adds	r3, #8
 8002808:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800280c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800280e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002810:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002812:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002814:	e841 2300 	strex	r3, r2, [r1]
 8002818:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800281a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1e3      	bne.n	80027e8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2220      	movs	r2, #32
 8002824:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002836:	e853 3f00 	ldrex	r3, [r3]
 800283a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800283c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800283e:	f023 0310 	bic.w	r3, r3, #16
 8002842:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	461a      	mov	r2, r3
 800284c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002850:	65bb      	str	r3, [r7, #88]	; 0x58
 8002852:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002854:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002856:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002858:	e841 2300 	strex	r3, r2, [r1]
 800285c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800285e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1e4      	bne.n	800282e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002868:	4618      	mov	r0, r3
 800286a:	f7fe f884 	bl	8000976 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2202      	movs	r2, #2
 8002872:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002880:	b29b      	uxth	r3, r3
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	b29b      	uxth	r3, r3
 8002886:	4619      	mov	r1, r3
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 f8d7 	bl	8002a3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800288e:	e0b9      	b.n	8002a04 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800289c:	b29b      	uxth	r3, r3
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 80ab 	beq.w	8002a08 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80028b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 80a6 	beq.w	8002a08 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028c4:	e853 3f00 	ldrex	r3, [r3]
 80028c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80028ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028de:	647b      	str	r3, [r7, #68]	; 0x44
 80028e0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80028e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80028e6:	e841 2300 	strex	r3, r2, [r1]
 80028ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80028ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1e4      	bne.n	80028bc <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	3308      	adds	r3, #8
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fc:	e853 3f00 	ldrex	r3, [r3]
 8002900:	623b      	str	r3, [r7, #32]
   return(result);
 8002902:	6a3b      	ldr	r3, [r7, #32]
 8002904:	f023 0301 	bic.w	r3, r3, #1
 8002908:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3308      	adds	r3, #8
 8002912:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002916:	633a      	str	r2, [r7, #48]	; 0x30
 8002918:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800291c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800291e:	e841 2300 	strex	r3, r2, [r1]
 8002922:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1e3      	bne.n	80028f2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2220      	movs	r2, #32
 800292e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	e853 3f00 	ldrex	r3, [r3]
 800294a:	60fb      	str	r3, [r7, #12]
   return(result);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f023 0310 	bic.w	r3, r3, #16
 8002952:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002960:	61fb      	str	r3, [r7, #28]
 8002962:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002964:	69b9      	ldr	r1, [r7, #24]
 8002966:	69fa      	ldr	r2, [r7, #28]
 8002968:	e841 2300 	strex	r3, r2, [r1]
 800296c:	617b      	str	r3, [r7, #20]
   return(result);
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1e4      	bne.n	800293e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2202      	movs	r2, #2
 8002978:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800297a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800297e:	4619      	mov	r1, r3
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 f85b 	bl	8002a3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002986:	e03f      	b.n	8002a08 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800298c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00e      	beq.n	80029b2 <HAL_UART_IRQHandler+0x56a>
 8002994:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002998:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80029a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fe4c 	bl	8003648 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80029b0:	e02d      	b.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80029b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00e      	beq.n	80029dc <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80029be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d008      	beq.n	80029dc <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d01c      	beq.n	8002a0c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	4798      	blx	r3
    }
    return;
 80029da:	e017      	b.n	8002a0c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80029dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d012      	beq.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
 80029e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00c      	beq.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 fc55 	bl	80032a4 <UART_EndTransmit_IT>
    return;
 80029fa:	e008      	b.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
      return;
 80029fc:	bf00      	nop
 80029fe:	e006      	b.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
    return;
 8002a00:	bf00      	nop
 8002a02:	e004      	b.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
      return;
 8002a04:	bf00      	nop
 8002a06:	e002      	b.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
      return;
 8002a08:	bf00      	nop
 8002a0a:	e000      	b.n	8002a0e <HAL_UART_IRQHandler+0x5c6>
    return;
 8002a0c:	bf00      	nop
  }

}
 8002a0e:	37e8      	adds	r7, #232	; 0xe8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b088      	sub	sp, #32
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	69db      	ldr	r3, [r3, #28]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	4b8a      	ldr	r3, [pc, #552]	; (8002ca8 <UART_SetConfig+0x254>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6812      	ldr	r2, [r2, #0]
 8002a86:	6979      	ldr	r1, [r7, #20]
 8002a88:	430b      	orrs	r3, r1
 8002a8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	697a      	ldr	r2, [r7, #20]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a78      	ldr	r2, [pc, #480]	; (8002cac <UART_SetConfig+0x258>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d120      	bne.n	8002b12 <UART_SetConfig+0xbe>
 8002ad0:	4b77      	ldr	r3, [pc, #476]	; (8002cb0 <UART_SetConfig+0x25c>)
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad4:	f003 0303 	and.w	r3, r3, #3
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d817      	bhi.n	8002b0c <UART_SetConfig+0xb8>
 8002adc:	a201      	add	r2, pc, #4	; (adr r2, 8002ae4 <UART_SetConfig+0x90>)
 8002ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae2:	bf00      	nop
 8002ae4:	08002af5 	.word	0x08002af5
 8002ae8:	08002b01 	.word	0x08002b01
 8002aec:	08002b07 	.word	0x08002b07
 8002af0:	08002afb 	.word	0x08002afb
 8002af4:	2300      	movs	r3, #0
 8002af6:	77fb      	strb	r3, [r7, #31]
 8002af8:	e01d      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002afa:	2302      	movs	r3, #2
 8002afc:	77fb      	strb	r3, [r7, #31]
 8002afe:	e01a      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002b00:	2304      	movs	r3, #4
 8002b02:	77fb      	strb	r3, [r7, #31]
 8002b04:	e017      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002b06:	2308      	movs	r3, #8
 8002b08:	77fb      	strb	r3, [r7, #31]
 8002b0a:	e014      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002b0c:	2310      	movs	r3, #16
 8002b0e:	77fb      	strb	r3, [r7, #31]
 8002b10:	e011      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a67      	ldr	r2, [pc, #412]	; (8002cb4 <UART_SetConfig+0x260>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d102      	bne.n	8002b22 <UART_SetConfig+0xce>
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	77fb      	strb	r3, [r7, #31]
 8002b20:	e009      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a64      	ldr	r2, [pc, #400]	; (8002cb8 <UART_SetConfig+0x264>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d102      	bne.n	8002b32 <UART_SetConfig+0xde>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	77fb      	strb	r3, [r7, #31]
 8002b30:	e001      	b.n	8002b36 <UART_SetConfig+0xe2>
 8002b32:	2310      	movs	r3, #16
 8002b34:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b3e:	d15a      	bne.n	8002bf6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002b40:	7ffb      	ldrb	r3, [r7, #31]
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d827      	bhi.n	8002b96 <UART_SetConfig+0x142>
 8002b46:	a201      	add	r2, pc, #4	; (adr r2, 8002b4c <UART_SetConfig+0xf8>)
 8002b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4c:	08002b71 	.word	0x08002b71
 8002b50:	08002b79 	.word	0x08002b79
 8002b54:	08002b81 	.word	0x08002b81
 8002b58:	08002b97 	.word	0x08002b97
 8002b5c:	08002b87 	.word	0x08002b87
 8002b60:	08002b97 	.word	0x08002b97
 8002b64:	08002b97 	.word	0x08002b97
 8002b68:	08002b97 	.word	0x08002b97
 8002b6c:	08002b8f 	.word	0x08002b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b70:	f7ff f9e4 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 8002b74:	61b8      	str	r0, [r7, #24]
        break;
 8002b76:	e013      	b.n	8002ba0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b78:	f7ff fa02 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002b7c:	61b8      	str	r0, [r7, #24]
        break;
 8002b7e:	e00f      	b.n	8002ba0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b80:	4b4e      	ldr	r3, [pc, #312]	; (8002cbc <UART_SetConfig+0x268>)
 8002b82:	61bb      	str	r3, [r7, #24]
        break;
 8002b84:	e00c      	b.n	8002ba0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b86:	f7ff f963 	bl	8001e50 <HAL_RCC_GetSysClockFreq>
 8002b8a:	61b8      	str	r0, [r7, #24]
        break;
 8002b8c:	e008      	b.n	8002ba0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b92:	61bb      	str	r3, [r7, #24]
        break;
 8002b94:	e004      	b.n	8002ba0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	77bb      	strb	r3, [r7, #30]
        break;
 8002b9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d074      	beq.n	8002c90 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	005a      	lsls	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	085b      	lsrs	r3, r3, #1
 8002bb0:	441a      	add	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	2b0f      	cmp	r3, #15
 8002bc0:	d916      	bls.n	8002bf0 <UART_SetConfig+0x19c>
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc8:	d212      	bcs.n	8002bf0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	f023 030f 	bic.w	r3, r3, #15
 8002bd2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	085b      	lsrs	r3, r3, #1
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	89fb      	ldrh	r3, [r7, #14]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	89fa      	ldrh	r2, [r7, #14]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	e04f      	b.n	8002c90 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	77bb      	strb	r3, [r7, #30]
 8002bf4:	e04c      	b.n	8002c90 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002bf6:	7ffb      	ldrb	r3, [r7, #31]
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d828      	bhi.n	8002c4e <UART_SetConfig+0x1fa>
 8002bfc:	a201      	add	r2, pc, #4	; (adr r2, 8002c04 <UART_SetConfig+0x1b0>)
 8002bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c02:	bf00      	nop
 8002c04:	08002c29 	.word	0x08002c29
 8002c08:	08002c31 	.word	0x08002c31
 8002c0c:	08002c39 	.word	0x08002c39
 8002c10:	08002c4f 	.word	0x08002c4f
 8002c14:	08002c3f 	.word	0x08002c3f
 8002c18:	08002c4f 	.word	0x08002c4f
 8002c1c:	08002c4f 	.word	0x08002c4f
 8002c20:	08002c4f 	.word	0x08002c4f
 8002c24:	08002c47 	.word	0x08002c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c28:	f7ff f988 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 8002c2c:	61b8      	str	r0, [r7, #24]
        break;
 8002c2e:	e013      	b.n	8002c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c30:	f7ff f9a6 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002c34:	61b8      	str	r0, [r7, #24]
        break;
 8002c36:	e00f      	b.n	8002c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c38:	4b20      	ldr	r3, [pc, #128]	; (8002cbc <UART_SetConfig+0x268>)
 8002c3a:	61bb      	str	r3, [r7, #24]
        break;
 8002c3c:	e00c      	b.n	8002c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c3e:	f7ff f907 	bl	8001e50 <HAL_RCC_GetSysClockFreq>
 8002c42:	61b8      	str	r0, [r7, #24]
        break;
 8002c44:	e008      	b.n	8002c58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c4a:	61bb      	str	r3, [r7, #24]
        break;
 8002c4c:	e004      	b.n	8002c58 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	77bb      	strb	r3, [r7, #30]
        break;
 8002c56:	bf00      	nop
    }

    if (pclk != 0U)
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d018      	beq.n	8002c90 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	085a      	lsrs	r2, r3, #1
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	441a      	add	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	2b0f      	cmp	r3, #15
 8002c76:	d909      	bls.n	8002c8c <UART_SetConfig+0x238>
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c7e:	d205      	bcs.n	8002c8c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	e001      	b.n	8002c90 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002c9c:	7fbb      	ldrb	r3, [r7, #30]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3720      	adds	r7, #32
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	efff69f3 	.word	0xefff69f3
 8002cac:	40013800 	.word	0x40013800
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40004400 	.word	0x40004400
 8002cb8:	40004800 	.word	0x40004800
 8002cbc:	007a1200 	.word	0x007a1200

08002cc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00a      	beq.n	8002cea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00a      	beq.n	8002d0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00a      	beq.n	8002d2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00a      	beq.n	8002d50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00a      	beq.n	8002d72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00a      	beq.n	8002d94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01a      	beq.n	8002dd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dbe:	d10a      	bne.n	8002dd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00a      	beq.n	8002df8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	605a      	str	r2, [r3, #4]
  }
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b098      	sub	sp, #96	; 0x60
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e14:	f7fd fc92 	bl	800073c <HAL_GetTick>
 8002e18:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b08      	cmp	r3, #8
 8002e26:	d12e      	bne.n	8002e86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e30:	2200      	movs	r2, #0
 8002e32:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f88c 	bl	8002f54 <UART_WaitOnFlagUntilTimeout>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d021      	beq.n	8002e86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e4a:	e853 3f00 	ldrex	r3, [r3]
 8002e4e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e56:	653b      	str	r3, [r7, #80]	; 0x50
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e60:	647b      	str	r3, [r7, #68]	; 0x44
 8002e62:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002e66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e68:	e841 2300 	strex	r3, r2, [r1]
 8002e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1e6      	bne.n	8002e42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2220      	movs	r2, #32
 8002e78:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e062      	b.n	8002f4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d149      	bne.n	8002f28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f856 	bl	8002f54 <UART_WaitOnFlagUntilTimeout>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d03c      	beq.n	8002f28 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	e853 3f00 	ldrex	r3, [r3]
 8002eba:	623b      	str	r3, [r7, #32]
   return(result);
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ecc:	633b      	str	r3, [r7, #48]	; 0x30
 8002ece:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ed2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ed4:	e841 2300 	strex	r3, r2, [r1]
 8002ed8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e6      	bne.n	8002eae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3308      	adds	r3, #8
 8002ee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	e853 3f00 	ldrex	r3, [r3]
 8002eee:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f023 0301 	bic.w	r3, r3, #1
 8002ef6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3308      	adds	r3, #8
 8002efe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f00:	61fa      	str	r2, [r7, #28]
 8002f02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f04:	69b9      	ldr	r1, [r7, #24]
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e5      	bne.n	8002ee0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2220      	movs	r2, #32
 8002f18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e011      	b.n	8002f4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2220      	movs	r2, #32
 8002f32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3758      	adds	r7, #88	; 0x58
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	603b      	str	r3, [r7, #0]
 8002f60:	4613      	mov	r3, r2
 8002f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f64:	e049      	b.n	8002ffa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6c:	d045      	beq.n	8002ffa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f6e:	f7fd fbe5 	bl	800073c <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d302      	bcc.n	8002f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e048      	b.n	800301a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d031      	beq.n	8002ffa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d110      	bne.n	8002fc6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2208      	movs	r2, #8
 8002faa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 f8ff 	bl	80031b0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2208      	movs	r2, #8
 8002fb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e029      	b.n	800301a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fd4:	d111      	bne.n	8002ffa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 f8e5 	bl	80031b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e00f      	b.n	800301a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	69da      	ldr	r2, [r3, #28]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4013      	ands	r3, r2
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	429a      	cmp	r2, r3
 8003008:	bf0c      	ite	eq
 800300a:	2301      	moveq	r3, #1
 800300c:	2300      	movne	r3, #0
 800300e:	b2db      	uxtb	r3, r3
 8003010:	461a      	mov	r2, r3
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	429a      	cmp	r2, r3
 8003016:	d0a6      	beq.n	8002f66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003024:	b480      	push	{r7}
 8003026:	b097      	sub	sp, #92	; 0x5c
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	4613      	mov	r3, r2
 8003030:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	68ba      	ldr	r2, [r7, #8]
 8003036:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	88fa      	ldrh	r2, [r7, #6]
 800303c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	88fa      	ldrh	r2, [r7, #6]
 8003044:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003056:	d10e      	bne.n	8003076 <UART_Start_Receive_IT+0x52>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d105      	bne.n	800306c <UART_Start_Receive_IT+0x48>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003066:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800306a:	e02d      	b.n	80030c8 <UART_Start_Receive_IT+0xa4>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	22ff      	movs	r2, #255	; 0xff
 8003070:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003074:	e028      	b.n	80030c8 <UART_Start_Receive_IT+0xa4>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10d      	bne.n	800309a <UART_Start_Receive_IT+0x76>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d104      	bne.n	8003090 <UART_Start_Receive_IT+0x6c>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	22ff      	movs	r2, #255	; 0xff
 800308a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800308e:	e01b      	b.n	80030c8 <UART_Start_Receive_IT+0xa4>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	227f      	movs	r2, #127	; 0x7f
 8003094:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003098:	e016      	b.n	80030c8 <UART_Start_Receive_IT+0xa4>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030a2:	d10d      	bne.n	80030c0 <UART_Start_Receive_IT+0x9c>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d104      	bne.n	80030b6 <UART_Start_Receive_IT+0x92>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	227f      	movs	r2, #127	; 0x7f
 80030b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030b4:	e008      	b.n	80030c8 <UART_Start_Receive_IT+0xa4>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	223f      	movs	r2, #63	; 0x3f
 80030ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030be:	e003      	b.n	80030c8 <UART_Start_Receive_IT+0xa4>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2222      	movs	r2, #34	; 0x22
 80030d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3308      	adds	r3, #8
 80030de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80030e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	657b      	str	r3, [r7, #84]	; 0x54
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	3308      	adds	r3, #8
 80030f6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80030f8:	64ba      	str	r2, [r7, #72]	; 0x48
 80030fa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80030fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003100:	e841 2300 	strex	r3, r2, [r1]
 8003104:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003106:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1e5      	bne.n	80030d8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003114:	d107      	bne.n	8003126 <UART_Start_Receive_IT+0x102>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d103      	bne.n	8003126 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4a21      	ldr	r2, [pc, #132]	; (80031a8 <UART_Start_Receive_IT+0x184>)
 8003122:	669a      	str	r2, [r3, #104]	; 0x68
 8003124:	e002      	b.n	800312c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	4a20      	ldr	r2, [pc, #128]	; (80031ac <UART_Start_Receive_IT+0x188>)
 800312a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d019      	beq.n	8003168 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800313c:	e853 3f00 	ldrex	r3, [r3]
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003144:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003148:	64fb      	str	r3, [r7, #76]	; 0x4c
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003152:	637b      	str	r3, [r7, #52]	; 0x34
 8003154:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003156:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003158:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800315a:	e841 2300 	strex	r3, r2, [r1]
 800315e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1e6      	bne.n	8003134 <UART_Start_Receive_IT+0x110>
 8003166:	e018      	b.n	800319a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	e853 3f00 	ldrex	r3, [r3]
 8003174:	613b      	str	r3, [r7, #16]
   return(result);
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	f043 0320 	orr.w	r3, r3, #32
 800317c:	653b      	str	r3, [r7, #80]	; 0x50
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003186:	623b      	str	r3, [r7, #32]
 8003188:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318a:	69f9      	ldr	r1, [r7, #28]
 800318c:	6a3a      	ldr	r2, [r7, #32]
 800318e:	e841 2300 	strex	r3, r2, [r1]
 8003192:	61bb      	str	r3, [r7, #24]
   return(result);
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1e6      	bne.n	8003168 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	375c      	adds	r7, #92	; 0x5c
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	080034a1 	.word	0x080034a1
 80031ac:	080032f9 	.word	0x080032f9

080031b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b095      	sub	sp, #84	; 0x54
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031c0:	e853 3f00 	ldrex	r3, [r3]
 80031c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80031c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80031cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031d6:	643b      	str	r3, [r7, #64]	; 0x40
 80031d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80031dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031de:	e841 2300 	strex	r3, r2, [r1]
 80031e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80031e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1e6      	bne.n	80031b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3308      	adds	r3, #8
 80031f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f2:	6a3b      	ldr	r3, [r7, #32]
 80031f4:	e853 3f00 	ldrex	r3, [r3]
 80031f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	64bb      	str	r3, [r7, #72]	; 0x48
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	3308      	adds	r3, #8
 8003208:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800320a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800320c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003210:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003212:	e841 2300 	strex	r3, r2, [r1]
 8003216:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1e5      	bne.n	80031ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003222:	2b01      	cmp	r3, #1
 8003224:	d118      	bne.n	8003258 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	e853 3f00 	ldrex	r3, [r3]
 8003232:	60bb      	str	r3, [r7, #8]
   return(result);
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f023 0310 	bic.w	r3, r3, #16
 800323a:	647b      	str	r3, [r7, #68]	; 0x44
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	461a      	mov	r2, r3
 8003242:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003244:	61bb      	str	r3, [r7, #24]
 8003246:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003248:	6979      	ldr	r1, [r7, #20]
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	e841 2300 	strex	r3, r2, [r1]
 8003250:	613b      	str	r3, [r7, #16]
   return(result);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1e6      	bne.n	8003226 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2220      	movs	r2, #32
 800325c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800326c:	bf00      	nop
 800326e:	3754      	adds	r7, #84	; 0x54
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003284:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f7ff fbc6 	bl	8002a28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800329c:	bf00      	nop
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	e853 3f00 	ldrex	r3, [r3]
 80032b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	61bb      	str	r3, [r7, #24]
 80032cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ce:	6979      	ldr	r1, [r7, #20]
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	e841 2300 	strex	r3, r2, [r1]
 80032d6:	613b      	str	r3, [r7, #16]
   return(result);
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1e6      	bne.n	80032ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2220      	movs	r2, #32
 80032e2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff fb92 	bl	8002a14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032f0:	bf00      	nop
 80032f2:	3720      	adds	r7, #32
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b09c      	sub	sp, #112	; 0x70
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003306:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003310:	2b22      	cmp	r3, #34	; 0x22
 8003312:	f040 80b9 	bne.w	8003488 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800331c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003320:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003324:	b2d9      	uxtb	r1, r3
 8003326:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800332a:	b2da      	uxtb	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	400a      	ands	r2, r1
 8003332:	b2d2      	uxtb	r2, r2
 8003334:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333a:	1c5a      	adds	r2, r3, #1
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	f040 809c 	bne.w	8003498 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003366:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003368:	e853 3f00 	ldrex	r3, [r3]
 800336c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800336e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003370:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003374:	66bb      	str	r3, [r7, #104]	; 0x68
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800337e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003380:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003382:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003384:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003386:	e841 2300 	strex	r3, r2, [r1]
 800338a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800338c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1e6      	bne.n	8003360 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	3308      	adds	r3, #8
 8003398:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800339a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339c:	e853 3f00 	ldrex	r3, [r3]
 80033a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80033a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033a4:	f023 0301 	bic.w	r3, r3, #1
 80033a8:	667b      	str	r3, [r7, #100]	; 0x64
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	3308      	adds	r3, #8
 80033b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80033b2:	647a      	str	r2, [r7, #68]	; 0x44
 80033b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80033b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033ba:	e841 2300 	strex	r3, r2, [r1]
 80033be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80033c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1e5      	bne.n	8003392 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2220      	movs	r2, #32
 80033ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d018      	beq.n	800341a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f0:	e853 3f00 	ldrex	r3, [r3]
 80033f4:	623b      	str	r3, [r7, #32]
   return(result);
 80033f6:	6a3b      	ldr	r3, [r7, #32]
 80033f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033fc:	663b      	str	r3, [r7, #96]	; 0x60
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003406:	633b      	str	r3, [r7, #48]	; 0x30
 8003408:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800340a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800340c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800340e:	e841 2300 	strex	r3, r2, [r1]
 8003412:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1e6      	bne.n	80033e8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800341e:	2b01      	cmp	r3, #1
 8003420:	d12e      	bne.n	8003480 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	e853 3f00 	ldrex	r3, [r3]
 8003434:	60fb      	str	r3, [r7, #12]
   return(result);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f023 0310 	bic.w	r3, r3, #16
 800343c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003446:	61fb      	str	r3, [r7, #28]
 8003448:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800344a:	69b9      	ldr	r1, [r7, #24]
 800344c:	69fa      	ldr	r2, [r7, #28]
 800344e:	e841 2300 	strex	r3, r2, [r1]
 8003452:	617b      	str	r3, [r7, #20]
   return(result);
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1e6      	bne.n	8003428 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b10      	cmp	r3, #16
 8003466:	d103      	bne.n	8003470 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2210      	movs	r2, #16
 800346e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003476:	4619      	mov	r1, r3
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff fadf 	bl	8002a3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800347e:	e00b      	b.n	8003498 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7fc ffc9 	bl	8000418 <HAL_UART_RxCpltCallback>
}
 8003486:	e007      	b.n	8003498 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	699a      	ldr	r2, [r3, #24]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0208 	orr.w	r2, r2, #8
 8003496:	619a      	str	r2, [r3, #24]
}
 8003498:	bf00      	nop
 800349a:	3770      	adds	r7, #112	; 0x70
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b09c      	sub	sp, #112	; 0x70
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80034ae:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034b8:	2b22      	cmp	r3, #34	; 0x22
 80034ba:	f040 80b9 	bne.w	8003630 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034c4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034cc:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80034ce:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80034d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80034d6:	4013      	ands	r3, r2
 80034d8:	b29a      	uxth	r2, r3
 80034da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034dc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e2:	1c9a      	adds	r2, r3, #2
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003500:	b29b      	uxth	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	f040 809c 	bne.w	8003640 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800350e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003510:	e853 3f00 	ldrex	r3, [r3]
 8003514:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003516:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003518:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800351c:	667b      	str	r3, [r7, #100]	; 0x64
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003526:	657b      	str	r3, [r7, #84]	; 0x54
 8003528:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800352a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800352c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800352e:	e841 2300 	strex	r3, r2, [r1]
 8003532:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1e6      	bne.n	8003508 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3308      	adds	r3, #8
 8003540:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003544:	e853 3f00 	ldrex	r3, [r3]
 8003548:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	f023 0301 	bic.w	r3, r3, #1
 8003550:	663b      	str	r3, [r7, #96]	; 0x60
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	3308      	adds	r3, #8
 8003558:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800355a:	643a      	str	r2, [r7, #64]	; 0x40
 800355c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003560:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003562:	e841 2300 	strex	r3, r2, [r1]
 8003566:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1e5      	bne.n	800353a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2220      	movs	r2, #32
 8003572:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d018      	beq.n	80035c2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	e853 3f00 	ldrex	r3, [r3]
 800359c:	61fb      	str	r3, [r7, #28]
   return(result);
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80035a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	461a      	mov	r2, r3
 80035ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035b6:	e841 2300 	strex	r3, r2, [r1]
 80035ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1e6      	bne.n	8003590 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d12e      	bne.n	8003628 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	e853 3f00 	ldrex	r3, [r3]
 80035dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	f023 0310 	bic.w	r3, r3, #16
 80035e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035ee:	61bb      	str	r3, [r7, #24]
 80035f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f2:	6979      	ldr	r1, [r7, #20]
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	e841 2300 	strex	r3, r2, [r1]
 80035fa:	613b      	str	r3, [r7, #16]
   return(result);
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1e6      	bne.n	80035d0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	69db      	ldr	r3, [r3, #28]
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2b10      	cmp	r3, #16
 800360e:	d103      	bne.n	8003618 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2210      	movs	r2, #16
 8003616:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800361e:	4619      	mov	r1, r3
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff fa0b 	bl	8002a3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003626:	e00b      	b.n	8003640 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7fc fef5 	bl	8000418 <HAL_UART_RxCpltCallback>
}
 800362e:	e007      	b.n	8003640 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	699a      	ldr	r2, [r3, #24]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0208 	orr.w	r2, r2, #8
 800363e:	619a      	str	r2, [r3, #24]
}
 8003640:	bf00      	nop
 8003642:	3770      	adds	r7, #112	; 0x70
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <__libc_init_array>:
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	4d0d      	ldr	r5, [pc, #52]	; (8003694 <__libc_init_array+0x38>)
 8003660:	4c0d      	ldr	r4, [pc, #52]	; (8003698 <__libc_init_array+0x3c>)
 8003662:	1b64      	subs	r4, r4, r5
 8003664:	10a4      	asrs	r4, r4, #2
 8003666:	2600      	movs	r6, #0
 8003668:	42a6      	cmp	r6, r4
 800366a:	d109      	bne.n	8003680 <__libc_init_array+0x24>
 800366c:	4d0b      	ldr	r5, [pc, #44]	; (800369c <__libc_init_array+0x40>)
 800366e:	4c0c      	ldr	r4, [pc, #48]	; (80036a0 <__libc_init_array+0x44>)
 8003670:	f000 f820 	bl	80036b4 <_init>
 8003674:	1b64      	subs	r4, r4, r5
 8003676:	10a4      	asrs	r4, r4, #2
 8003678:	2600      	movs	r6, #0
 800367a:	42a6      	cmp	r6, r4
 800367c:	d105      	bne.n	800368a <__libc_init_array+0x2e>
 800367e:	bd70      	pop	{r4, r5, r6, pc}
 8003680:	f855 3b04 	ldr.w	r3, [r5], #4
 8003684:	4798      	blx	r3
 8003686:	3601      	adds	r6, #1
 8003688:	e7ee      	b.n	8003668 <__libc_init_array+0xc>
 800368a:	f855 3b04 	ldr.w	r3, [r5], #4
 800368e:	4798      	blx	r3
 8003690:	3601      	adds	r6, #1
 8003692:	e7f2      	b.n	800367a <__libc_init_array+0x1e>
 8003694:	08003714 	.word	0x08003714
 8003698:	08003714 	.word	0x08003714
 800369c:	08003714 	.word	0x08003714
 80036a0:	08003718 	.word	0x08003718

080036a4 <memset>:
 80036a4:	4402      	add	r2, r0
 80036a6:	4603      	mov	r3, r0
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d100      	bne.n	80036ae <memset+0xa>
 80036ac:	4770      	bx	lr
 80036ae:	f803 1b01 	strb.w	r1, [r3], #1
 80036b2:	e7f9      	b.n	80036a8 <memset+0x4>

080036b4 <_init>:
 80036b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b6:	bf00      	nop
 80036b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ba:	bc08      	pop	{r3}
 80036bc:	469e      	mov	lr, r3
 80036be:	4770      	bx	lr

080036c0 <_fini>:
 80036c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036c2:	bf00      	nop
 80036c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036c6:	bc08      	pop	{r3}
 80036c8:	469e      	mov	lr, r3
 80036ca:	4770      	bx	lr
