#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 23 23:41:39 2021
# Process ID: 14108
# Current directory: C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18968 C:\Users\raoab\OneDrive\Desktop\IMPORTANT FILES\Verilog\ATM Machine\ATM_Machine.xpr
# Log file: C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/vivado.log
# Journal file: C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/mamughal/Desktop/ATM_Machine' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1275.227 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_Module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.535 ; gain = 2.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:1]
	Parameter zero bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Binary_BCD_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Shift_Add_3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (2#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Shift_Add_3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (3#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Binary_BCD_Converter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:32]
INFO: [Synth 8-6157] synthesizing module 'four_to_one_Mux' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/four_to_one_Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_to_one_Mux' (4#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/four_to_one_Mux.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'C' does not match port width (2) of module 'four_to_one_Mux' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:34]
INFO: [Synth 8-6157] synthesizing module 'SlowClock_100Hz' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/SlowClock_100Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock_100Hz' (5#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/SlowClock_100Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_counter' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/eight_bit_counter.v:16]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_counter' (6#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/eight_bit_counter.v:16]
WARNING: [Synth 8-689] width (2) of port connection 'Q' does not match port width (8) of module 'eight_bit_counter' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:38]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (7#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_Seven_Segment' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Seven_Segment' (8#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'Deposit' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Deposit.v:23]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Deposit' (9#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Deposit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Withdraw' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Withdraw.v:23]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Withdraw' (10#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Withdraw.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (11#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ATM' [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/ATM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ATM' (12#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/ATM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (13#1) [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.148 ; gain = 69.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.148 ; gain = 69.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.148 ; gain = 69.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1345.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/raoab/OneDrive/Desktop/IMPORTANT FILES/Verilog/ATM Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1428.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 1569.266 ; gain = 294.039
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:29 . Memory (MB): peak = 1569.266 ; gain = 294.039
close_design
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 23 23:47:50 2021...
