{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.09999999999999999,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 1.4,
          "width": 1.8
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.5,
        "silk_text_size_v": 0.5,
        "silk_text_thickness": 0.09999999999999999,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": true,
          "min_clearance": 0.127
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.19,
          "via_gap": 0.19,
          "width": 0.1
        },
        {
          "gap": 0.2,
          "via_gap": 0.2,
          "width": 0.13
        }
      ],
      "drc_exclusions": [
        "copper_edge_clearance|123650000|115781800|00000000-0000-0000-0000-00005e9f306a|ac77cd9d-82ab-4d9a-bff0-01c97a3239ec",
        "copper_edge_clearance|123650000|117701800|00000000-0000-0000-0000-00005e9f306a|47c188b2-a83a-403b-8541-46e49fba3a00",
        "courtyards_overlap|179000001|129400001|00000000-0000-0000-0000-00005ca1bd9a|00000000-0000-0000-0000-0000623104ad",
        "courtyards_overlap|198150001|185215001|00000000-0000-0000-0000-00005c6f7a3a|00000000-0000-0000-0000-000062310493",
        "courtyards_overlap|267086487|182950001|00000000-0000-0000-0000-00005f0e5728|00000000-0000-0000-0000-0000622a1216"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "ignore",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.09995,
        "min_hole_clearance": 0.19999999999999998,
        "min_hole_to_hole": 0.19999999999999998,
        "min_microvia_diameter": 0.35,
        "min_microvia_drill": 0.127,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.152,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.35,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.112,
        0.127,
        0.2,
        0.254,
        0.4
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.35,
          "drill": 0.152
        },
        {
          "diameter": 0.35,
          "drill": 0.152
        },
        {
          "diameter": 0.6,
          "drill": 0.35
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "ignore",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "Marble.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.102,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.13,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.102,
        "via_diameter": 0.35,
        "via_drill": 0.152,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.102,
        "diff_pair_gap": 0.19,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "DDR",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.135,
        "via_diameter": 0.35,
        "via_drill": 0.152,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.19,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "FMC",
        "nets": [
          "/FMC_1/FMC1_CLK0_M2C_N",
          "/FMC_1/FMC1_CLK0_M2C_P",
          "/FMC_1/FMC1_CLK1_M2C_N",
          "/FMC_1/FMC1_CLK1_M2C_P",
          "/FMC_1/FMC1_GBTCLK0_M2C_N",
          "/FMC_1/FMC1_GBTCLK0_M2C_P",
          "/FMC_2/FMC2_CLK0_M2C_N",
          "/FMC_2/FMC2_CLK0_M2C_P",
          "/FMC_2/FMC2_CLK1_M2C_N",
          "/FMC_2/FMC2_CLK1_M2C_P",
          "/FMC_2/FMC2_GBTCLK0_M2C_N",
          "/FMC_2/FMC2_GBTCLK0_M2C_P",
          "FMC1_LA_0_N",
          "FMC1_LA_0_P",
          "FMC1_LA_10_N",
          "FMC1_LA_10_P",
          "FMC1_LA_11_N",
          "FMC1_LA_11_P",
          "FMC1_LA_12_N",
          "FMC1_LA_12_P",
          "FMC1_LA_13_N",
          "FMC1_LA_13_P",
          "FMC1_LA_14_N",
          "FMC1_LA_14_P",
          "FMC1_LA_15_N",
          "FMC1_LA_15_P",
          "FMC1_LA_16_N",
          "FMC1_LA_16_P",
          "FMC1_LA_17_N",
          "FMC1_LA_17_P",
          "FMC1_LA_18_N",
          "FMC1_LA_18_P",
          "FMC1_LA_19_N",
          "FMC1_LA_19_P",
          "FMC1_LA_1_N",
          "FMC1_LA_1_P",
          "FMC1_LA_20_N",
          "FMC1_LA_20_P",
          "FMC1_LA_21_N",
          "FMC1_LA_21_P",
          "FMC1_LA_22_N",
          "FMC1_LA_22_P",
          "FMC1_LA_23_N",
          "FMC1_LA_23_P",
          "FMC1_LA_24_N",
          "FMC1_LA_24_P",
          "FMC1_LA_25_N",
          "FMC1_LA_25_P",
          "FMC1_LA_26_N",
          "FMC1_LA_26_P",
          "FMC1_LA_27_N",
          "FMC1_LA_27_P",
          "FMC1_LA_28_N",
          "FMC1_LA_28_P",
          "FMC1_LA_29_N",
          "FMC1_LA_29_P",
          "FMC1_LA_2_N",
          "FMC1_LA_2_P",
          "FMC1_LA_30_N",
          "FMC1_LA_30_P",
          "FMC1_LA_31_N",
          "FMC1_LA_31_P",
          "FMC1_LA_32_N",
          "FMC1_LA_32_P",
          "FMC1_LA_33_N",
          "FMC1_LA_33_P",
          "FMC1_LA_3_N",
          "FMC1_LA_3_P",
          "FMC1_LA_4_N",
          "FMC1_LA_4_P",
          "FMC1_LA_5_N",
          "FMC1_LA_5_P",
          "FMC1_LA_6_N",
          "FMC1_LA_6_P",
          "FMC1_LA_7_N",
          "FMC1_LA_7_P",
          "FMC1_LA_8_N",
          "FMC1_LA_8_P",
          "FMC1_LA_9_N",
          "FMC1_LA_9_P",
          "FMC2_HA00_CC_N",
          "FMC2_HA00_CC_P",
          "FMC2_HA01_CC_N",
          "FMC2_HA01_CC_P",
          "FMC2_HA02_N",
          "FMC2_HA02_P",
          "FMC2_HA03_N",
          "FMC2_HA03_P",
          "FMC2_HA04_N",
          "FMC2_HA04_P",
          "FMC2_HA05_N",
          "FMC2_HA05_P",
          "FMC2_HA06_N",
          "FMC2_HA06_P",
          "FMC2_HA07_N",
          "FMC2_HA07_P",
          "FMC2_HA08_N",
          "FMC2_HA08_P",
          "FMC2_HA09_N",
          "FMC2_HA09_P",
          "FMC2_HA10_N",
          "FMC2_HA10_P",
          "FMC2_HA11_N",
          "FMC2_HA11_P",
          "FMC2_HA12_N",
          "FMC2_HA12_P",
          "FMC2_HA13_N",
          "FMC2_HA13_P",
          "FMC2_HA14_N",
          "FMC2_HA14_P",
          "FMC2_HA15_N",
          "FMC2_HA15_P",
          "FMC2_HA16_N",
          "FMC2_HA16_P",
          "FMC2_HA17_CC_N",
          "FMC2_HA17_CC_P",
          "FMC2_HA18_N",
          "FMC2_HA18_P",
          "FMC2_HA19_N",
          "FMC2_HA19_P",
          "FMC2_HA20_N",
          "FMC2_HA20_P",
          "FMC2_HA21_N",
          "FMC2_HA21_P",
          "FMC2_HA22_N",
          "FMC2_HA22_P",
          "FMC2_HA23_N",
          "FMC2_HA23_P",
          "FMC2_LA_0_N",
          "FMC2_LA_0_P",
          "FMC2_LA_10_N",
          "FMC2_LA_10_P",
          "FMC2_LA_11_N",
          "FMC2_LA_11_P",
          "FMC2_LA_12_N",
          "FMC2_LA_12_P",
          "FMC2_LA_13_N",
          "FMC2_LA_13_P",
          "FMC2_LA_14_N",
          "FMC2_LA_14_P",
          "FMC2_LA_15_N",
          "FMC2_LA_15_P",
          "FMC2_LA_16_N",
          "FMC2_LA_16_P",
          "FMC2_LA_17_N",
          "FMC2_LA_17_P",
          "FMC2_LA_18_N",
          "FMC2_LA_18_P",
          "FMC2_LA_19_N",
          "FMC2_LA_19_P",
          "FMC2_LA_1_N",
          "FMC2_LA_1_P",
          "FMC2_LA_20_N",
          "FMC2_LA_20_P",
          "FMC2_LA_21_N",
          "FMC2_LA_21_P",
          "FMC2_LA_22_N",
          "FMC2_LA_22_P",
          "FMC2_LA_23_N",
          "FMC2_LA_23_P",
          "FMC2_LA_24_N",
          "FMC2_LA_24_P",
          "FMC2_LA_25_N",
          "FMC2_LA_25_P",
          "FMC2_LA_26_N",
          "FMC2_LA_26_P",
          "FMC2_LA_27_N",
          "FMC2_LA_27_P",
          "FMC2_LA_28_N",
          "FMC2_LA_28_P",
          "FMC2_LA_29_N",
          "FMC2_LA_29_P",
          "FMC2_LA_2_N",
          "FMC2_LA_2_P",
          "FMC2_LA_30_N",
          "FMC2_LA_30_P",
          "FMC2_LA_31_N",
          "FMC2_LA_31_P",
          "FMC2_LA_32_N",
          "FMC2_LA_32_P",
          "FMC2_LA_33_N",
          "FMC2_LA_33_P",
          "FMC2_LA_3_N",
          "FMC2_LA_3_P",
          "FMC2_LA_4_N",
          "FMC2_LA_4_P",
          "FMC2_LA_5_N",
          "FMC2_LA_5_P",
          "FMC2_LA_6_N",
          "FMC2_LA_6_P",
          "FMC2_LA_7_N",
          "FMC2_LA_7_P",
          "FMC2_LA_8_N",
          "FMC2_LA_8_P",
          "FMC2_LA_9_N",
          "FMC2_LA_9_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.35,
        "via_drill": 0.152,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.102,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "POWER",
        "nets": [
          "+12V",
          "+12V_FMC1",
          "+12V_FMC2",
          "+1V0",
          "+1V8",
          "+1V8_USB",
          "+2V5",
          "+3V3",
          "+3V3_CLEAN",
          "/FPGA/FPGA_PWR&MISC/GNDADC",
          "/FPGA/FPGA_PWR&MISC/VCCADC",
          "GND",
          "MGTAVCC",
          "MGTAVTT",
          "VCCAUX",
          "VCCAUXIO2V0",
          "VCCBRAM"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.381,
        "via_diameter": 0.35,
        "via_drill": 0.152,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "SE50",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.117,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.13,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "SE55DE100",
        "nets": [
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_RX_6_FMC_N",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_RX_6_FMC_P",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_RX_7_FMC_N",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_RX_7_FMC_P",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_TX_6_FMC_N",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_TX_6_FMC_P",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_TX_7_FMC_N",
          "/FPGA/FPGA_MGT/GBX_MUX/MGT_TX_7_FMC_P",
          "/FPGA/FPGA_MGT/MGT_CLK_0_N",
          "/FPGA/FPGA_MGT/MGT_CLK_0_P",
          "/FPGA/FPGA_MGT/MGT_CLK_1_N",
          "/FPGA/FPGA_MGT/MGT_CLK_1_P",
          "/FPGA/FPGA_MGT/MGT_CLK_2_N",
          "/FPGA/FPGA_MGT/MGT_CLK_2_P",
          "/FPGA/FPGA_MGT/MGT_CLK_3_N",
          "/FPGA/FPGA_MGT/MGT_CLK_3_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT0_CLK_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT0_CLK_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT0_CLK_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT0_CLK_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT1_CLK_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT1_CLK_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT1_CLK_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/EXT1_CLK_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC1_GBTCLK0_M2C_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC1_GBTCLK0_M2C_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC1_GBTCLK1_M2C_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC1_GBTCLK1_M2C_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC2_GBTCLK0_M2C_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC2_GBTCLK0_M2C_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC2_GBTCLK1_M2C_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FMC2_GBTCLK1_M2C_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FPGA_REF_CLK0_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/FPGA_REF_CLK0_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_0_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_0_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_1_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_1_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_2_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_2_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_3_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/MGT_CLK_3_C_P",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/SI570_CLK_C_N",
          "/FPGA/FPGA_MGT/MGT_CLK_Crosspoint/SI570_CLK_C_P",
          "/FPGA/FPGA_MGT/MGT_RX_4_N",
          "/FPGA/FPGA_MGT/MGT_RX_4_P",
          "/FPGA/FPGA_MGT/MGT_RX_5_N",
          "/FPGA/FPGA_MGT/MGT_RX_5_P",
          "/FPGA/FPGA_MGT/MGT_RX_6_N",
          "/FPGA/FPGA_MGT/MGT_RX_6_P",
          "/FPGA/FPGA_MGT/MGT_RX_7_N",
          "/FPGA/FPGA_MGT/MGT_RX_7_P",
          "/FPGA/FPGA_MGT/MGT_TX_4_N",
          "/FPGA/FPGA_MGT/MGT_TX_4_P",
          "/FPGA/FPGA_MGT/MGT_TX_5_N",
          "/FPGA/FPGA_MGT/MGT_TX_5_P",
          "/FPGA/FPGA_MGT/MGT_TX_6_N",
          "/FPGA/FPGA_MGT/MGT_TX_6_P",
          "/FPGA/FPGA_MGT/MGT_TX_7_N",
          "/FPGA/FPGA_MGT/MGT_TX_7_P",
          "FMC1_DP0_C2M_N",
          "FMC1_DP0_C2M_P",
          "FMC1_DP0_M2C_N",
          "FMC1_DP0_M2C_P",
          "FMC1_DP1_C2M_N",
          "FMC1_DP1_C2M_P",
          "FMC1_DP1_M2C_N",
          "FMC1_DP1_M2C_P",
          "FMC2_DP0_C2M_N",
          "FMC2_DP0_C2M_P",
          "FMC2_DP0_M2C_N",
          "FMC2_DP0_M2C_P",
          "FMC2_DP1_C2M_N",
          "FMC2_DP1_C2M_P",
          "FMC2_DP1_M2C_N",
          "FMC2_DP1_M2C_P",
          "FMC2_DP2_C2M_N",
          "FMC2_DP2_C2M_P",
          "FMC2_DP2_M2C_N",
          "FMC2_DP2_M2C_P",
          "FMC2_DP3_C2M_N",
          "FMC2_DP3_C2M_P",
          "FMC2_DP3_M2C_N",
          "FMC2_DP3_M2C_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.13,
        "via_diameter": 0.35,
        "via_drill": 0.152,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.102,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "SE60DE100",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "../schematic/",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "4fbc3477-4c44-4feb-9182-76b9b00bd5e9",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005c16c03c",
      "USB"
    ],
    [
      "00000000-0000-0000-0000-00005d05a99e",
      "Thermometers"
    ],
    [
      "00000000-0000-0000-0000-00005c16bf8e",
      "Power"
    ],
    [
      "00000000-0000-0000-0000-00005db9b7e6",
      "Power_SW"
    ],
    [
      "00000000-0000-0000-0000-00005bceda3d",
      "I2C_MUX"
    ],
    [
      "00000000-0000-0000-0000-00005bceda39",
      "MMC"
    ],
    [
      "00000000-0000-0000-0000-00005c16bf13",
      "WhiteRabbit"
    ],
    [
      "00000000-0000-0000-0000-00005bceda59",
      "ETH_PHY"
    ],
    [
      "00000000-0000-0000-0000-00005bd31f9a",
      "FMC_1"
    ],
    [
      "00000000-0000-0000-0000-00005bd31f9f",
      "FMC_2"
    ],
    [
      "00000000-0000-0000-0000-00005c907554",
      "FPGA"
    ],
    [
      "00000000-0000-0000-0000-00005c721515",
      "FPGA_33_34"
    ],
    [
      "00000000-0000-0000-0000-00005c417bcb",
      "FPGA_PWR&MISC"
    ],
    [
      "00000000-0000-0000-0000-00005caac367",
      "FPGA_32_16"
    ],
    [
      "00000000-0000-0000-0000-00005dca928c",
      "FPGA_MGT"
    ],
    [
      "00000000-0000-0000-0000-00005e003981",
      "GBX_MUX"
    ],
    [
      "00000000-0000-0000-0000-00005ea81fb7",
      "MGT_CLK_Crosspoint"
    ],
    [
      "00000000-0000-0000-0000-00005cc8cb69",
      "FPGA_14_15"
    ],
    [
      "00000000-0000-0000-0000-00005f569040",
      "FPGA_12_13"
    ],
    [
      "00000000-0000-0000-0000-00005bd32060",
      "SDRAM"
    ],
    [
      "00000000-0000-0000-0000-00005ca40231",
      "JTAG"
    ],
    [
      "00000000-0000-0000-0000-000060326218",
      "QSFP2"
    ],
    [
      "00000000-0000-0000-0000-00005e7fbe93",
      "QSFP1"
    ],
    [
      "00000000-0000-0000-0000-00005bceda2c",
      "PMOD"
    ],
    [
      "e8444021-e619-4011-b5ed-da4f16c8710a",
      "LTM4673"
    ]
  ],
  "text_variables": {}
}
