"D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/CPU4.v|Verilog 2001"
"D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/sim.v|Verilog 2001"
"D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/CPU4_ALU.v|Verilog 2001"
"D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/add.v|"
"D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/PLL.v|"
"D:/A_STEP_FPGA_PROJECT/CPU4.5/CPU4/ram.v|"
