tests:

  #------------------------------------------------------------
  # top: L2
  #------------------------------------------------------------
  - name: test_TOP_L2_FEAT_2
    description: "check that The L2 subsystem shall be composed by multiple L2 modules to allow interleaved access to each module. The L2 modules shall be accessible with all NoC supported interleaving modes (1K,2K,4K interleaving). "
    labels: [TODO]
    requirement_ids: [TOP_L2_FEAT_2]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_l2_preloading
    description: "check that l2 preloading works"
    labels: [VELOCE_TOP_NIGHTLY, VELOCE_TOP_LIGHT_NIGHTLY]
    requirement_ids: [TOP_L2_FEAT_2, L2_FEAT_2, L2_FEAT_5, L2_FEAT_6]
    platforms: [top.*]
    owner: Antoine Madec
    pre_compilation: sw/src/tests/test_l2_preloading/apu/gen_input_file.py
    apu: [test_l2_preloading/apu/test_l2_preloading.c, test_l2_preloading/apu/l2_buffer.c]
  - name: test_l2_address_space
    description: "check that The L2 subsystem memory shall have defined size of 128MiB."
    labels: [VELOCE_TOP_LIGHT_NIGHTLY]
    requirement_ids: [TOP_L2_FEAT_2, TOP_L2_FEAT_3]
    platforms: [top.*, aicore.SIM]
    owner: Rodrigo Borges
    apu: [test_l2_address_space/apu/test_l2_address_space.c]
  - name: test_l2_unaligned_accesses
    description: "check that The L2 subsystem should support aligned and unaligned accesses. Unaligned accesses are done via masked writes."
    labels: [VELOCE_TOP_LIGHT_NIGHTLY]
    requirement_ids: [TOP_L2_FEAT_10]
    platforms: [top.*]
    owner: Antoine Madec
    apu: [test_l2_unaligned_accesses/apu/test_l2_unaligned_accesses.c]
  - name: test_TOP_L2_FEAT_12
    description: "check that The L2 memories shall be power gated during IDLE periods via SW control. The macros can be shutdown via a dedicated register access. Implementation defined granularity."
    labels: [TODO]
    requirement_ids: [TOP_L2_FEAT_12]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_FEAT_16
    description: "check that The L2 modules physical design wrapper shall have an APB configuration interface to be able to access the CSRs."
    labels: [TODO]
    requirement_ids: [TOP_L2_FEAT_16]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_FEAT_17
    description: "check that The L2 subsystem shall not support exclusives/atomic accesses."
    labels: [TODO]
    requirement_ids: [TOP_L2_FEAT_17]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_FEAT_18
    description: "check that The L2 memory shall be configured as MEMORY region and therefore it can be cached by CPUs in the system."
    labels: [TODO]
    requirement_ids: [TOP_L2_FEAT_18]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_CLK_0
    description: "check that The L2 subsystem shall operate in a single clock domain 1.2GHz."
    labels: [TODO]
    requirement_ids: [TOP_L2_CLK_0]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_CLK_1
    description: "check that The L2 subsystem clock shall be gated via a dedicated PMU register access."
    labels: [TODO]
    requirement_ids: [TOP_L2_CLK_1]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_CLK_2
    description: "check that The L2 subsystem clock shall be divided via a dedicated PMU register access."
    labels: [TODO]
    requirement_ids: [TOP_L2_CLK_2]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_RST_0
    description: "check that The L2 subsystem shall be asynchronously reset by the system reset generator. There is no HW safeguarding structures in case of reset during operation."
    labels: [TODO]
    requirement_ids: [TOP_L2_RST_0]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_DBG_0
    description: "check that The L2 subsystem shall not have any debug and observation interface. No trace infrastructure will be needed."
    labels: [TODO]
    requirement_ids: [TOP_L2_DBG_0]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_DBG_JTAG_1
    description: "check that The L2 subsystem shall have a JTAG interface and it shall be connected to the top JTAG chain."
    labels: [TODO]
    requirement_ids: [TOP_L2_DBG_JTAG_1]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_PERF_0
    description: "check that The L2 memory shall provide fixed response latency that should be low as possible. Implementation defined."
    labels: [TODO]
    requirement_ids: [TOP_L2_PERF_0]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_PERF_1
    description: "check that The L2 subsystem shall maintain Full Throughout for both RD/WR AXI channels at 77.1GB/s assuming 1.2GHz operating frequency."
    labels: [TODO]
    requirement_ids: [TOP_L2_PERF_1]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_MBIST_REPAIR_0
    description: "check that The L2 memories shall be repairable, both at boot and in-field by an on-chip controller."
    labels: [TODO]
    requirement_ids: [TOP_L2_MBIST_REPAIR_0]
    platforms: [top.*]
    owner: Dhanusuya Mahendran
  - name: test_TOP_L2_CONN_0
    description: "check that The L2 subsystem shall be a sub-ordinate of the HTF NoC and shall be reachable by all initiators as indicated in the NOC connectivity matrix."
    labels: [TODO]
    requirement_ids: [TOP_L2_CONN_0]
    platforms: [top.*]
    owner: Dhanusuya Mahendran

  #------------------------------------------------------------
  # top: SYS SPM
  #------------------------------------------------------------
  - name: test_sys_spm_address_space
    description: "check that the SYS-SPM memory has a defined size of 8MiB."
    labels: [SIM_TOP_LIGHT_NIGHTLY, VELOCE_TOP_LIGHT_NIGHTLY]
    requirement_ids: [TOP_SYS_SPM_FEAT_1]
    platforms: [top.*]
    owner: Antoine Madec
    apu: [test_sys_spm_address_space/apu/test_sys_spm_address_space.c]
  - name: test_TOP_SYS_SPM_FEAT_3
    description: "check that The SYS-SPM shall be integrated in a physical design wrapper that includes the needed PPU and CSRs."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_3]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_4
    description: "check that The SYS-SPM physical design wrapper shall have an APB configuration interface to be able to access the CSRs."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_4]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_5
    description: "check that The SYS-SPM memory shall support exclusives/atomics accesses via a NoC exclusive monitor per initiator."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_5]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_6
    description: "check that The SYS-SPM memory shall be marked as DEVICE memory region and therefore cannot be cached."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_6]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_7
    description: "check that The SYS-SPM shall be power gated during IDLE periods via SW control. The macros can be shutdown via a dedicated register access. Implementation defined granularity."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_7]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_8
    description: "check that The SYS-SPM memories shall be clock gated when not in use. Fine granularity gating when no access to the specific bank should be implemented."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_8]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_ECC_9
    description: "check that The SYS-SPM memory shall be ECC protected."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_ECC_9]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_ECC_10
    description: "check that The SYS-SPM shall provide an Error reporting interface to indicate the presence, type, syndrome and index of the error location."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_ECC_10]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_FEAT_ECC_11
    description: "check that The SYS-SPM shall provide an IRQ to indicate the presence of an 2-bit ECC error (UNRECOVERABLE error)."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_FEAT_ECC_11]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_CONN_0
    description: "check that The SYS-SPM shall be a sub-ordinate of the LTF NoC and shall be reachable by all initiators as indicated in the NOC connectivity matrix."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_CONN_0]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_CLK_0
    description: "check that The SYS-SPM shall operate in a single clock domain 1.2GHz."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_CLK_0]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_CLK_1
    description: "check that The SYS-SPM clock shall be gated via a dedicated PMU register access."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_CLK_1]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_CLK_2
    description: "check that The SYS-SPM clock shall be divided via a dedicated PMU register access."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_CLK_2]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_RST_0
    description: "check that The SYS-SPM shall be asynchronously reset by the system reset generator. There is no HW safeguarding structures in case of reset during operation."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_RST_0]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_DBG_0
    description: "check that The SYS-SPM shall have a defined debug and observation interface. Implementation defined."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_DBG_0]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_DBG_JTAG_1
    description: "check that The SYS-SPM shall have a JTAG interface and it shall be connected to the top JTAG chain."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_DBG_JTAG_1]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_PERF_0
    description: "check that The SPM memory shall provide fixed response latency that should be low as possible. Implementation defined."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_PERF_0]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_PERF_1
    description: "check that The SYS-SPM shall maintain Full Throughput for both RD/WR AXI channels at 9.6GB/s assuming 1.2GHz operating frequency."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_PERF_1]
    platforms: [top.*]
    owner: Vito Luca Guglielmi
  - name: test_TOP_SYS_SPM_MBIST_REPAIR_0
    description: "check that The SPM memories shall be repairable, both at boot and in-field by an on-chip controller."
    labels: [TODO]
    requirement_ids: [TOP_SYS_SPM_MBIST_REPAIR_0]
    platforms: [top.*]
    owner: Vito Luca Guglielmi

  #------------------------------------------------------------
  # top: LPDDR
  #------------------------------------------------------------
  - name: test_fake_lpddr_unaligned_accesses
    description: "check that the LPDDR subsystem should support aligned and unaligned accesses"
    labels: [VELOCE_TOP_LIGHT_NIGHTLY, VELOCE_TOP_NIGHTLY]
    requirement_ids: []
    platforms: [top.*]
    owner: Antoine Madec
    apu: [test_fake_lpddr_unaligned_accesses/apu/test_fake_lpddr_unaligned_accesses.c]
  - name: test_fake_lpddr_preloading
    description: "This test verifies that preloaded DDR memory matches the expected data."
    labels: [VELOCE_TOP_LIGHT_NIGHTLY, SIM_TOP_LIGHT_NIGHTLY, VELOCE_TOP_NIGHTLY]
    requirement_ids: []
    platforms: [top.*]
    owner: Alexandros Zekakos
    apu: [test_fake_lpddr_preloading/apu/main.c, test_fake_lpddr_preloading/data.c]
    flags: [+sim_top_enable_pve_clk]
  - name: test_lpddr_dma_direct_access
    description: "Debug test to generate 64 byte write-read to the LPDDR using LP_DMA_APU"
    labels: [TODO, SIM_TOP_LIGHT_NIGHTLY, VELOCE_TOP_LIGHT_NIGHTLY, VELOCE_TOP_LIGHT_REAL_LPDDR_NIGHTLY]
    requirement_ids: []
    platforms: [top.*]
    owner: Rodrigo Borges
    apu:   [test_lpddr_dma_direct_access/apu/test_lpddr_dma_direct_access.c]
  - name: test_TOP_LPDDR_FEAT_0
    description: "check that The DDR module is used to connect the AIPU system to external DRAM memory."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_0]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_1
    description: "check that The DDR module uses the LPDDR5 at 6400MT/s"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_1]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_2
    description: "check that The DDR module enables the usage of lower speed grades. A total of 4 speed grades training data can be stored. These can then be switched among without having to retrain the link."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_2]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_CLK_3
    description: "check that A DDR module receives a dedicated DDR clock to meet its requirements. This clock needs to scale to adapt the speed grade. The effective speed grade = DDR clock freq x 4 x 2. The default frequency (required to meet 6400MT/s) is 800MHz"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_CLK_3]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_PERF_5
    description: "check that The total bandwidth of a single DDR module is 25.6GB/s half-duplex"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_PERF_5]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_lpddr_full_address_space
    description: "check that the maximum capacity per module is 8GB and there are 8 modules in the Europa system (Dual-rank on dual channel PHY → 2x2x2GB). This also works for FAKE LPDDR (with 8GB each)."
    labels: [TODO, SIM_TOP_LIGHT_NIGHTLY, VELOCE_TOP_LIGHT_NIGHTLY, VELOCE_TOP_LIGHT_REAL_LPDDR_NIGHTLY]
    requirement_ids: [TOP_LPDDR_FEAT_6]
    platforms: [top.*]
    owner: Rodrigo Borges
    apu: [test_lpddr_full_address_space/apu/test_lpddr_full_address_space.c]
  - name: test_TOP_LPDDR_FEAT_6.1
    description: "check that The DDR module support operating with half bus-width. This effectively reduces the BW and capacity with 2x. The unused addresses wrap around to start of the module’s address range."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_6.1]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_CONN_7
    description: "check that The memory of the DDR module can be reached by all NoC initiators as described by the NoC specifications and connectivity"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_CONN_7]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_CONN_8
    description: "check that The DDR module exposes a 256b AXI plug as memory entry point for the system that operates at the dedicated DDR clock (800 MHz)."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_CONN_8]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_10
    description: "check that The DDR  memory shall support exclusives/atomics accesses via a NoC exclusive monitor per initiator."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_10]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_11
    description: "check that The DDR  memory shall be marked as MEMORY region and therefore it be cached."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_11]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_CONN_12
    description: "check that At the top-level, the outputs of several DDR modules are interleaved in several address modes. 2x4 (2 groups west/east of 4 interleaved banks), 4x2 (4 groups of 2 interleaved banks), 8x1 (contiguously stacked banks, no interleaving)"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_CONN_12]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_13
    description: "check that A DDR module can provide inline ECC for specific address ranges. These ranges are programmable and ECC can also be disabled all together."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_13]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_14
    description: "check that A DDR module can provide link ECC if the DRAM devices support it and it is enabled in SW"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_14]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_15
    description: "check that The DDR module should be able to accept a priority per request using AXQOS signals."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_15]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_PERF_16
    description: "check that The DDR controller can buffer up to 32 read/write request command, 128 read/write data beats, and 64 write responses"
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_PERF_16]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_17
    description: "check that The DDR module is wrapped with a similar strategy as our own IP blocks. This wrapper contains, interface pipelines on AXI and APB, OA CSRs for gating and reset control, PMMU for gating and reset control."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_17]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_PWR_18
    description: "check that The DDR module supports several low power modes and can place the DRAM devices in to a low power state. These low power modes are inherently part of the SNPS IP."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_PWR_18]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_19
    description: "check that The AO CSR register space is extended to have control over the DDR Low Power interface."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_19]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_DBG_20
    description: "check that The DDR controller exposes performance logging signals. These should be linked to counters that can be read over APB at the DDR integration level."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_DBG_20]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_FEAT_21
    description: "check that The DDR module allows connecting a smaller DRAM device that does not fill its normal capacity of 8GB. This requirement is similar to DDR_006.1, unused addresses wrap around."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_FEAT_21]
    platforms: [top.*]
    owner: Rodrigo Borges
  - name: test_TOP_LPDDR_PWR_101
    description: "check that During IDLE periods (i.e., when no transactions are received for a set period), the DDR puts the DRAM devices in to a low power mode."
    labels: [TODO]
    requirement_ids: [TOP_LPDDR_PWR_101]
    platforms: [top.*]
    owner: Rodrigo Borges

  #------------------------------------------------------------
  # top: DECODER
  #------------------------------------------------------------
  - name: test_TOP_DECODER_FEAT_DEC_000_0
    description: "check that The Decoder shall decode bitstreams encoded with H.264 (AVC) using the high preset (8-bit color depth, 4:2:0 chroma format)"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_000_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_001_0
    description: "check that The Decoder shall decode bitstreams encoded with H.265 (HEVC) using the main preset (8-bit color depth, 4:2:0 chroma format)"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_001_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_002_0
    description: "check that The Decoder shall bitstreams encoded with JPEG using the baseline preset (8-bit color depth, 4:2:0 chroma format)"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_002_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_003_0
    description: "check that The Decoder shall support resolutions of up to 4K (3820x2160 px) and at least 256x128 px"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_003_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_DEC_004_0
    description: "check that The Decoder shall support a total pixel rate of  up to ~1 Gpx/s, equivalent to 4K@120fps"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_DEC_004_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_005_0
    description: "check that The Decoder shall support decoding up to 64 concurrent video streams"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_005_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_DEC_006_0
    description: "check that The Decoder shall support a single-stream pixel rate of up to ~500 Mpx/s, equivalent to 4K@60fps"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_DEC_006_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_DEC_005_0
    description: "check that The Decoder shall support decoding up to 64 concurrent video streams at a proportionally reduced pixel rate"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_DEC_005_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_007_0
    description: "check that The Decoder shall produce video frame data either in native YUV or as rasterized RGB (planar and semi-planar RGB)"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_007_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_008_0
    description: "check that The Decoder shall be able to apply resizing and cropping post-processing operations to the rasterized frame output"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_008_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_009_0
    description: "check that The Decoder shall be able to apply rotate (90° increments) and mirroring post-processing operations to the rasterized frame output"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_009_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_100_0
    description: "check that The APU manages the Decoder power states and initialization"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_100_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_101_0
    description: "check that The APU runs the control software for the Decoder and orchestrates its operation. This happens on a frame-by-frame basis over APB as well as interrupts."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_101_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_DEC_200_0
    description: "check that The Decoder’s core AXI masters need high-throughput [10GB/s per master] access to DDR and L2 memories, with at least 32 outstanding transactions per master"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_DEC_200_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CONN_DEC_202_0
    description: "check that The Decoder shall have an interrupt line to the APU"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CONN_DEC_202_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_DBG_DEC_203_0
    description: "check that The Decoder’s RISC-V MCU can be debugged via JTAG"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_DBG_DEC_203_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CONN_DEC_204_0
    description: "check that The Decoder’s MCU AXI master needs low-latency access to DDR and L2 memories"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CONN_DEC_204_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_DEC_205_0
    description: "check that AXI requests initiated by the Decoder’s AXI masters are serviced within 500 IP clock cycles."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_DEC_205_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_FEAT_DEC_305_0
    description: "check that The Codec Subsystem has its own controllable clock domains, controlled from the APU. See DEC_4xx requirements. See europa#135"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_FEAT_DEC_305_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CLK_DEC_400_0
    description: "check that The Codec Subsystem achieves a clock frequency of at least 600 MHz and is driven by its own programmable clock. More is better, directly proportional to pixel rate"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CLK_DEC_400_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CLK_DEC_401_0
    description: "check that The MCU inside the Decoder IP achieves a clock frequency of at least 1.2 GHz, and is driven by its own programmable clock. Becomes critical when dealing with high FPS (small resolution, many concurrent streams)"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CLK_DEC_401_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CONN_DEC_402_0
    description: "check that The Codec Subsystem can be disabled and isolated from the rest of the system"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CONN_DEC_402_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PWR_DEC_402_0
    description: "check that The Codec Subsystem can be disabled and isolated from the rest of the system, to reduce power or system interference. According to Codec IP clock-enable functionality. Isolation for non-functional IP."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PWR_DEC_402_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CLK_DEC_403_0
    description: "check that The clock sources for the Codec Subsystem can be throttled to achieve frequency scaling according to workloads. Typical range 350-500 MHz"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CLK_DEC_403_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_CLK_DEC_404_0
    description: "check that The clock sources for the Codec Subsystem can be disabled to minimize power draw when unused"
    labels: [TODO]
    requirement_ids: [TOP_DECODER_CLK_DEC_404_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-BLK-1_0
    description: "check that The configuration register space of the Decoder IP is accessible from the outside and operational. See europa#336."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-BLK-1_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-BLK-2_0
    description: "check that The built-in MCU boots up into its firmware. See europa#336."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-BLK-2_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-BLK-3_0
    description: "check that The built-in MCU can control the IP’s power states as well as it’s own. See europa#336."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-BLK-3_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-BLK-4_0
    description: "check that The Decoder IP performs a decode operation and signals its completion. See europa#336."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-BLK-4_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-E2E-1_0
    description: "check that A basic end-to-end decode operation is performed from LPDDR memory space to LPDDR memory space. See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-E2E-1_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-1_0
    description: "check that CODEC-AT-E2E-1 at vendor-specified required clock frequency reaches 60 fps single stream (at 4K resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-1_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-E2E-2_0
    description: "check that Concurrently decode multiple streams at full performance to match the requirements of the PVEBench application. See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-E2E-2_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-2_0
    description: "check that CODEC-AT-E2E-2 at vendor-specified required clock frequency reaches 30 fps per stream for 16 streams (at FHD resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-2_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-E2E-3_0
    description: "check that Apply post-processing onto a decoded video stream. See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-E2E-3_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-3_0
    description: "check that CODEC-AT-E2E-3 at vendor-specified required clock frequency when performing decode + rescale reaches 60 fps single stream (at 4K resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-3_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-3_1
    description: "check that CODEC-AT-E2E-3 at vendor-specified required clock frequency when performing decode + rescale + rotate reaches 60 fps single stream (at 4K resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-3_1]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-E2E-4_0
    description: "check that Concurrently decode many small streams to stress the control MCU and APU. See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-E2E-4_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-4_0
    description: "check that CODEC-AT-E2E-4 without post-processing at vendor-specified required clock frequency reaches 30 fps per stream for 64 streams (at VGA resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-4_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-4_1
    description: "check that CODEC-AT-E2E-4 with post-processing at vendor-specified required clock frequency reaches 30 fps per stream for 64 streams (at VGA resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-4_1]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_APP_CODEC-AT-E2E-5_0
    description: "check that Demonstrate performance- and power-matching capabilities of the Codec Subsystem for low-utilization workloads. See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_APP_CODEC-AT-E2E-5_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PERF_CODEC-AT-E2E-5_0
    description: "check that CODEC-AT-E2E-5 performance reaches 15 fps (at 4K resolution). See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PERF_CODEC-AT-E2E-5_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]
  - name: test_TOP_DECODER_PWR_CODEC-AT-E2E-5_0
    description: "check that CODEC-AT-E2E-5 power use is reduced by a factor of roughly 4x compared to CODEC-AT-E2E-1. See europa#405."
    labels: [TODO]
    requirement_ids: [TOP_DECODER_PWR_CODEC-AT-E2E-5_0]
    platforms: [top.*]
    owner: [Max Wipfli, Stephane Gros]

  #------------------------------------------------------------
  # top: SOC MGMT
  #------------------------------------------------------------
  - name: test_TOP_SOC_MGMT_FEAT_TMS_0
    description: "check that The chip has a centralized thermal management supervisor (TMS) block, which can read out the temperature in various places of the chip using remote temperature probes and react without software interaction on the temperature readings. Additionally the centralized supervisor provides PVT-sensing (process, voltage, temperature) at it’s local centralized location."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CTM_0
    description: "check that TMS supports continuous temperature monitoring (CTM) mode where the temperature sensor values are constantly monitored and reacted upon."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CTM_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_0
    description: "check that TMS supports PVT mode, where the unit is controlled by software and all sensor values including process and voltage (P&V) readings can be read out."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_1
    description: "check that In the PVT mode, the TMS provides P-sensing (process) information using the local sensor of the integrated PVT sensor IP."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_2
    description: "check that In the PVT mode, the TMS can provide V-sensing (voltage) information on VDD_CORE voltage."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_2]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_4
    description: "check that The voltage calibration compensation based on the V-sensing information is applied in software and no HW support or automatic feedback loop is present."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_4]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_5
    description: "check that Each AI Core subsystem has a remote temperature sensor probe."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_5]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_6
    description: "check that Each PVE subsystem has a remote temperature sensor probe."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_6]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_7
    description: "check that Each APU subsystem has a remote temperature sensor probe."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_7]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_8
    description: "check that SOC_MGMT block has a local temperature sensor probe as part of PVT sensor IP."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_8]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_PVT_9
    description: "check that In the PVT mode, the temperature calibration compensation is applied in software."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_PVT_9]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CTM_1
    description: "check that In the CTM mode, the temperature calibration compensation is applied in hardware."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CTM_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CTM_2
    description: "check that The hardware temperature calibration for the CTM mode uses a 1pt calibration without low temperature slop compensation. "
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CTM_2]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CTM_3
    description: "check that All temperature values and thresholds in the hardware unit are expressed in the 12b output code domain. Values are not converted to the temperature domain."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CTM_3]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_RST_TMS_0
    description: "check that After reset the TMS block is in PVT mode, with safe CSR reset value, which prevents that the system shuts itself accidentally down during boot & configuration (aka thermal shutdown and warning alerts are disabled; especially the ones going off-chip)"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_RST_TMS_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_BOOT_TMS_0
    description: "check that During the software boot process, the compensation information for the temperature measurements (for CTM mode) is computed from the calibration data recovered from the OTP memory and written into the TMS unit for hardware calibration compensation. If no calibration data is available in the OTP memory, the TMS falls back in a safe operation mode."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_BOOT_TMS_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_1
    description: "check that After boot, the TMS measures continuously all temperature sensors (CTM mode)"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_2
    description: "check that The PVT raw data needs to be accessible over JTAG."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_2]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_3
    description: "check that PVT sensor must be controllable over JTAG."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_3]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_BOOT_TMS_1
    description: "check that As part of the DFT boot modes, the chip provides a low-activity boot mode, where there is little activity in the chip to avoid self-heating during calibration."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_BOOT_TMS_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_5
    description: "check that Calibration for design validation via software is supported such that the raw sensor data is read out in PVT mode at the calibration points and raw measurements are stored in the OTP memry and software computes compensation information at a later point based on these readouts."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_5]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_6
    description: "check that All 12 temperature sensor data is available for calibration."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_6]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_7
    description: "check that All 1 voltage sensor data is available for calibration."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_7]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_10
    description: "check that Sufficient OTP memory bits are available for storing calibration data. For example : 30+[24x(N+1)]+4+1  (N=11, remote probes) "
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_10]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_11
    description: "check that If a sensor exceeds its thermal shutdown threshold the corresponding alert is set (sticky), which can only be reset via software or a full chip reset."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_11]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_12
    description: "check that If any sensors sets the thermal shutdown alert, (ie the thermal_shutdown_o pin is set), system reset on the board/PCB is activated."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_12]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_13
    description: "check that If a sensor exceeds its thermal warning threshold the corresponding alert is set (sticky), which can only be reset via software or a full chip reset."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_13]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_14
    description: "check that If any sensors sets the thermal warning alert, (ie the thermal_warning_o pin is set), card/board controller is notified so it may take action to reduce the dangerous temperature."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_14]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_15
    description: "check that Every sensor can engage its corresponding hardware thermal throttle signal. The signal is enabled/disabled over a on/off hysteresis for which an on/off temperature value is provided. "
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_15]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_16
    description: "check that With a CSR, the function of the thermal_warning_o pin can be changed to show if any internal thermal_throttle signal is active."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_16]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_17
    description: "check that The TMS provides a global thermal_throttle_i input which can be configured to activate all internal thermal_throttle signals when high."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_17]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_18
    description: "check that The thermal_throttle_i input signal can be observed, trigger an interrupt and overwritten by software (CSR)."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_18]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_19
    description: "check that By default the external throttle input thermal_throttle_i is disabled."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_19]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_20
    description: "check that Signals thermal_throttle_i and thermal_warning_o are mutually exclusive, such that they may share a pin on the package, provided the IO direction is configurable. This optimisation is optional."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_20]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_21
    description: "check that Continuous temperature monitoring may be temporally disabled to use the PVT sensor for P or V readout, trimming or calibration. (Switch from CTM to PVT mode)"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_21]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IRQ_0
    description: "check that Thermal alerts (Warning & Shutdown) and throttling events trigger an IRQ (System Controller/APU)"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IRQ_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IRQ_1
    description: "check that Thermal alert interrupts may be separately enabled for every sensor."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IRQ_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IRQ_2
    description: "check that Three Interrupt lines are provided to the APU to implement reactions with different priority: (Shutdown, Warning, Throttle/Info)"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IRQ_2]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IRQ_3
    description: "check that Thermal warning and thermal throttle signal are routed to the partition {AI-Core} where the remote temperature sensor resides."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IRQ_3]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IRQ_4
    description: "check that All outgoing thermal control signals (thermal_shutdown, thermal_warning, thermal_throttle) can be overridden by a CSR."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IRQ_4]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CSR_1
    description: "check that For every sensor, the minimal & maximal measured value is tracked, and available for software readout together with the current (last measured value). Minimal and maximal value are reset when read."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CSR_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IO_0
    description: "check that Thermal alerts (shutdown and warning) signal must be absolutely glitch free all the way to the IO pins, as a glitch could reset the board/chip."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IO_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IO_1
    description: "check that TMS IO must be absolutely quiet (glitch free) during boot, trimming and calibration."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IO_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_IRQ_5
    description: "check that Thermal alerts are disabled by default, must be enabled during boot after configuration, but can be disabled for each sensor."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_IRQ_5]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CSR_0
    description: "check that The TMS provides config and status register (CSR) access for software interactions"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CSR_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CSR_2
    description: "check that The CSR reset default values (e.g. thresholds, compensation values) configure the TMS to operate with conservative, safe thresholds."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CSR_2]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CSR_3
    description: "check that In PVT mode, the PVT can be triggered to collect sensor readings over the CSR interface."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CSR_3]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_FEAT_TMS_CSR_4
    description: "check that The TMS has a dedicated JTAG interface to control the PVT sensor (similar to PVT mode over software). JTAG interaction works by accessing/overwriting the CSR. (not via debug-module)"
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_FEAT_TMS_CSR_4]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_CLK_TMS_CLK_0
    description: "check that The PVT sensor must be supplied by a stable clock which is not-altered (also not temporary) by chip-level clock power management strategies."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_CLK_TMS_CLK_0]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_CLK_TMS_CLK_1
    description: "check that The PVT sensor must auto-adapt its internal clock frequency depending on which measurement is conducted: 4 MHz for T&V measurements, 8Mhz for P measurements."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_CLK_TMS_CLK_1]
    platforms: [top.*]
    owner: Jorge Carvalho
  - name: test_TOP_SOC_MGMT_CLK_TMS_CLK_2
    description: "check that During production calibration the TMS/PVT clock should be supplied bypassing the PLL (no fast clock present in the system)."
    labels: [TODO]
    requirement_ids: [TOP_SOC_MGMT_CLK_TMS_CLK_2]
    platforms: [top.*]
    owner: Jorge Carvalho

  #------------------------------------------------------------
  # top: NOC
  #------------------------------------------------------------
  - name: test_TOP_NOC_FEAT_1
    description: "check that The noc connects block interfaces according to the connectivity matrix in [this xls sheet](https://axeleraai.sharepoint.com/:x:/r/sites/AXELERAAI-ResearchandDevelopment/Gedeelde%20documenten/Research%20and%20Development/hw/projects/europa/specifications/NOC/NoC_connectivity.xlsx?d=w8c2fff85c57b41aba9514cb51e13fa37&csf=1&web=1&e=Vaca0e)"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_1]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_5
    description: "check that The NOC distributes all control traffic over a low-throughput-fabric (LTF) that only guarantees a limited amount of simultaneous LT traffic. For specific INIT/TARG pairs latency will be optimised. APU (also MIX) ↔︎ SYS-SPM, APU (also MIX) ↔︎ LPDDR PPP, DCD ↔︎ LPDDR PPP (max 500 DCD cycles)"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_5]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_6
    description: "check that The NoC supports MIX traffic where it is unavoidable that HTF and LTF traffic collide. In these places, specific care will be taken to ensure that both traffic types do not impact each other excessively, and the arch spec performance scenarios are met."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_6]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_DBG_8
    description: "check that The NoC has an observability network that allows error logging. It raises a single IRQ flag when an error is detected. After which the IRQ handling can read the fault vector and error logger content through the NoC's internal CSRs Strategy set by [https://git.axelera.ai/prod/europa/-/issues/558](https://git.axelera.ai/prod/europa/-/issues/558)."
    labels: [TODO]
    requirement_ids: [TOP_NOC_DBG_8]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_10
    description: "check that The NoC supports the following address modes for L2 selectable through its internal CSRS. 1x8 interleaving (default), 2x4 interleaving (top/bottom groups), 8x1 (contiguous). Details on addressing modes can be found in the arch spec document. Switching address mode is considered a quasi static operation"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_10]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_11
    description: "check that When interleaving is used for the L2 targets, the NoC supports 3 granularities 4K (default/reset state), 2K and 1K configurable through its internal CSRs. Switching interleaving mode is considered a quasi static operation."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_11]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_12
    description: "check that The NoC supports the following address modes for the LPDDR (MT) targets selectable through the NoC's internal CSRs. 2x4 interleaving (default, west/east side groups), 4x2 interleaving (west/east split in 2 groups), 8x1 (contiguous). Different modes required for partial population support of LPDDR devices. Details on addressing modes can be found in the arch spec document. Switching address mode is considered a quasi static operation"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_12]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_13
    description: "check that When interleaving is used for the LPDDR targets, the NoC supports 3 granularities 4K (default/reset state), 2K and 1K. These can be configured individually for west and east DDR targets in the NoC's internal CSRs. Switching interleaving mode is considered a quasi static operation"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_13]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_14
    description: "check that The NoC supports exclusive accesses and locked transactions on memory locations used to store ctrl-data by cpus that use caching -> SYS-SPM, LPDDR. Support is for all initiators that are driven by a CPU source -> LT AI cores, LT APU, LT PVE. Related implementation issue [https://git.axelera.ai/prod/europa/-/issues/488](https://git.axelera.ai/prod/europa/-/issues/488)"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_14]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_16
    description: "check that The NoC supports configuring users bits through its internal CSRs for each initiator that encode a priority for that initiator. This priority is used in the LPDDR controller as QoS input to arbitrate between transactions that arrive simultaneously. Other targets could also use these priority bits if they do an arbitration between transactions."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_16]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_18
    description: "check that For targets that are not AO targets, the NoC provides fencing capabilities. A fence prohibits transactions from reaching a target when it is not ready to handle transactions. Targets do not see the transaction at all. The fence provides an AXI error response towards the initiator of the transaction. The fence is automatically raised and lowered by the isolation signals coming from the AO CSR of the IP."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_18]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_19
    description: "check that The NoC's internal CSRs are reached through an internal NoC target that can be reached from the `APU_LT_INIT` and the `SOC_MGMT_LT_INIT`."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_19]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_22
    description: "check that Each initiator in the NoC has a firewall (except for the APU LT, as it needs to unfirewall all others) that needs to be lifted by the APU before it can communicate with Targets. `APU_LT_INIT` confirmed to do initial config of the firewalls in [https://git.axelera.ai/prod/europa/-/issues/1055](https://git.axelera.ai/prod/europa/-/issues/1055)"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_22]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_23
    description: "check that Each firewall allows for the following configurations. Allow all/no traffic to go through. Allow partial access to the address space by defining up to 32 allow-list address regions"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_23]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_24
    description: "check that For the PCIE init, the firewall has the “Hide” feature that blocks a transaction but still sends on OKAY response."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_24]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_PERF_27
    description: "check that The NoC should meet the performance requirements as described in the scenarios in the arch spec."
    labels: [TODO]
    requirement_ids: [TOP_NOC_PERF_27]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_29
    description: "check that The NoC can be fully configured over its service network using its internal CSRs. Changing these configuration settings should always be done in a quasi static state. There are no functional sideband signals configuring the NoC"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_29]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_DBG_30
    description: "check that The NoC should allow visibility on Time-Outs to all targets through a (diseablable) watch-dog timer that raises an SoC level interrupt. The timer considers 8K cycles the trigger point."
    labels: [TODO]
    requirement_ids: [TOP_NOC_DBG_30]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_31
    description: "check that Each NoC partition will be wrapped into an _p version. The wrapping includes additional pipelines if required to meet timing, but no PPMU, CLK div or AO CSRs."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_31]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_RST_34
    description: "check that The NoC only supports a single global reset signal that resets all NoC elements driven by the global NoC\_clk. This reset is driven through a dedicated NoC\_rst signal. The PPMU + CLK div in the SoC-MNGT ensure quasi static deasssertion of the NoC\_rst signal similar to how this is done for other IPs. Further, it has to guarantee that the NoC\_rst is released before other IPs are released out of reset"
    labels: [TODO]
    requirement_ids: [TOP_NOC_RST_34]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_36
    description: "check that The NoC subsystem shall provide an DEC/SLV error when the access doesn't map to a valid memory region."
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_36]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_CLK_38
    description: "check that The NoC is synchronously connected to all IPs."
    labels: [TODO]
    requirement_ids: [TOP_NOC_CLK_38]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_FEAT_39
    description: "check that When there is no congestion (only one init is sending data) on the LTF, BW is limited by the init/target, not the NoC"
    labels: [TODO]
    requirement_ids: [TOP_NOC_FEAT_39]
    platforms: [top.*]
    owner: Srinivas Prakash
  - name: test_TOP_NOC_DFT_41
    description: "check that Any NoC memories serving as buffers/fifo/rate-adapters shall be repairable if they are implemented as SRAM or REGFILE macros, both at test-time and in-field by an on-chip controller."
    labels: [TODO]
    requirement_ids: [TOP_NOC_DFT_41]
    platforms: [top.*]
    owner: Srinivas Prakash

  #------------------------------------------------------------
  # top: misc
  #------------------------------------------------------------
  - name: test_address_space_memory_apu
    description: "check that APU is able to reach all targets memories. Utilizes APU_CORE_0 for now."
    labels: [VELOCE_TOP_NIGHTLY]
    requirement_ids: [TOP_FEAT_0]
    platforms: [top.*]
    owner: Antoine Madec
    apu:  [test_address_space_memory/apu/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]

  - name: test_address_space_memory_pve0
    description: "check that PVE_0 cores are able to reach all targets memories. Utilizes PVE_0_CLUSTER_0_CORE_0 for now."
    labels: [VELOCE_TOP_NIGHTLY]
    requirement_ids: [TOP_FEAT_0, PVE_FEAT_19, PVE_FEAT_20, PVE_FEAT_24]
    platforms: [top.*]
    owner: Alexandros Zekakos
    apu:   [test_address_space_memory/main_pve_0.c]
    pve0:  [test_address_space_memory/pve/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]

  - name: test_address_space_memory_pve1
    description: "check that PVE_1 cores are able to reach all targets memories.Utilizes PVE_1_CLUSTER_0_CORE_0 for now."
    labels: [VELOCE_TOP_NIGHTLY]
    requirement_ids: [TOP_FEAT_0, PVE_FEAT_19, PVE_FEAT_20, PVE_FEAT_24]
    platforms: [top.*]
    owner: Alexandros Zekakos
    apu:   [test_address_space_memory/main_pve_1.c]
    pve1:  [test_address_space_memory/pve/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]

  - name: test_address_space_memory_aicore
    description: "check that AICOREs are able to reach all targets memories.Utilizes AICORE_0 and AICORE_7 for now."
    labels: [VELOCE_TOP_NIGHTLY]
    requirement_ids: [TOP_FEAT_0, AICORE_FEAT_MEM_0, AICORE_FEAT_MEM_3]
    platforms: [top.*]
    owner: Alexandros Zekakos
    apu:   [test_address_space_memory/main_aicore.c]
    aicore0:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore1:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore2:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore3:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore4:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore5:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore6:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]
    aicore7:  [test_address_space_memory/aicore/test_address_space_memory.c, test_address_space_memory/address_space_utils.c]

  - name: test_address_space_memory_lp_dma_apu
    description: "check that LP_DMA_APU is able to reach all its targets memories"
    labels: [VELOCE_TOP_NIGHTLY]
    requirement_ids: [APU_FEAT_12, SYS_SPM_FEAT_0]
    platforms: [top.*]
    owner: Antoine Madec
    apu:   [test_address_space_memory/apu/test_address_space_memory_lp_dma_apu.c, test_address_space_memory/address_space_utils.c]

  - name: test_TOP_FEAT_1
    description: "check that All RISC-Vs must check that they can access cache data from the cacheable memory regions."
    labels: [TODO]
    requirement_ids: [TOP_FEAT_1]
    platforms: [top.*]
    owner: Antoine Madec
  - name: test_TOP_FEAT_2
    description: "check that All RISC-Vs must check that they can execute code from the execute memory regions."
    labels: [TODO]
    requirement_ids: [TOP_FEAT_2]
    platforms: [top.*]
    owner: Antoine Madec
  - name: test_TOP_FEAT_3
    description: "check that RISC-V cores should be assigned consecutive hart ids starting from 0. APU CPUs are assigned IDs 0-5, AICOREs IDs 6-13, PVE0 IDs 14-21 and PVE1 IDs 22-29."
    labels: [TODO]
    requirement_ids: [TOP_FEAT_3]
    platforms: [top.*]
    owner: Antoine Madec
  - name: test_TOP_FEAT_4
    description: "check that All partition physical wrapper PPMUs can be controlled by the APU"
    labels: [TODO]
    requirement_ids: [TOP_FEAT_4]
    platforms: [top.*]
    owner: Antoine Madec
  - name: test_TOP_FEAT_5
    description: "check that All SVS monitors in the Europa system should be reachable by the APU SW."
    labels: [TODO]
    requirement_ids: [TOP_FEAT_5]
    platforms: [top.*]
    owner: Antoine Madec
  - name: test_TOP_FEAT_6
    description: "check that All SVS monitors in the Europa system should be reachable by JTAG access."
    labels: [TODO]
    requirement_ids: [TOP_FEAT_6]
    platforms: [top.*]
    owner: Antoine Madec

  #------------------------------------------------------------
  # top: E2E
  #------------------------------------------------------------
  - name: test_TOP_E2E_0
    description: "check that Europa shall run ResNet50 @224x224 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_0]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_1
    description: "check that Europa shall run yoloV5n/s/m/l/x-v7 @ 640x640 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_1]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_2
    description: "check that Europa shall run YoloV8n/s/m/l/x @640x640 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_2]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_3
    description: "check that Europa shall run YoloV9n/s/m/l/x @640x640 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_3]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_4
    description: "check that Europa shall run Unet in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_4]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_5
    description: "check that Europa shall run EfficientNet B0-B7 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_5]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_6
    description: "check that Europa shall run vit-base-patch16 @224x224 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_6]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_7
    description: "check that Europa shall run bert-large on squad-v1.1 (max seq.length -=384) in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_7]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_8
    description: "check that Europa shall run LLAMA3-8B Batch=8, Context=1024, Generated=1024 in the following configurations NUM_CORES=1/4/8 using all possible multicore modes: naive/collaborative batching(HW tokens)/gang processing(HW tokens) and pipeline processing ( HW tokens ). Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_8]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_9
    description: "check that Europa shall run PVE-BENCH-P1-PRE kernels in the following configurations NUM_CPUS=1/8 on both PVE0/1 instances."
    labels: [TODO]
    requirement_ids: [TOP_E2E_9]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_10
    description: "check that Europa shall run PVE-BENCH-P1-POST kernels in the following configurations NUM_CPUS=1/8 on both PVE0/1 instances."
    labels: [TODO]
    requirement_ids: [TOP_E2E_10]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_11
    description: "check that Europa shall run CODEC-AT-E2E-1 kernel in the Decoder instance."
    labels: [TODO]
    requirement_ids: [TOP_E2E_11]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_12
    description: "check that Europa shall run CODEC-AT-E2E-2 kernel in the Decoder instance."
    labels: [TODO]
    requirement_ids: [TOP_E2E_12]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_13
    description: "check that Europa shall run CODEC-AT-E2E-3 kernel in the Decoder instance."
    labels: [TODO]
    requirement_ids: [TOP_E2E_13]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_14
    description: "check that Europa shall run CODEC-AT-E2E-4 kernel in the Decoder instance."
    labels: [TODO]
    requirement_ids: [TOP_E2E_14]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_15
    description: "check that Europa shall run CODEC-AT-E2E-5 kernel in the Decoder instance."
    labels: [TODO]
    requirement_ids: [TOP_E2E_15]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_16
    description: "check that Europa shall run YoloV9s PCIE pipeline in the following configurations NUM_CORES=1/4/8. Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_16]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_17
    description: "check that Europa shall run a network from Yolo5s/YoloV8s/YoloV9s and the PVE-BENCH-P1 kernel as part of the PCIE-standalone pipeline in the following configurations NUM_CORES=1/4/8. Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_17]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_18
    description: "check that Europa shall run a network from Yolo5s/YoloV8s/YoloV9s,the PVE-BENCH-P1 kernel and the CODEC-AT-E2E-2 kernel as part of the Videostreaming pipeline in the following configurations NUM_CORES=1/4/8. Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_18]
    platforms: [top.*]
    owner: Jovin Langenegger
  - name: test_TOP_E2E_19
    description: "check that Europa shall run a network from Yolo5s/YoloV8s/YoloV9s,the PVE-BENCH-P1 kernel and the CODEC-AT-E2E-2 kernel as well as the full booting and security flow  as part of the Product application pipeline. Performance should match the EBS metrics."
    labels: [TODO]
    requirement_ids: [TOP_E2E_19]
    platforms: [top.*]
    owner: Jovin Langenegger
