{"vcs1":{"timestamp_begin":1680464761.152354677, "rt":0.86, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1680464762.042290211, "rt":0.99, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680464763.051818012, "rt":0.69, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680464760.841330954}
{"VCS_COMP_START_TIME": 1680464760.841330954}
{"VCS_COMP_END_TIME": 1680464765.554306578}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339544}}
{"stitch_vcselab": {"peak_mem": 239092}}
