

================================================================
== Vitis HLS Report for 'ReadB'
================================================================
* Date:           Mon Nov 11 16:40:32 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                                        |                                                                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                        Instance                                        |                                    Module                                   |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122  |ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       82|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|     1225|     1202|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       98|     -|
|Register             |        -|      -|      258|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     10|     1483|     1382|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                        Instance                                        |                                    Module                                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122  |ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1  |        0|   3|  1225|  1140|    0|
    |mul_24ns_37ns_60_1_1_U110                                                               |mul_24ns_37ns_60_1_1                                                         |        0|   3|     0|    25|    0|
    |mul_24ns_60ns_83_1_1_U111                                                               |mul_24ns_60ns_83_1_1                                                         |        0|   4|     0|    37|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                   |                                                                             |        0|  10|  1225|  1202|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln111_fu_148_p2  |         +|   0|  0|  40|          33|           9|
    |add_ln116_fu_168_p2  |         +|   0|  0|  40|          33|           9|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  82|          67|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |bMemory_write        |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY   |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |size_k_c7_blk_n      |   9|          2|    1|          2|
    |size_m_c12_blk_n     |   9|          2|    1|          2|
    |size_n_c4_blk_n      |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  98|         21|    9|         21|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                            |   4|   0|    4|          0|
    |ap_done_reg                                                                                          |   1|   0|    1|          0|
    |bound18_reg_255                                                                                      |  83|   0|   83|          0|
    |bound4_reg_250                                                                                       |  60|   0|   60|          0|
    |div_i_i_reg_235                                                                                      |  28|   0|   28|          0|
    |grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                                       |   1|   0|    1|          0|
    |tmp_reg_245                                                                                          |  32|   0|   37|          5|
    |trunc_ln4_reg_230                                                                                    |  24|   0|   24|          0|
    |trunc_ln_reg_225                                                                                     |  24|   0|   24|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                | 258|   0|  263|          5|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         ReadB|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         ReadB|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         ReadB|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|         ReadB|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         ReadB|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         ReadB|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         ReadB|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         ReadB|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|         ReadB|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|         ReadB|  return value|
|m_axi_gmem1_AWVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA          |  out|  512|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB          |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA          |   in|  512|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID            |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM       |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP          |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP          |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID            |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER          |   in|    1|       m_axi|         gmem1|       pointer|
|memory                     |   in|   64|     ap_none|        memory|        scalar|
|bMemory_din                |  out|  512|     ap_fifo|       bMemory|       pointer|
|bMemory_num_data_valid     |   in|    7|     ap_fifo|       bMemory|       pointer|
|bMemory_fifo_cap           |   in|    7|     ap_fifo|       bMemory|       pointer|
|bMemory_full_n             |   in|    1|     ap_fifo|       bMemory|       pointer|
|bMemory_write              |  out|    1|     ap_fifo|       bMemory|       pointer|
|size_n                     |   in|   32|     ap_none|        size_n|        scalar|
|size_k                     |   in|   32|     ap_none|        size_k|        scalar|
|size_m                     |   in|   32|     ap_none|        size_m|        scalar|
|size_n_c4_din              |  out|   32|     ap_fifo|     size_n_c4|       pointer|
|size_n_c4_num_data_valid   |   in|    3|     ap_fifo|     size_n_c4|       pointer|
|size_n_c4_fifo_cap         |   in|    3|     ap_fifo|     size_n_c4|       pointer|
|size_n_c4_full_n           |   in|    1|     ap_fifo|     size_n_c4|       pointer|
|size_n_c4_write            |  out|    1|     ap_fifo|     size_n_c4|       pointer|
|size_k_c7_din              |  out|   32|     ap_fifo|     size_k_c7|       pointer|
|size_k_c7_num_data_valid   |   in|    3|     ap_fifo|     size_k_c7|       pointer|
|size_k_c7_fifo_cap         |   in|    3|     ap_fifo|     size_k_c7|       pointer|
|size_k_c7_full_n           |   in|    1|     ap_fifo|     size_k_c7|       pointer|
|size_k_c7_write            |  out|    1|     ap_fifo|     size_k_c7|       pointer|
|size_m_c12_din             |  out|   32|     ap_fifo|    size_m_c12|       pointer|
|size_m_c12_num_data_valid  |   in|    3|     ap_fifo|    size_m_c12|       pointer|
|size_m_c12_fifo_cap        |   in|    3|     ap_fifo|    size_m_c12|       pointer|
|size_m_c12_full_n          |   in|    1|     ap_fifo|    size_m_c12|       pointer|
|size_m_c12_write           |  out|    1|     ap_fifo|    size_m_c12|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

