0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/madha/Desktop/4_bit_adder/4_bit_adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/madha/Desktop/4_bit_adder_design.v,1734601533,verilog,,C:/Users/madha/Desktop/4_bit_adder_testbench.v,,adder;dff;my_and;my_nand;my_not;my_or;my_xor,,,,,,,,
C:/Users/madha/Desktop/4_bit_adder_testbench.v,1734601558,verilog,,,,tb,,,,,,,,
