//
// Verilog Module mopshub_lib.EMCI_Emulator
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:21:09 04/02/21
//
// using Mentor Graphics HDL Designer(TM) 2018.1 (Build 12)
//

`resetall
`timescale 1ns/10ps
module EMCI_Emulator( 
   input   wire    [1:0]  EDATA_2bit, 
   input   wire           bitCLK, 
   input   wire           data_10b_en, 
   input   wire    [9:0]  data_10b_in, 
   input   wire           datain_valid, 
   input   wire           rst, 
   input   wire    [9:0]  enc10bit_out, 
   output  wire    [9:0]  enc10bit_out_sig, 
   output  reg     [9:0]  datain_enc10bit, 
   output  reg     [9:0]  enc10bit_r, 
   output  wire           inp_request_trig, 
   output  reg            send_out_trig, 
   output  reg     [2:0]  request_cycle_cnt,  // 0
   output  reg     [2:0]  send_count, 
   output  wire    [7:0]  HGFEDCBA, 
   output  wire    [1:0]  ISK, 
   output  wire           BUSY, 
   output  wire           code_err, 
   output  wire           disp_err
);

// ### Please start your Verilog code here ###
// Internal Declarations
endmodule
