/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_34z;
  reg [4:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire [3:0] celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((in_data[36] | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_1_1z = ~((in_data[124] | in_data[106]) & (in_data[175] | in_data[184]));
  assign celloutsig_1_2z = ~((in_data[128] | celloutsig_1_0z[2]) & (celloutsig_1_0z[0] | celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_0z[2] | celloutsig_1_0z[0]));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_2z) & (celloutsig_1_6z | celloutsig_1_1z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[41]));
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_5z) & (celloutsig_1_2z | celloutsig_1_4z[7]));
  assign celloutsig_0_11z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_11z) & (celloutsig_0_11z | celloutsig_0_13z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_12z[3] | celloutsig_0_12z[0]));
  assign celloutsig_0_21z = ~((celloutsig_0_15z | celloutsig_0_16z[3]) & (celloutsig_0_14z | celloutsig_0_8z[0]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z[4] | celloutsig_0_0z) & (celloutsig_0_21z | celloutsig_0_13z));
  assign celloutsig_0_0z = ! in_data[28:26];
  assign celloutsig_0_6z = ! { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = ! { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_87z = ! celloutsig_0_36z[3:0];
  assign celloutsig_0_88z = ! celloutsig_0_34z[4:2];
  assign celloutsig_1_5z = ! in_data[177:172];
  assign celloutsig_1_6z = ! { in_data[173:171], celloutsig_1_2z };
  assign celloutsig_1_7z = ! { in_data[151], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_17z = ! { celloutsig_1_11z[13:3], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_18z = ! { in_data[128:122], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_13z = ! { celloutsig_0_9z[14:10], celloutsig_0_12z };
  assign celloutsig_0_18z = ! celloutsig_0_16z[3:0];
  assign celloutsig_0_2z = ! in_data[45:20];
  assign celloutsig_0_27z = ! { celloutsig_0_5z[5], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_4z = ~ in_data[36:33];
  assign celloutsig_0_8z = ~ { in_data[95:93], celloutsig_0_6z };
  assign celloutsig_1_0z = ~ in_data[125:122];
  assign celloutsig_0_10z = ~ in_data[25:15];
  assign celloutsig_1_4z = ~ { in_data[146:139], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~ { celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_11z = ~ { celloutsig_1_4z[13:0], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_12z = ~ in_data[125:120];
  assign celloutsig_0_12z = ~ in_data[81:78];
  assign celloutsig_0_16z = ~ { celloutsig_0_10z[6:0], celloutsig_0_11z };
  assign celloutsig_0_17z = ~ { celloutsig_0_9z[18:13], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_19z = ~ { celloutsig_0_4z[2], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_24z = ~ celloutsig_0_20z[17:4];
  assign celloutsig_0_25z = ~ celloutsig_0_19z[4:0];
  assign celloutsig_0_34z = ~ { celloutsig_0_17z[4:1], celloutsig_0_27z, celloutsig_0_22z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_36z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_36z = celloutsig_0_25z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[48:43], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_9z[6], celloutsig_0_9z[19:7], celloutsig_0_9z[4], celloutsig_0_9z[5], celloutsig_0_9z[2] } = ~ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_20z[16:2], celloutsig_0_20z[17], celloutsig_0_20z[23:18], celloutsig_0_20z[1] } = ~ { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_2z };
  assign out_data[102:97] = ~ { celloutsig_1_12z[4:0], celloutsig_1_8z };
  assign celloutsig_0_20z[0] = celloutsig_0_20z[17];
  assign { celloutsig_0_9z[3], celloutsig_0_9z[1:0] } = { celloutsig_0_9z[6], celloutsig_0_9z[6], celloutsig_0_9z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, out_data[97], celloutsig_0_87z, celloutsig_0_88z };
endmodule
