#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x127e14080 .scope module, "rgst_tb" "rgst_tb" 2 126;
 .timescale -9 -9;
P_0x6000036b4100 .param/l "CLK_PERIOD" 1 2 152, +C4<00000000000000000000000001100100>;
P_0x6000036b4140 .param/l "RST_DURATION" 1 2 158, +C4<00000000000000000000000000011001>;
P_0x6000036b4180 .param/l "RUNNING_CYCLES" 1 2 152, +C4<00000000000000000000000000000100>;
P_0x6000036b41c0 .param/l "width" 1 2 128, +C4<00000000000000000000000000001000>;
v0x6000038bf600_0 .var "clk", 0 0;
v0x6000038bf690_0 .var "data_in", 7 0;
v0x6000038bf720_0 .net "data_out", 7 0, L_0x600003bb64e0;  1 drivers
v0x6000038bf7b0_0 .var "left_shift_enable", 0 0;
v0x6000038bf840_0 .var "left_shift_value", 0 0;
v0x6000038bf8d0_0 .var "load", 0 0;
v0x6000038bf960_0 .var "load_enable", 0 0;
v0x6000038bf9f0_0 .var "reset", 0 0;
v0x6000038bfa80_0 .var "right_shift_enable", 0 0;
v0x6000038bfb10_0 .var "right_shift_value", 0 0;
E_0x600001fb8640 .event posedge, v0x6000038b3180_0;
S_0x127e134d0 .scope module, "dut" "rgst" 2 139, 2 3 0, S_0x127e14080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "left_shift_enable";
    .port_info 6 /INPUT 1 "left_shift_value";
    .port_info 7 /INPUT 1 "right_shift_enable";
    .port_info 8 /INPUT 1 "right_shift_value";
    .port_info 9 /OUTPUT 8 "data_out";
P_0x600001fb8680 .param/l "width" 0 2 4, +C4<00000000000000000000000000001000>;
L_0x6000021b56c0 .functor NOT 1, v0x6000038bf960_0, C4<0>, C4<0>, C4<0>;
L_0x6000021b5730 .functor OR 1, v0x6000038bf7b0_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b57a0 .functor AND 1, L_0x6000021b56c0, L_0x6000021b5730, C4<1>, C4<1>;
L_0x6000021b5810 .functor OR 1, v0x6000038bf960_0, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038bed90_0 .net *"_ivl_49", 0 0, L_0x6000021b56c0;  1 drivers
v0x6000038bee20_0 .net *"_ivl_51", 0 0, L_0x6000021b5730;  1 drivers
v0x6000038beeb0_0 .net *"_ivl_53", 0 0, L_0x6000021b57a0;  1 drivers
v0x6000038bef40_0 .net *"_ivl_58", 0 0, L_0x6000021b5810;  1 drivers
v0x6000038befd0_0 .net "clk", 0 0, v0x6000038bf600_0;  1 drivers
v0x6000038bf060_0 .net "data_in", 7 0, v0x6000038bf690_0;  1 drivers
v0x6000038bf0f0_0 .net "data_out", 7 0, L_0x600003bb64e0;  alias, 1 drivers
v0x6000038bf180_0 .net "left_shift_enable", 0 0, v0x6000038bf7b0_0;  1 drivers
v0x6000038bf210_0 .net "left_shift_value", 0 0, v0x6000038bf840_0;  1 drivers
v0x6000038bf2a0_0 .net "load", 0 0, v0x6000038bf8d0_0;  1 drivers
v0x6000038bf330_0 .net "load_enable", 0 0, v0x6000038bf960_0;  1 drivers
v0x6000038bf3c0_0 .net "reset", 0 0, v0x6000038bf9f0_0;  1 drivers
v0x6000038bf450_0 .net "right_shift_enable", 0 0, v0x6000038bfa80_0;  1 drivers
v0x6000038bf4e0_0 .net "right_shift_value", 0 0, v0x6000038bfb10_0;  1 drivers
v0x6000038bf570_0 .net "selector_mux", 1 0, L_0x600003bb6940;  1 drivers
L_0x600003bb4780 .part L_0x600003bb64e0, 1, 1;
L_0x600003bb4820 .part v0x6000038bf690_0, 0, 1;
L_0x600003bb4640 .part L_0x600003bb64e0, 0, 1;
L_0x600003bb4460 .part L_0x600003bb64e0, 0, 1;
L_0x600003bb4280 .part L_0x600003bb64e0, 2, 1;
L_0x600003bb4320 .part v0x6000038bf690_0, 1, 1;
L_0x600003bb4140 .part L_0x600003bb64e0, 1, 1;
L_0x600003bb4c80 .part L_0x600003bb64e0, 1, 1;
L_0x600003bb4d20 .part L_0x600003bb64e0, 3, 1;
L_0x600003bb4dc0 .part v0x6000038bf690_0, 2, 1;
L_0x600003bb4e60 .part L_0x600003bb64e0, 2, 1;
L_0x600003bb5180 .part L_0x600003bb64e0, 2, 1;
L_0x600003bb5220 .part L_0x600003bb64e0, 4, 1;
L_0x600003bb52c0 .part v0x6000038bf690_0, 3, 1;
L_0x600003bb5360 .part L_0x600003bb64e0, 3, 1;
L_0x600003bb5680 .part L_0x600003bb64e0, 3, 1;
L_0x600003bb5720 .part L_0x600003bb64e0, 5, 1;
L_0x600003bb57c0 .part v0x6000038bf690_0, 4, 1;
L_0x600003bb5860 .part L_0x600003bb64e0, 4, 1;
L_0x600003bb5c20 .part L_0x600003bb64e0, 4, 1;
L_0x600003bb5cc0 .part L_0x600003bb64e0, 6, 1;
L_0x600003bb5900 .part v0x6000038bf690_0, 5, 1;
L_0x600003bb5d60 .part L_0x600003bb64e0, 5, 1;
L_0x600003bb6080 .part L_0x600003bb64e0, 5, 1;
L_0x600003bb6120 .part L_0x600003bb64e0, 7, 1;
L_0x600003bb61c0 .part v0x6000038bf690_0, 6, 1;
L_0x600003bb6260 .part L_0x600003bb64e0, 6, 1;
LS_0x600003bb64e0_0_0 .concat8 [ 1 1 1 1], v0x6000038b3060_0, v0x6000038b37b0_0, v0x6000038bc000_0, v0x6000038bc7e0_0;
LS_0x600003bb64e0_0_4 .concat8 [ 1 1 1 1], v0x6000038bcfc0_0, v0x6000038bd7a0_0, v0x6000038bdf80_0, v0x6000038be760_0;
L_0x600003bb64e0 .concat8 [ 4 4 0 0], LS_0x600003bb64e0_0_0, LS_0x600003bb64e0_0_4;
L_0x600003bb6620 .part L_0x600003bb64e0, 6, 1;
L_0x600003bb66c0 .part v0x6000038bf690_0, 7, 1;
L_0x600003bb6760 .part L_0x600003bb64e0, 7, 1;
L_0x600003bb6940 .concat8 [ 1 1 0 0], L_0x6000021b5810, L_0x6000021b57a0;
S_0x127e12920 .scope generate, "genblk1[0]" "genblk1[0]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb8700 .param/l "i" 1 2 26, +C4<00>;
L_0x6000021b4cb0 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b4af0 .functor OR 1, L_0x6000021b4cb0, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038b3570_0 .net *"_ivl_0", 0 0, L_0x6000021b4cb0;  1 drivers
v0x6000038b3600_0 .net "data_interm", 7 0, L_0x600003bb4500;  1 drivers
L_0x600003bb48c0 .part L_0x600003bb4500, 0, 1;
L_0x600003bb4500 .part/pv L_0x600003bb4960, 0, 1, 8;
S_0x127e11d70 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e12920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038b2eb0_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038b2fd0_0 .net "data_in", 0 0, L_0x600003bb48c0;  1 drivers
v0x6000038b3060_0 .var "data_out", 0 0;
v0x6000038b30f0_0 .net "load_enable", 0 0, L_0x6000021b4af0;  1 drivers
v0x6000038b3180_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
E_0x600001fb8780/0 .event negedge, v0x6000038b3180_0;
E_0x600001fb8780/1 .event posedge, v0x6000038b2eb0_0;
E_0x600001fb8780 .event/or E_0x600001fb8780/0, E_0x600001fb8780/1;
S_0x127e111c0 .scope generate, "genblk1" "genblk1" 2 36, 2 36 0, S_0x127e12920;
 .timescale -9 -9;
v0x6000038b33c0_0 .net *"_ivl_0", 0 0, L_0x600003bb4780;  1 drivers
v0x6000038b3450_0 .net *"_ivl_1", 0 0, L_0x600003bb4820;  1 drivers
v0x6000038b34e0_0 .net *"_ivl_2", 0 0, L_0x600003bb4640;  1 drivers
L_0x600003bb46e0 .concat [ 1 1 1 1], L_0x600003bb4640, L_0x600003bb4820, L_0x600003bb4780, v0x6000038bf840_0;
S_0x127e10610 .scope module, "mux_inst" "mux" 2 37, 2 113 0, S_0x127e111c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8800 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038b3210_0 .net "data_in", 3 0, L_0x600003bb46e0;  1 drivers
v0x6000038b32a0_0 .net "data_out", 0 0, L_0x600003bb4960;  1 drivers
v0x6000038b3330_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb4960 .part/v L_0x600003bb46e0, L_0x600003bb6940, 1;
S_0x127e0fa60 .scope generate, "genblk1[1]" "genblk1[1]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb8880 .param/l "i" 1 2 26, +C4<01>;
L_0x6000021b4930 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b4770 .functor OR 1, L_0x6000021b4930, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038b3d50_0 .net *"_ivl_0", 0 0, L_0x6000021b4930;  1 drivers
v0x6000038b3de0_0 .net "data_interm", 7 0, L_0x600003bb4aa0;  1 drivers
L_0x600003bb45a0 .part L_0x600003bb4aa0, 1, 1;
L_0x600003bb4aa0 .part/pv L_0x600003bb43c0, 1, 1, 8;
S_0x127e153c0 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e0fa60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038b3690_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038b3720_0 .net "data_in", 0 0, L_0x600003bb45a0;  1 drivers
v0x6000038b37b0_0 .var "data_out", 0 0;
v0x6000038b3840_0 .net "load_enable", 0 0, L_0x6000021b4770;  1 drivers
v0x6000038b38d0_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e15840 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x127e0fa60;
 .timescale -9 -9;
v0x6000038b3b10_0 .net *"_ivl_0", 0 0, L_0x600003bb4460;  1 drivers
v0x6000038b3ba0_0 .net *"_ivl_1", 0 0, L_0x600003bb4280;  1 drivers
v0x6000038b3c30_0 .net *"_ivl_2", 0 0, L_0x600003bb4320;  1 drivers
v0x6000038b3cc0_0 .net *"_ivl_3", 0 0, L_0x600003bb4140;  1 drivers
L_0x600003bb41e0 .concat [ 1 1 1 1], L_0x600003bb4140, L_0x600003bb4320, L_0x600003bb4280, L_0x600003bb4460;
S_0x127e15d40 .scope module, "mux_inst" "mux" 2 31, 2 113 0, S_0x127e15840;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8940 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038b3960_0 .net "data_in", 3 0, L_0x600003bb41e0;  1 drivers
v0x6000038b39f0_0 .net "data_out", 0 0, L_0x600003bb43c0;  1 drivers
v0x6000038b3a80_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb43c0 .part/v L_0x600003bb41e0, L_0x600003bb6940, 1;
S_0x127e15eb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb89c0 .param/l "i" 1 2 26, +C4<010>;
L_0x6000021b45b0 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b43f0 .functor OR 1, L_0x6000021b45b0, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038bc5a0_0 .net *"_ivl_0", 0 0, L_0x6000021b45b0;  1 drivers
v0x6000038bc630_0 .net "data_interm", 7 0, L_0x600003bb4fa0;  1 drivers
L_0x600003bb4b40 .part L_0x600003bb4fa0, 2, 1;
L_0x600003bb4fa0 .part/pv L_0x600003bb4be0, 2, 1, 8;
S_0x127e043d0 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e15eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038b3e70_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038b3f00_0 .net "data_in", 0 0, L_0x600003bb4b40;  1 drivers
v0x6000038bc000_0 .var "data_out", 0 0;
v0x6000038bc090_0 .net "load_enable", 0 0, L_0x6000021b43f0;  1 drivers
v0x6000038bc120_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e04540 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x127e15eb0;
 .timescale -9 -9;
v0x6000038bc360_0 .net *"_ivl_0", 0 0, L_0x600003bb4c80;  1 drivers
v0x6000038bc3f0_0 .net *"_ivl_1", 0 0, L_0x600003bb4d20;  1 drivers
v0x6000038bc480_0 .net *"_ivl_2", 0 0, L_0x600003bb4dc0;  1 drivers
v0x6000038bc510_0 .net *"_ivl_3", 0 0, L_0x600003bb4e60;  1 drivers
L_0x600003bb4f00 .concat [ 1 1 1 1], L_0x600003bb4e60, L_0x600003bb4dc0, L_0x600003bb4d20, L_0x600003bb4c80;
S_0x127e143b0 .scope module, "mux_inst" "mux" 2 31, 2 113 0, S_0x127e04540;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8b00 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038bc1b0_0 .net "data_in", 3 0, L_0x600003bb4f00;  1 drivers
v0x6000038bc240_0 .net "data_out", 0 0, L_0x600003bb4be0;  1 drivers
v0x6000038bc2d0_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb4be0 .part/v L_0x600003bb4f00, L_0x600003bb6940, 1;
S_0x127e14520 .scope generate, "genblk1[3]" "genblk1[3]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb8bc0 .param/l "i" 1 2 26, +C4<011>;
L_0x6000021b5260 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b52d0 .functor OR 1, L_0x6000021b5260, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038bcd80_0 .net *"_ivl_0", 0 0, L_0x6000021b5260;  1 drivers
v0x6000038bce10_0 .net "data_interm", 7 0, L_0x600003bb54a0;  1 drivers
L_0x600003bb5040 .part L_0x600003bb54a0, 3, 1;
L_0x600003bb54a0 .part/pv L_0x600003bb50e0, 3, 1, 8;
S_0x127e14c50 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e14520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038bc6c0_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038bc750_0 .net "data_in", 0 0, L_0x600003bb5040;  1 drivers
v0x6000038bc7e0_0 .var "data_out", 0 0;
v0x6000038bc870_0 .net "load_enable", 0 0, L_0x6000021b52d0;  1 drivers
v0x6000038bc900_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e14dc0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x127e14520;
 .timescale -9 -9;
v0x6000038bcb40_0 .net *"_ivl_0", 0 0, L_0x600003bb5180;  1 drivers
v0x6000038bcbd0_0 .net *"_ivl_1", 0 0, L_0x600003bb5220;  1 drivers
v0x6000038bcc60_0 .net *"_ivl_2", 0 0, L_0x600003bb52c0;  1 drivers
v0x6000038bccf0_0 .net *"_ivl_3", 0 0, L_0x600003bb5360;  1 drivers
L_0x600003bb5400 .concat [ 1 1 1 1], L_0x600003bb5360, L_0x600003bb52c0, L_0x600003bb5220, L_0x600003bb5180;
S_0x127e16340 .scope module, "mux_inst" "mux" 2 31, 2 113 0, S_0x127e14dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8c80 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038bc990_0 .net "data_in", 3 0, L_0x600003bb5400;  1 drivers
v0x6000038bca20_0 .net "data_out", 0 0, L_0x600003bb50e0;  1 drivers
v0x6000038bcab0_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb50e0 .part/v L_0x600003bb5400, L_0x600003bb6940, 1;
S_0x127e164b0 .scope generate, "genblk1[4]" "genblk1[4]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb8d40 .param/l "i" 1 2 26, +C4<0100>;
L_0x6000021b5340 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b53b0 .functor OR 1, L_0x6000021b5340, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038bd560_0 .net *"_ivl_0", 0 0, L_0x6000021b5340;  1 drivers
v0x6000038bd5f0_0 .net "data_interm", 7 0, L_0x600003bb5a40;  1 drivers
L_0x600003bb5540 .part L_0x600003bb5a40, 4, 1;
L_0x600003bb5a40 .part/pv L_0x600003bb55e0, 4, 1, 8;
S_0x127e0fd90 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e164b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038bcea0_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038bcf30_0 .net "data_in", 0 0, L_0x600003bb5540;  1 drivers
v0x6000038bcfc0_0 .var "data_out", 0 0;
v0x6000038bd050_0 .net "load_enable", 0 0, L_0x6000021b53b0;  1 drivers
v0x6000038bd0e0_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e0ff00 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x127e164b0;
 .timescale -9 -9;
v0x6000038bd320_0 .net *"_ivl_0", 0 0, L_0x600003bb5680;  1 drivers
v0x6000038bd3b0_0 .net *"_ivl_1", 0 0, L_0x600003bb5720;  1 drivers
v0x6000038bd440_0 .net *"_ivl_2", 0 0, L_0x600003bb57c0;  1 drivers
v0x6000038bd4d0_0 .net *"_ivl_3", 0 0, L_0x600003bb5860;  1 drivers
L_0x600003bb59a0 .concat [ 1 1 1 1], L_0x600003bb5860, L_0x600003bb57c0, L_0x600003bb5720, L_0x600003bb5680;
S_0x127e13800 .scope module, "mux_inst" "mux" 2 31, 2 113 0, S_0x127e0ff00;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8ac0 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038bd170_0 .net "data_in", 3 0, L_0x600003bb59a0;  1 drivers
v0x6000038bd200_0 .net "data_out", 0 0, L_0x600003bb55e0;  1 drivers
v0x6000038bd290_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb55e0 .part/v L_0x600003bb59a0, L_0x600003bb6940, 1;
S_0x127e13970 .scope generate, "genblk1[5]" "genblk1[5]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb8b80 .param/l "i" 1 2 26, +C4<0101>;
L_0x6000021b5420 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b5490 .functor OR 1, L_0x6000021b5420, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038bdd40_0 .net *"_ivl_0", 0 0, L_0x6000021b5420;  1 drivers
v0x6000038bddd0_0 .net "data_interm", 7 0, L_0x600003bb5ea0;  1 drivers
L_0x600003bb5ae0 .part L_0x600003bb5ea0, 5, 1;
L_0x600003bb5ea0 .part/pv L_0x600003bb5b80, 5, 1, 8;
S_0x127e12c50 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e13970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038bd680_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038bd710_0 .net "data_in", 0 0, L_0x600003bb5ae0;  1 drivers
v0x6000038bd7a0_0 .var "data_out", 0 0;
v0x6000038bd830_0 .net "load_enable", 0 0, L_0x6000021b5490;  1 drivers
v0x6000038bd8c0_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e12dc0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x127e13970;
 .timescale -9 -9;
v0x6000038bdb00_0 .net *"_ivl_0", 0 0, L_0x600003bb5c20;  1 drivers
v0x6000038bdb90_0 .net *"_ivl_1", 0 0, L_0x600003bb5cc0;  1 drivers
v0x6000038bdc20_0 .net *"_ivl_2", 0 0, L_0x600003bb5900;  1 drivers
v0x6000038bdcb0_0 .net *"_ivl_3", 0 0, L_0x600003bb5d60;  1 drivers
L_0x600003bb5e00 .concat [ 1 1 1 1], L_0x600003bb5d60, L_0x600003bb5900, L_0x600003bb5cc0, L_0x600003bb5c20;
S_0x127e120a0 .scope module, "mux_inst" "mux" 2 31, 2 113 0, S_0x127e12dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8e80 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038bd950_0 .net "data_in", 3 0, L_0x600003bb5e00;  1 drivers
v0x6000038bd9e0_0 .net "data_out", 0 0, L_0x600003bb5b80;  1 drivers
v0x6000038bda70_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb5b80 .part/v L_0x600003bb5e00, L_0x600003bb6940, 1;
S_0x127e12210 .scope generate, "genblk1[6]" "genblk1[6]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb8f00 .param/l "i" 1 2 26, +C4<0110>;
L_0x6000021b5500 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b5570 .functor OR 1, L_0x6000021b5500, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038be520_0 .net *"_ivl_0", 0 0, L_0x6000021b5500;  1 drivers
v0x6000038be5b0_0 .net "data_interm", 7 0, L_0x600003bb63a0;  1 drivers
L_0x600003bb5f40 .part L_0x600003bb63a0, 6, 1;
L_0x600003bb63a0 .part/pv L_0x600003bb5fe0, 6, 1, 8;
S_0x127e114f0 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e12210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038bde60_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038bdef0_0 .net "data_in", 0 0, L_0x600003bb5f40;  1 drivers
v0x6000038bdf80_0 .var "data_out", 0 0;
v0x6000038be010_0 .net "load_enable", 0 0, L_0x6000021b5570;  1 drivers
v0x6000038be0a0_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e11660 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x127e12210;
 .timescale -9 -9;
v0x6000038be2e0_0 .net *"_ivl_0", 0 0, L_0x600003bb6080;  1 drivers
v0x6000038be370_0 .net *"_ivl_1", 0 0, L_0x600003bb6120;  1 drivers
v0x6000038be400_0 .net *"_ivl_2", 0 0, L_0x600003bb61c0;  1 drivers
v0x6000038be490_0 .net *"_ivl_3", 0 0, L_0x600003bb6260;  1 drivers
L_0x600003bb6300 .concat [ 1 1 1 1], L_0x600003bb6260, L_0x600003bb61c0, L_0x600003bb6120, L_0x600003bb6080;
S_0x127e10940 .scope module, "mux_inst" "mux" 2 31, 2 113 0, S_0x127e11660;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb8fc0 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038be130_0 .net "data_in", 3 0, L_0x600003bb6300;  1 drivers
v0x6000038be1c0_0 .net "data_out", 0 0, L_0x600003bb5fe0;  1 drivers
v0x6000038be250_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb5fe0 .part/v L_0x600003bb6300, L_0x600003bb6940, 1;
S_0x127e10ab0 .scope generate, "genblk1[7]" "genblk1[7]" 2 26, 2 26 0, S_0x127e134d0;
 .timescale -9 -9;
P_0x600001fb9040 .param/l "i" 1 2 26, +C4<0111>;
L_0x6000021b55e0 .functor OR 1, v0x6000038bf960_0, v0x6000038bfa80_0, C4<0>, C4<0>;
L_0x6000021b5650 .functor OR 1, L_0x6000021b55e0, v0x6000038bf7b0_0, C4<0>, C4<0>;
v0x6000038bec70_0 .net *"_ivl_0", 0 0, L_0x6000021b55e0;  1 drivers
v0x6000038bed00_0 .net "data_interm", 7 0, L_0x600003bb68a0;  1 drivers
L_0x600003bb6440 .part L_0x600003bb68a0, 7, 1;
L_0x600003bb68a0 .part/pv L_0x600003bb6580, 7, 1, 8;
S_0x127e0f2f0 .scope module, "dff_inst" "dff" 2 50, 2 94 0, S_0x127e10ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x6000038be640_0 .net "clk", 0 0, v0x6000038bf600_0;  alias, 1 drivers
v0x6000038be6d0_0 .net "data_in", 0 0, L_0x600003bb6440;  1 drivers
v0x6000038be760_0 .var "data_out", 0 0;
v0x6000038be7f0_0 .net "load_enable", 0 0, L_0x6000021b5650;  1 drivers
v0x6000038be880_0 .net "reset", 0 0, v0x6000038bf9f0_0;  alias, 1 drivers
S_0x127e0f460 .scope generate, "genblk1" "genblk1" 2 36, 2 36 0, S_0x127e10ab0;
 .timescale -9 -9;
v0x6000038beac0_0 .net *"_ivl_0", 0 0, L_0x600003bb6620;  1 drivers
v0x6000038beb50_0 .net *"_ivl_1", 0 0, L_0x600003bb66c0;  1 drivers
v0x6000038bebe0_0 .net *"_ivl_2", 0 0, L_0x600003bb6760;  1 drivers
L_0x600003bb6800 .concat [ 1 1 1 1], L_0x600003bb6760, L_0x600003bb66c0, v0x6000038bfb10_0, L_0x600003bb6620;
S_0x127e173a0 .scope module, "mux_inst" "mux" 2 43, 2 113 0, S_0x127e0f460;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /INPUT 2 "select";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600001fb9100 .param/l "selection_width" 0 2 114, +C4<00000000000000000000000000000010>;
v0x6000038be910_0 .net "data_in", 3 0, L_0x600003bb6800;  1 drivers
v0x6000038be9a0_0 .net "data_out", 0 0, L_0x600003bb6580;  1 drivers
v0x6000038bea30_0 .net "select", 1 0, L_0x600003bb6940;  alias, 1 drivers
L_0x600003bb6580 .part/v L_0x600003bb6800, L_0x600003bb6940, 1;
    .scope S_0x127e11d70;
T_0 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038b3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038b3060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000038b30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000038b2fd0_0;
    %assign/vec4 v0x6000038b3060_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127e153c0;
T_1 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038b38d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038b37b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000038b3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6000038b3720_0;
    %assign/vec4 v0x6000038b37b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127e043d0;
T_2 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038bc120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038bc000_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000038bc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000038b3f00_0;
    %assign/vec4 v0x6000038bc000_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127e14c50;
T_3 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038bc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038bc7e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000038bc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000038bc750_0;
    %assign/vec4 v0x6000038bc7e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x127e0fd90;
T_4 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038bd0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038bcfc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000038bd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000038bcf30_0;
    %assign/vec4 v0x6000038bcfc0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127e12c50;
T_5 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038bd8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038bd7a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000038bd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x6000038bd710_0;
    %assign/vec4 v0x6000038bd7a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127e114f0;
T_6 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038be0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038bdf80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000038be010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000038bdef0_0;
    %assign/vec4 v0x6000038bdf80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x127e0f2f0;
T_7 ;
    %wait E_0x600001fb8780;
    %load/vec4 v0x6000038be880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000038be760_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000038be7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x6000038be6d0_0;
    %assign/vec4 v0x6000038be760_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x127e14080;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf600_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x6000038bf600_0;
    %inv;
    %store/vec4 v0x6000038bf600_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x127e14080;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf9f0_0, 0, 1;
    %delay 25, 0;
    %load/vec4 v0x6000038bf9f0_0;
    %inv;
    %store/vec4 v0x6000038bf9f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x127e14080;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf8d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000038bf690_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bfb10_0, 0, 1;
    %wait E_0x600001fb8640;
    %delay 10, 0;
    %vpi_call 2 181 "$display", "Time %t: Parallel Load test; loading 8'hA5", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038bf960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038bf8d0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x6000038bf690_0, 0, 8;
    %delay 100, 0;
    %vpi_call 2 187 "$display", "Time %t: Load test", $time {0 0 0};
    %vpi_call 2 188 "$display", "Value after load: %b", v0x6000038bf720_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf8d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 198 "$display", "Time %t: Left Shift test", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038bf7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bfa80_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf7b0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 207 "$display", "Value after left shift: %b", v0x6000038bf720_0 {0 0 0};
    %vpi_call 2 212 "$display", "Time %t: Right Shift test", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038bfa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000038bfb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bf7b0_0, 0, 1;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000038bfa80_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 221 "$display", "Value after right shift: %b", v0x6000038bf720_0 {0 0 0};
    %vpi_call 2 223 "$display", "Time %t: End of Simulation", $time {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "rgst.v";
