
*** Running vivado
    with args -log BD_PWM_PWM_generator_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_PWM_PWM_generator_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_PWM_PWM_generator_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1610.102 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Vivado/2022.1/data/ip'.
Command: synth_design -top BD_PWM_PWM_generator_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8872
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BD_PWM_PWM_generator_0_1' [c:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.gen/sources_1/bd/BD_PWM/ip/BD_PWM_PWM_generator_0_1/synth/BD_PWM_PWM_generator_0_1.vhd:65]
INFO: [Synth 8-3491] module 'PWM_generator' declared at 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:16' bound to instance 'U0' of component 'PWM_generator' [c:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.gen/sources_1/bd/BD_PWM/ip/BD_PWM_PWM_generator_0_1/synth/BD_PWM_PWM_generator_0_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'PWM_generator' [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:27]
INFO: [Synth 8-3491] module 'DEBOUNCING' declared at 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/DEBOUNCING.vhd:34' bound to instance 'stage0' of component 'DEBOUNCING' [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:65]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCING' [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/DEBOUNCING.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCING' (0#1) [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/DEBOUNCING.vhd:45]
INFO: [Synth 8-3491] module 'DEBOUNCING' declared at 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/DEBOUNCING.vhd:34' bound to instance 'stage1' of component 'DEBOUNCING' [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:66]
INFO: [Synth 8-3491] module 'DEBOUNCING' declared at 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/DEBOUNCING.vhd:34' bound to instance 'stage2' of component 'DEBOUNCING' [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:70]
INFO: [Synth 8-3491] module 'DEBOUNCING' declared at 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/DEBOUNCING.vhd:34' bound to instance 'stage3' of component 'DEBOUNCING' [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'PWM_generator' (0#1) [C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.srcs/sources_1/new/PWM_generator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'BD_PWM_PWM_generator_0_1' (0#1) [c:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.gen/sources_1/bd/BD_PWM/ip/BD_PWM_PWM_generator_0_1/synth/BD_PWM_PWM_generator_0_1.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     3|
|3     |LUT2   |     1|
|4     |LUT3   |     3|
|5     |LUT4   |     6|
|6     |LUT5   |     5|
|7     |LUT6   |     6|
|8     |FDRE   |    42|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |    73|
|2     |  U0       |PWM_generator |    73|
|3     |    stage0 |DEBOUNCING    |     1|
|4     |    stage1 |DEBOUNCING_0  |     5|
|5     |    stage2 |DEBOUNCING_1  |     3|
|6     |    stage3 |DEBOUNCING_2  |     8|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1610.102 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1610.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 506f174b
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1610.102 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.runs/BD_PWM_PWM_generator_0_1_synth_1/BD_PWM_PWM_generator_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1913.887 ; gain = 303.785
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BD_PWM_PWM_generator_0_1, cache-ID = 1578c24bb418ae08
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM/PWM.runs/BD_PWM_PWM_generator_0_1_synth_1/BD_PWM_PWM_generator_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_PWM_PWM_generator_0_1_utilization_synth.rpt -pb BD_PWM_PWM_generator_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 18:11:19 2024...
