 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : FINAL_SYS
Version: K-2015.06
Date   : Thu Aug 15 06:06:30 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FINAL_SYS              tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
FINAL_SYS                                 0.130    0.498 1.82e+07    0.647 100.0
  U_CG (Clock_Gating)                  6.25e-02 3.38e-03 1.12e+04 6.59e-02  10.2
  U_CLK_DIV_2 (CLK_DIV_1)              3.28e-04 6.82e-04 4.25e+05 1.43e-03   0.2
  U_CLK_DIV_1 (CLK_DIV_0)              4.31e-03 7.45e-04 2.89e+05 5.35e-03   0.8
1
