vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/IMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/DMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test2.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_ID_EX.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_EX_MEM.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_MEM_WB.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/MIPS_RISK_PipelinedProcessor.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_lrv.tdf
source_file = 1, imem
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_rc91.tdf
source_file = 1, dmem
design_name = top_level
instance = comp, \output_sys[7]~output , output_sys[7]~output, top_level, 1
instance = comp, \output_sys[6]~output , output_sys[6]~output, top_level, 1
instance = comp, \output_sys[5]~output , output_sys[5]~output, top_level, 1
instance = comp, \output_sys[4]~output , output_sys[4]~output, top_level, 1
instance = comp, \output_sys[3]~output , output_sys[3]~output, top_level, 1
instance = comp, \output_sys[2]~output , output_sys[2]~output, top_level, 1
instance = comp, \output_sys[1]~output , output_sys[1]~output, top_level, 1
instance = comp, \output_sys[0]~output , output_sys[0]~output, top_level, 1
instance = comp, \IMEM_out[31]~output , IMEM_out[31]~output, top_level, 1
instance = comp, \IMEM_out[30]~output , IMEM_out[30]~output, top_level, 1
instance = comp, \IMEM_out[29]~output , IMEM_out[29]~output, top_level, 1
instance = comp, \IMEM_out[28]~output , IMEM_out[28]~output, top_level, 1
instance = comp, \IMEM_out[27]~output , IMEM_out[27]~output, top_level, 1
instance = comp, \IMEM_out[26]~output , IMEM_out[26]~output, top_level, 1
instance = comp, \IMEM_out[25]~output , IMEM_out[25]~output, top_level, 1
instance = comp, \IMEM_out[24]~output , IMEM_out[24]~output, top_level, 1
instance = comp, \IMEM_out[23]~output , IMEM_out[23]~output, top_level, 1
instance = comp, \IMEM_out[22]~output , IMEM_out[22]~output, top_level, 1
instance = comp, \IMEM_out[21]~output , IMEM_out[21]~output, top_level, 1
instance = comp, \IMEM_out[20]~output , IMEM_out[20]~output, top_level, 1
instance = comp, \IMEM_out[19]~output , IMEM_out[19]~output, top_level, 1
instance = comp, \IMEM_out[18]~output , IMEM_out[18]~output, top_level, 1
instance = comp, \IMEM_out[17]~output , IMEM_out[17]~output, top_level, 1
instance = comp, \IMEM_out[16]~output , IMEM_out[16]~output, top_level, 1
instance = comp, \IMEM_out[15]~output , IMEM_out[15]~output, top_level, 1
instance = comp, \IMEM_out[14]~output , IMEM_out[14]~output, top_level, 1
instance = comp, \IMEM_out[13]~output , IMEM_out[13]~output, top_level, 1
instance = comp, \IMEM_out[12]~output , IMEM_out[12]~output, top_level, 1
instance = comp, \IMEM_out[11]~output , IMEM_out[11]~output, top_level, 1
instance = comp, \IMEM_out[10]~output , IMEM_out[10]~output, top_level, 1
instance = comp, \IMEM_out[9]~output , IMEM_out[9]~output, top_level, 1
instance = comp, \IMEM_out[8]~output , IMEM_out[8]~output, top_level, 1
instance = comp, \IMEM_out[7]~output , IMEM_out[7]~output, top_level, 1
instance = comp, \IMEM_out[6]~output , IMEM_out[6]~output, top_level, 1
instance = comp, \IMEM_out[5]~output , IMEM_out[5]~output, top_level, 1
instance = comp, \IMEM_out[4]~output , IMEM_out[4]~output, top_level, 1
instance = comp, \IMEM_out[3]~output , IMEM_out[3]~output, top_level, 1
instance = comp, \IMEM_out[2]~output , IMEM_out[2]~output, top_level, 1
instance = comp, \IMEM_out[1]~output , IMEM_out[1]~output, top_level, 1
instance = comp, \IMEM_out[0]~output , IMEM_out[0]~output, top_level, 1
instance = comp, \clk~input , clk~input, top_level, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[1] , inst|PC_inc_adder|a_inc1[1], top_level, 1
instance = comp, \global_reset~input , global_reset~input, top_level, 1
instance = comp, \global_reset~inputclkctrl , global_reset~inputclkctrl, top_level, 1
instance = comp, \inst9|loop0:1:dff|master|q_t , inst9|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:1:dff|slave|q_t , inst9|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:1:dff|master|q_t~feeder , inst13|\loop0:1:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:1:dff|master|q_t , inst13|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:1:dff|slave|q_t~feeder , inst13|\loop0:1:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:1:dff|slave|q_t , inst13|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:1:dff|master|q_t~feeder , inst14|\loop0:1:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:1:dff|master|q_t , inst14|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:1:dff|slave|q_t , inst14|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:5:dff|master|q_t~feeder , inst12|reg_ctrl_signals|\loop0:5:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:5:dff|master|q_t , inst12|reg_ctrl_signals|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:5:dff|slave|q_t , inst12|reg_ctrl_signals|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd2~0 , inst|PC_inc_adder|WideAnd2~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[5] , inst|PC_inc_adder|a_inc1[5], top_level, 1
instance = comp, \inst9|loop0:5:dff|master|q_t , inst9|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:5:dff|slave|q_t~feeder , inst9|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst9|loop0:5:dff|slave|q_t , inst9|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:5:dff|master|q_t~feeder , inst13|\loop0:5:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:5:dff|master|q_t , inst13|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:5:dff|slave|q_t~feeder , inst13|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:5:dff|slave|q_t , inst13|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:5:dff|master|q_t~feeder , inst14|\loop0:5:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:5:dff|master|q_t , inst14|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:5:dff|slave|q_t , inst14|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd5 , inst|PC_inc_adder|WideAnd5, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[7] , inst|PC_inc_adder|a_inc1[7], top_level, 1
instance = comp, \inst9|loop0:7:dff|master|q_t , inst9|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:7:dff|slave|q_t~feeder , inst9|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst9|loop0:7:dff|slave|q_t , inst9|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:7:dff|master|q_t~feeder , inst13|\loop0:7:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:7:dff|master|q_t , inst13|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:7:dff|slave|q_t~feeder , inst13|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:7:dff|slave|q_t , inst13|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:7:dff|master|q_t~feeder , inst14|\loop0:7:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:7:dff|master|q_t , inst14|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:7:dff|slave|q_t~feeder , inst14|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:7:dff|slave|q_t , inst14|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:7:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:7:tsb|outp~0, top_level, 1
instance = comp, \IMEM|srom|rom_block|auto_generated|ram_block1a0 , IMEM|srom|rom_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:7:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:7:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:7:dff|slave|q_t , inst11|reg_PC_jump|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t~feeder , inst12|reg_PC_branch_offset|\loop0:7:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:7:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:7:dff|slave|q_t , inst12|reg_PC_jump|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[4] , inst|PC_inc_adder|a_inc1[4], top_level, 1
instance = comp, \inst9|loop0:4:dff|master|q_t , inst9|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:4:dff|slave|q_t~feeder , inst9|\loop0:4:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst9|loop0:4:dff|slave|q_t , inst9|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:4:dff|master|q_t~feeder , inst13|\loop0:4:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:4:dff|master|q_t , inst13|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:4:dff|slave|q_t , inst13|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:4:dff|master|q_t , inst14|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:4:dff|slave|q_t , inst14|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_mux|tsb1|loop0:7:tsb|outp~0 , inst7|PC_branch_mux|tsb1|\loop0:7:tsb|outp~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[6] , inst|PC_inc_adder|a_inc1[6], top_level, 1
instance = comp, \inst9|loop0:6:dff|master|q_t , inst9|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:6:dff|slave|q_t~feeder , inst9|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst9|loop0:6:dff|slave|q_t , inst9|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:6:dff|master|q_t~feeder , inst13|\loop0:6:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:6:dff|master|q_t , inst13|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:6:dff|slave|q_t~feeder , inst13|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:6:dff|slave|q_t , inst13|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:6:dff|master|q_t , inst14|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:6:dff|slave|q_t , inst14|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c~1, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[3] , inst|PC_inc_adder|a_inc1[3], top_level, 1
instance = comp, \inst9|loop0:3:dff|master|q_t , inst9|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:3:dff|slave|q_t , inst9|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:3:dff|master|q_t~feeder , inst13|\loop0:3:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:3:dff|master|q_t , inst13|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:3:dff|slave|q_t~feeder , inst13|\loop0:3:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:3:dff|slave|q_t , inst13|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:3:dff|master|q_t~feeder , inst14|\loop0:3:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:3:dff|master|q_t , inst14|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:3:dff|slave|q_t , inst14|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:3:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:3:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:3:dff|slave|q_t , inst11|reg_PC_jump|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:3:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:3:dff|slave|q_t , inst12|reg_PC_jump|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|\loop0:3:half_adder_inst|sum, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[2] , inst|PC_inc_adder|a_inc1[2], top_level, 1
instance = comp, \inst9|loop0:2:dff|master|q_t , inst9|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:2:dff|slave|q_t~feeder , inst9|\loop0:2:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst9|loop0:2:dff|slave|q_t , inst9|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:2:dff|master|q_t~feeder , inst13|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:2:dff|master|q_t , inst13|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:2:dff|slave|q_t~feeder , inst13|\loop0:2:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:2:dff|slave|q_t , inst13|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:2:dff|master|q_t~feeder , inst14|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:2:dff|master|q_t , inst14|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:2:dff|slave|q_t , inst14|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~2 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~2, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~3 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~3, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c~2, top_level, 1
instance = comp, \inst7|PC_branch_mux|tsb1|loop0:7:tsb|outp~1 , inst7|PC_branch_mux|tsb1|\loop0:7:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_branch_mux|tsb1|loop0:7:tsb|outp~2 , inst7|PC_branch_mux|tsb1|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:7:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:7:tsb|outp~1, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:7:dff|master|q_t , inst15|reg_PC_next|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:7:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:7:dff|slave|q_t , inst15|reg_PC_next|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|master|q_t , inst1|PC_reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|slave|q_t~feeder , inst1|PC_reg|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|slave|q_t , inst1|PC_reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:6:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:6:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:6:dff|slave|q_t~feeder , inst11|reg_PC_jump|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:6:dff|slave|q_t , inst11|reg_PC_jump|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t~feeder , inst12|reg_PC_branch_offset|\loop0:6:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:6:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:6:dff|slave|q_t~feeder , inst12|reg_PC_jump|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:6:dff|slave|q_t , inst12|reg_PC_jump|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~2 , inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~2, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:6:dff|master|q_t , inst15|reg_PC_next|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:6:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:6:dff|slave|q_t , inst15|reg_PC_next|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|master|q_t~feeder , inst1|PC_reg|\loop0:6:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|master|q_t , inst1|PC_reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|slave|q_t , inst1|PC_reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:5:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:5:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:5:dff|slave|q_t~feeder , inst11|reg_PC_jump|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:5:dff|slave|q_t , inst11|reg_PC_jump|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t~feeder , inst12|reg_PC_branch_offset|\loop0:5:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:5:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:5:dff|slave|q_t , inst12|reg_PC_jump|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst9|loop0:0:dff|master|q_t~0 , inst9|\loop0:0:dff|master|q_t~0, top_level, 1
instance = comp, \inst9|loop0:0:dff|master|q_t , inst9|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst9|loop0:0:dff|slave|q_t~feeder , inst9|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst9|loop0:0:dff|slave|q_t , inst9|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst13|loop0:0:dff|master|q_t~feeder , inst13|\loop0:0:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:0:dff|master|q_t , inst13|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst13|loop0:0:dff|slave|q_t~feeder , inst13|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst13|loop0:0:dff|slave|q_t , inst13|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst14|loop0:0:dff|master|q_t~feeder , inst14|\loop0:0:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst14|loop0:0:dff|master|q_t , inst14|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst14|loop0:0:dff|slave|q_t , inst14|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:0:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:0:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:0:dff|slave|q_t , inst11|reg_PC_jump|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:0:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:0:dff|slave|q_t~feeder , inst12|reg_PC_jump|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:0:dff|slave|q_t , inst12|reg_PC_jump|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~4 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~4, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~0 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c[1]~0, top_level, 1
instance = comp, \inst7|PC_branch_mux|tsb1|loop0:5:tsb|outp~0 , inst7|PC_branch_mux|tsb1|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:5:dff|master|q_t , inst15|reg_PC_next|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:5:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:5:dff|slave|q_t , inst15|reg_PC_next|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|master|q_t~feeder , inst1|PC_reg|\loop0:5:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|master|q_t , inst1|PC_reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder , inst1|PC_reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|slave|q_t , inst1|PC_reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:4:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:4:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:4:dff|slave|q_t~feeder , inst11|reg_PC_jump|\loop0:4:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:4:dff|slave|q_t , inst11|reg_PC_jump|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t~feeder , inst12|reg_PC_branch_offset|\loop0:4:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:4:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:4:dff|slave|q_t , inst12|reg_PC_jump|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~1, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:4:dff|master|q_t , inst15|reg_PC_next|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:4:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:4:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:4:dff|slave|q_t , inst15|reg_PC_next|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|master|q_t , inst1|PC_reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|slave|q_t , inst1|PC_reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:2:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:2:dff|slave|q_t , inst11|reg_PC_jump|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t~feeder , inst12|reg_PC_branch_offset|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:2:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:2:dff|slave|q_t , inst12|reg_PC_jump|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~1 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~1, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~1 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:3:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:3:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:3:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:3:tsb|outp~1, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:3:dff|master|q_t , inst15|reg_PC_next|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:3:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:3:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:3:dff|slave|q_t , inst15|reg_PC_next|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|master|q_t , inst1|PC_reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder , inst1|PC_reg|\loop0:3:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|slave|q_t , inst1|PC_reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_ALU_op|loop0:0:dff|master|q_t , inst11|reg_ALU_op|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:0:dff|slave|q_t , inst11|reg_ctrl_signals|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:6:dff|master|q_t~feeder , inst12|reg_ctrl_signals|\loop0:6:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:6:dff|master|q_t , inst12|reg_ctrl_signals|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:6:dff|slave|q_t~feeder , inst12|reg_ctrl_signals|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:6:dff|slave|q_t , inst12|reg_ctrl_signals|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:2:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:2:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c~0 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c~0, top_level, 1
instance = comp, \inst7|PC_branch_mux|tsb1|loop0:2:tsb|outp~0 , inst7|PC_branch_mux|tsb1|\loop0:2:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:2:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:2:tsb|outp~1, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:2:dff|master|q_t , inst15|reg_PC_next|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:2:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:2:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:2:dff|slave|q_t , inst15|reg_PC_next|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|master|q_t~feeder , inst1|PC_reg|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|master|q_t , inst1|PC_reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|slave|q_t~feeder , inst1|PC_reg|\loop0:2:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|slave|q_t , inst1|PC_reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder , inst11|reg_PC_branch_offset|\loop0:1:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_PC_branch_offset|loop0:1:dff|master|q_t , inst11|reg_PC_branch_offset|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_PC_jump|loop0:1:dff|slave|q_t , inst11|reg_PC_jump|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t~feeder , inst12|reg_PC_branch_offset|\loop0:1:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_PC_branch_offset|loop0:1:dff|master|q_t , inst12|reg_PC_branch_offset|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_PC_jump|loop0:1:dff|slave|q_t , inst12|reg_PC_jump|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:1:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:1:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:1:tsb|outp~1, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:1:dff|master|q_t , inst15|reg_PC_next|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:1:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:1:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:1:dff|slave|q_t , inst15|reg_PC_next|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:1:dff|master|q_t~feeder , inst1|PC_reg|\loop0:1:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:1:dff|master|q_t , inst1|PC_reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:1:dff|slave|q_t~feeder , inst1|PC_reg|\loop0:1:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:1:dff|slave|q_t , inst1|PC_reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|MainControlUnit_rkjerh|MemRead , inst6|MainControlUnit_rkjerh|MemRead, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:2:dff|master|q_t , inst11|reg_ctrl_signals|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:2:dff|slave|q_t~feeder , inst11|reg_ctrl_signals|\loop0:2:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:2:dff|slave|q_t , inst11|reg_ctrl_signals|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:4:dff|master|q_t~feeder , inst12|reg_ctrl_signals|\loop0:4:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:4:dff|master|q_t , inst12|reg_ctrl_signals|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:4:dff|slave|q_t~feeder , inst12|reg_ctrl_signals|\loop0:4:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:4:dff|slave|q_t , inst12|reg_ctrl_signals|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_MEM_to_REG|master|q_t , inst15|reg_MEM_to_REG|master|q_t, top_level, 1
instance = comp, \inst15|reg_MEM_to_REG|slave|q_t~feeder , inst15|reg_MEM_to_REG|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_MEM_to_REG|slave|q_t , inst15|reg_MEM_to_REG|slave|q_t, top_level, 1
instance = comp, \inst6|MainControlUnit_rkjerh|R~0 , inst6|MainControlUnit_rkjerh|R~0, top_level, 1
instance = comp, \inst11|reg_ALU_op|loop0:1:dff|master|q_t , inst11|reg_ALU_op|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_ALU_op|loop0:1:dff|slave|q_t , inst11|reg_ALU_op|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControlSignal[1] , inst5|ALU_Ctrl_asa|ALUControlSignal[1], top_level, 1
instance = comp, \inst6|MainControlUnit_rkjerh|RegWrite , inst6|MainControlUnit_rkjerh|RegWrite, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:6:dff|master|q_t , inst11|reg_ctrl_signals|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:6:dff|slave|q_t~feeder , inst11|reg_ctrl_signals|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:6:dff|slave|q_t , inst11|reg_ctrl_signals|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:0:dff|master|q_t~feeder , inst12|reg_ctrl_signals|\loop0:0:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:0:dff|master|q_t , inst12|reg_ctrl_signals|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:0:dff|slave|q_t~feeder , inst12|reg_ctrl_signals|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:0:dff|slave|q_t , inst12|reg_ctrl_signals|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_REG_write_outp|master|q_t~feeder , inst15|reg_REG_write_outp|master|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_REG_write_outp|master|q_t , inst15|reg_REG_write_outp|master|q_t, top_level, 1
instance = comp, \inst15|reg_REG_write_outp|slave|q_t , inst15|reg_REG_write_outp|slave|q_t, top_level, 1
instance = comp, \inst6|REG_mux|tsb0|loop0:1:tsb|outp~0 , inst6|REG_mux|tsb0|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst6|REG_mux|tsb0|loop0:2:tsb|outp~0 , inst6|REG_mux|tsb0|\loop0:2:tsb|outp~0, top_level, 1
instance = comp, \inst6|REG_mux|tsb0|loop0:0:tsb|outp~0 , inst6|REG_mux|tsb0|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~4 , inst6|registers|decode|Equal0~4, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~6 , inst6|registers|decode|Equal0~6, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t~feeder , inst6|registers|\loop0:0:reg|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~5 , inst6|registers|decode|Equal0~5, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[6]~7 , inst6|registers|reg2_data[6]~7, top_level, 1
instance = comp, \inst6|registers|reg2_data[6]~8 , inst6|registers|reg2_data[6]~8, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~0 , inst6|registers|decode|Equal0~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder , inst6|registers|\loop0:5:reg|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~3 , inst6|registers|decode|Equal0~3, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~2 , inst6|registers|decode|Equal0~2, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~1 , inst6|registers|decode|Equal0~1, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t~feeder , inst6|registers|\loop0:6:reg|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[6]~5 , inst6|registers|reg2_data[6]~5, top_level, 1
instance = comp, \inst6|registers|reg2_data[6]~6 , inst6|registers|reg2_data[6]~6, top_level, 1
instance = comp, \inst6|registers|reg2_data[6]~9 , inst6|registers|reg2_data[6]~9, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:6:dff|master|q_t , inst11|reg_REG_data2|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:6:dff|slave|q_t , inst11|reg_REG_data2|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1 , inst5|ALU_Ctrl_asa|ALUControlSignal[2]~1, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|\loop0:2:half_adder_inst|sum, top_level, 1
instance = comp, \inst6|MainControlUnit_rkjerh|MemWrite , inst6|MainControlUnit_rkjerh|MemWrite, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:4:dff|master|q_t , inst11|reg_ctrl_signals|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:4:dff|slave|q_t~feeder , inst11|reg_ctrl_signals|\loop0:4:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_ctrl_signals|loop0:4:dff|slave|q_t , inst11|reg_ctrl_signals|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:2:dff|master|q_t~feeder , inst12|reg_ctrl_signals|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:2:dff|master|q_t , inst12|reg_ctrl_signals|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:2:dff|slave|q_t~feeder , inst12|reg_ctrl_signals|\loop0:2:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ctrl_signals|loop0:2:dff|slave|q_t , inst12|reg_ctrl_signals|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|decode|Equal0~7 , inst6|registers|decode|Equal0~7, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[0]~37 , inst6|registers|reg1_data[0]~37, top_level, 1
instance = comp, \inst6|registers|reg1_data[0]~38 , inst6|registers|reg1_data[0]~38, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder , inst6|registers|\loop0:6:reg|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[0]~35 , inst6|registers|reg1_data[0]~35, top_level, 1
instance = comp, \inst6|registers|reg1_data[0]~36 , inst6|registers|reg1_data[0]~36, top_level, 1
instance = comp, \inst6|registers|reg1_data[0]~39 , inst6|registers|reg1_data[0]~39, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:0:dff|master|q_t , inst11|reg_REG_data1|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:0:dff|slave|q_t , inst11|reg_REG_data1|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0 , inst5|ALU_Ctrl_asa|ALUControlSignal[0]~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:0:dff|master|q_t , inst12|reg_ALU_result|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:0:dff|slave|q_t , inst12|reg_ALU_result|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:0:dff|master|q_t , inst15|reg_ALU_result|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:0:dff|slave|q_t , inst15|reg_ALU_result|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[1]~30 , inst6|registers|reg1_data[1]~30, top_level, 1
instance = comp, \inst6|registers|reg1_data[1]~31 , inst6|registers|reg1_data[1]~31, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[1]~32 , inst6|registers|reg1_data[1]~32, top_level, 1
instance = comp, \inst6|registers|reg1_data[1]~33 , inst6|registers|reg1_data[1]~33, top_level, 1
instance = comp, \inst6|registers|reg1_data[1]~34 , inst6|registers|reg1_data[1]~34, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:1:dff|master|q_t , inst11|reg_REG_data1|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:1:dff|slave|q_t , inst11|reg_REG_data1|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:0:half_adder_inst|c_out, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:1:half_adder_inst|sum, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:3:dff|master|q_t~feeder , inst15|reg_ALU_result|\loop0:3:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:3:dff|master|q_t , inst15|reg_ALU_result|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:3:dff|slave|q_t~feeder , inst15|reg_ALU_result|\loop0:3:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:3:dff|slave|q_t , inst15|reg_ALU_result|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[4]~15 , inst6|registers|reg1_data[4]~15, top_level, 1
instance = comp, \inst6|registers|reg1_data[4]~16 , inst6|registers|reg1_data[4]~16, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[4]~17 , inst6|registers|reg1_data[4]~17, top_level, 1
instance = comp, \inst6|registers|reg1_data[4]~18 , inst6|registers|reg1_data[4]~18, top_level, 1
instance = comp, \inst6|registers|reg1_data[4]~19 , inst6|registers|reg1_data[4]~19, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:4:dff|master|q_t , inst11|reg_REG_data1|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:4:dff|slave|q_t , inst11|reg_REG_data1|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:1:half_adder_inst|c_out, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~1, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[3]~22 , inst6|registers|reg1_data[3]~22, top_level, 1
instance = comp, \inst6|registers|reg1_data[3]~23 , inst6|registers|reg1_data[3]~23, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[3]~20 , inst6|registers|reg1_data[3]~20, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[3]~21 , inst6|registers|reg1_data[3]~21, top_level, 1
instance = comp, \inst6|registers|reg1_data[3]~24 , inst6|registers|reg1_data[3]~24, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:3:dff|master|q_t , inst11|reg_REG_data1|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:3:dff|slave|q_t , inst11|reg_REG_data1|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[2]~25 , inst6|registers|reg2_data[2]~25, top_level, 1
instance = comp, \inst6|registers|reg2_data[2]~26 , inst6|registers|reg2_data[2]~26, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[2]~27 , inst6|registers|reg2_data[2]~27, top_level, 1
instance = comp, \inst6|registers|reg2_data[2]~28 , inst6|registers|reg2_data[2]~28, top_level, 1
instance = comp, \inst6|registers|reg2_data[2]~29 , inst6|registers|reg2_data[2]~29, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:2:dff|master|q_t , inst11|reg_REG_data2|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:2:dff|slave|q_t , inst11|reg_REG_data2|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:2:half_adder_inst|c_out, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~1 , inst5|ALU|mux2|tsb0|\loop0:4:tsb|outp~1, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:4:dff|master|q_t , inst12|reg_ALU_result|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:4:dff|slave|q_t , inst12|reg_ALU_result|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:5:dff|master|q_t , inst15|reg_ALU_result|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:5:dff|slave|q_t , inst15|reg_ALU_result|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:5:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:7:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:4:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:6:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[5]~10 , inst6|registers|reg2_data[5]~10, top_level, 1
instance = comp, \inst6|registers|reg2_data[5]~11 , inst6|registers|reg2_data[5]~11, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:2:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:1:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[5]~12 , inst6|registers|reg2_data[5]~12, top_level, 1
instance = comp, \inst6|registers|reg2_data[5]~13 , inst6|registers|reg2_data[5]~13, top_level, 1
instance = comp, \inst6|registers|reg2_data[5]~14 , inst6|registers|reg2_data[5]~14, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:5:dff|master|q_t , inst11|reg_REG_data2|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:5:dff|slave|q_t~feeder , inst11|reg_REG_data2|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:5:dff|slave|q_t , inst11|reg_REG_data2|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \DMEM|sram|ram_block|auto_generated|ram_block1a0 , DMEM|sram|ram_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:7:dff|master|q_t~feeder , inst15|reg_ALU_result|\loop0:7:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:7:dff|master|q_t , inst15|reg_ALU_result|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:7:dff|slave|q_t , inst15|reg_ALU_result|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:7:tsb|outp~0 , inst8|tsb0|\loop0:7:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder , inst6|registers|\loop0:5:reg|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:4:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:4:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:4:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:4:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:6:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:6:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:6:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:6:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[7]~0 , inst6|registers|reg2_data[7]~0, top_level, 1
instance = comp, \inst6|registers|reg2_data[7]~1 , inst6|registers|reg2_data[7]~1, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t~feeder , inst6|registers|\loop0:2:reg|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:0:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:0:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:0:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:0:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:7:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:1:reg|\loop0:7:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:7:dff|master|q_t , inst6|registers|\loop0:1:reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:1:reg|loop0:7:dff|slave|q_t , inst6|registers|\loop0:1:reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[7]~2 , inst6|registers|reg2_data[7]~2, top_level, 1
instance = comp, \inst6|registers|reg2_data[7]~3 , inst6|registers|reg2_data[7]~3, top_level, 1
instance = comp, \inst6|registers|reg2_data[7]~4 , inst6|registers|reg2_data[7]~4, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:7:dff|master|q_t , inst11|reg_REG_data2|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:7:dff|slave|q_t , inst11|reg_REG_data2|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:7:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|\loop0:0:half_adder_inst|c_out, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|\loop0:1:half_adder_inst|c_out, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~0 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c_ovfl~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c_ovfl, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~1 , inst5|ALU|mux2|tsb0|\loop0:7:tsb|outp~1, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:7:dff|master|q_t , inst12|reg_ALU_result|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:7:dff|slave|q_t~feeder , inst12|reg_ALU_result|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:7:dff|slave|q_t , inst12|reg_ALU_result|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:5:tsb|outp~0 , inst8|tsb0|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:5:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:5:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:5:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder , inst6|registers|\loop0:3:reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:5:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[5]~12 , inst6|registers|reg1_data[5]~12, top_level, 1
instance = comp, \inst6|registers|reg1_data[5]~13 , inst6|registers|reg1_data[5]~13, top_level, 1
instance = comp, \inst6|registers|reg1_data[5]~10 , inst6|registers|reg1_data[5]~10, top_level, 1
instance = comp, \inst6|registers|reg1_data[5]~11 , inst6|registers|reg1_data[5]~11, top_level, 1
instance = comp, \inst6|registers|reg1_data[5]~14 , inst6|registers|reg1_data[5]~14, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:5:dff|master|q_t , inst11|reg_REG_data1|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:5:dff|slave|q_t~feeder , inst11|reg_REG_data1|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:5:dff|slave|q_t , inst11|reg_REG_data1|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|\loop0:1:half_adder_inst|sum, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~3 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c[1]~3, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~1 , inst5|ALU|mux2|tsb0|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:5:dff|master|q_t , inst12|reg_ALU_result|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:5:dff|slave|q_t~feeder , inst12|reg_ALU_result|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:5:dff|slave|q_t , inst12|reg_ALU_result|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:3:tsb|outp~0 , inst8|tsb0|\loop0:3:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:3:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:3:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:3:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:3:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[3]~22 , inst6|registers|reg2_data[3]~22, top_level, 1
instance = comp, \inst6|registers|reg2_data[3]~23 , inst6|registers|reg2_data[3]~23, top_level, 1
instance = comp, \inst6|registers|reg2_data[3]~20 , inst6|registers|reg2_data[3]~20, top_level, 1
instance = comp, \inst6|registers|reg2_data[3]~21 , inst6|registers|reg2_data[3]~21, top_level, 1
instance = comp, \inst6|registers|reg2_data[3]~24 , inst6|registers|reg2_data[3]~24, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:3:dff|master|q_t , inst11|reg_REG_data2|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:3:dff|slave|q_t , inst11|reg_REG_data2|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:3:half_adder_inst|sum, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_ovfl~0, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c~1, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_ovfl~1, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:3:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~1 , inst5|ALU|mux2|tsb0|\loop0:3:tsb|outp~1, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:3:dff|master|q_t , inst12|reg_ALU_result|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:3:dff|slave|q_t , inst12|reg_ALU_result|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:2:dff|master|q_t~feeder , inst15|reg_ALU_result|\loop0:2:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:2:dff|master|q_t , inst15|reg_ALU_result|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:2:dff|slave|q_t , inst15|reg_ALU_result|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:2:tsb|outp~0 , inst8|tsb0|\loop0:2:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:2:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:7:reg|\loop0:2:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:2:dff|master|q_t , inst6|registers|\loop0:7:reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:7:reg|loop0:2:dff|slave|q_t , inst6|registers|\loop0:7:reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[2]~25 , inst6|registers|reg1_data[2]~25, top_level, 1
instance = comp, \inst6|registers|reg1_data[2]~26 , inst6|registers|reg1_data[2]~26, top_level, 1
instance = comp, \inst6|registers|reg1_data[2]~27 , inst6|registers|reg1_data[2]~27, top_level, 1
instance = comp, \inst6|registers|reg1_data[2]~28 , inst6|registers|reg1_data[2]~28, top_level, 1
instance = comp, \inst6|registers|reg1_data[2]~29 , inst6|registers|reg1_data[2]~29, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:2:dff|master|q_t , inst11|reg_REG_data1|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:2:dff|slave|q_t , inst11|reg_REG_data1|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:2:half_adder_inst|sum, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum[2] , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|sum[2], top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~3, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:2:dff|master|q_t , inst12|reg_ALU_result|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:2:dff|slave|q_t , inst12|reg_ALU_result|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:1:dff|master|q_t~feeder , inst15|reg_ALU_result|\loop0:1:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:1:dff|master|q_t , inst15|reg_ALU_result|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:1:dff|slave|q_t~feeder , inst15|reg_ALU_result|\loop0:1:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:1:dff|slave|q_t , inst15|reg_ALU_result|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:1:tsb|outp~0 , inst8|tsb0|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:1:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:2:reg|\loop0:1:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:1:dff|master|q_t , inst6|registers|\loop0:2:reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:2:reg|loop0:1:dff|slave|q_t , inst6|registers|\loop0:2:reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[1]~32 , inst6|registers|reg2_data[1]~32, top_level, 1
instance = comp, \inst6|registers|reg2_data[1]~33 , inst6|registers|reg2_data[1]~33, top_level, 1
instance = comp, \inst6|registers|reg2_data[1]~30 , inst6|registers|reg2_data[1]~30, top_level, 1
instance = comp, \inst6|registers|reg2_data[1]~31 , inst6|registers|reg2_data[1]~31, top_level, 1
instance = comp, \inst6|registers|reg2_data[1]~34 , inst6|registers|reg2_data[1]~34, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:1:dff|master|q_t , inst11|reg_REG_data2|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:1:dff|slave|q_t~feeder , inst11|reg_REG_data2|\loop0:1:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:1:dff|slave|q_t , inst11|reg_REG_data2|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~1 , inst5|ALU|mux2|tsb0|\loop0:1:tsb|outp~1, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:1:dff|master|q_t , inst12|reg_ALU_result|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:1:dff|slave|q_t , inst12|reg_ALU_result|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:0:tsb|outp~0 , inst8|tsb0|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:0:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:0:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:0:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:0:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[0]~35 , inst6|registers|reg2_data[0]~35, top_level, 1
instance = comp, \inst6|registers|reg2_data[0]~36 , inst6|registers|reg2_data[0]~36, top_level, 1
instance = comp, \inst6|registers|reg2_data[0]~37 , inst6|registers|reg2_data[0]~37, top_level, 1
instance = comp, \inst6|registers|reg2_data[0]~38 , inst6|registers|reg2_data[0]~38, top_level, 1
instance = comp, \inst6|registers|reg2_data[0]~39 , inst6|registers|reg2_data[0]~39, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:0:dff|master|q_t , inst11|reg_REG_data2|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:0:dff|slave|q_t , inst11|reg_REG_data2|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:4:dff|master|q_t , inst15|reg_ALU_result|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:4:dff|slave|q_t , inst15|reg_ALU_result|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:4:tsb|outp~0 , inst8|tsb0|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:4:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:5:reg|\loop0:4:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:4:dff|master|q_t , inst6|registers|\loop0:5:reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:5:reg|loop0:4:dff|slave|q_t , inst6|registers|\loop0:5:reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg2_data[4]~15 , inst6|registers|reg2_data[4]~15, top_level, 1
instance = comp, \inst6|registers|reg2_data[4]~16 , inst6|registers|reg2_data[4]~16, top_level, 1
instance = comp, \inst6|registers|reg2_data[4]~17 , inst6|registers|reg2_data[4]~17, top_level, 1
instance = comp, \inst6|registers|reg2_data[4]~18 , inst6|registers|reg2_data[4]~18, top_level, 1
instance = comp, \inst6|registers|reg2_data[4]~19 , inst6|registers|reg2_data[4]~19, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:4:dff|master|q_t , inst11|reg_REG_data2|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data2|loop0:4:dff|slave|q_t , inst11|reg_REG_data2|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c~1, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~1 , inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~1, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~2, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:6:dff|master|q_t , inst12|reg_ALU_result|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_ALU_result|loop0:6:dff|slave|q_t , inst12|reg_ALU_result|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:6:dff|master|q_t~feeder , inst15|reg_ALU_result|\loop0:6:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:6:dff|master|q_t , inst15|reg_ALU_result|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_ALU_result|loop0:6:dff|slave|q_t , inst15|reg_ALU_result|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst8|tsb0|loop0:6:tsb|outp~0 , inst8|tsb0|\loop0:6:tsb|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:6:dff|mux|tsb0|outp~0 , inst6|registers|\loop0:3:reg|\loop0:6:dff|mux|tsb0|outp~0, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:6:dff|master|q_t , inst6|registers|\loop0:3:reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst6|registers|loop0:3:reg|loop0:6:dff|slave|q_t , inst6|registers|\loop0:3:reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[6]~7 , inst6|registers|reg1_data[6]~7, top_level, 1
instance = comp, \inst6|registers|reg1_data[6]~8 , inst6|registers|reg1_data[6]~8, top_level, 1
instance = comp, \inst6|registers|reg1_data[6]~5 , inst6|registers|reg1_data[6]~5, top_level, 1
instance = comp, \inst6|registers|reg1_data[6]~6 , inst6|registers|reg1_data[6]~6, top_level, 1
instance = comp, \inst6|registers|reg1_data[6]~9 , inst6|registers|reg1_data[6]~9, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:6:dff|master|q_t , inst11|reg_REG_data1|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:6:dff|slave|q_t , inst11|reg_REG_data1|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|Equal0~2 , inst5|ALU|Equal0~2, top_level, 1
instance = comp, \inst5|ALU|Equal0~3 , inst5|ALU|Equal0~3, top_level, 1
instance = comp, \inst5|ALU|Equal0~1 , inst5|ALU|Equal0~1, top_level, 1
instance = comp, \inst5|ALU|Equal0~0 , inst5|ALU|Equal0~0, top_level, 1
instance = comp, \inst5|ALU|Equal0~4 , inst5|ALU|Equal0~4, top_level, 1
instance = comp, \inst12|reg_alu_signals|loop0:0:dff|master|q_t , inst12|reg_alu_signals|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst12|reg_alu_signals|loop0:0:dff|slave|q_t~feeder , inst12|reg_alu_signals|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst12|reg_alu_signals|loop0:0:dff|slave|q_t , inst12|reg_alu_signals|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst7|comb~0 , inst7|comb~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:0:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:0:dff|master|q_t , inst15|reg_PC_next|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:0:dff|slave|q_t~feeder , inst15|reg_PC_next|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst15|reg_PC_next|loop0:0:dff|slave|q_t , inst15|reg_PC_next|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:0:dff|master|q_t~feeder , inst1|PC_reg|\loop0:0:dff|master|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:0:dff|master|q_t , inst1|PC_reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:0:dff|slave|q_t~feeder , inst1|PC_reg|\loop0:0:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:0:dff|slave|q_t , inst1|PC_reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst6|registers|reg1_data[7]~0 , inst6|registers|reg1_data[7]~0, top_level, 1
instance = comp, \inst6|registers|reg1_data[7]~1 , inst6|registers|reg1_data[7]~1, top_level, 1
instance = comp, \inst6|registers|reg1_data[7]~2 , inst6|registers|reg1_data[7]~2, top_level, 1
instance = comp, \inst6|registers|reg1_data[7]~3 , inst6|registers|reg1_data[7]~3, top_level, 1
instance = comp, \inst6|registers|reg1_data[7]~4 , inst6|registers|reg1_data[7]~4, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:7:dff|master|q_t , inst11|reg_REG_data1|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst11|reg_REG_data1|loop0:7:dff|slave|q_t , inst11|reg_REG_data1|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \output_sel[1]~input , output_sel[1]~input, top_level, 1
instance = comp, \output_sel[0]~input , output_sel[0]~input, top_level, 1
instance = comp, \output_sel[2]~input , output_sel[2]~input, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|dec|Equal0~3 , inst3|\loop0:1:mux_i|dec|Equal0~3, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|dec|Equal0~0 , inst3|\loop0:1:mux_i|dec|Equal0~0, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:1:tsb|outp~0 , inst3|\loop0:7:mux_i|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|dec|Equal0~2 , inst3|\loop0:1:mux_i|dec|Equal0~2, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|dec|Equal0~1 , inst3|\loop0:1:mux_i|dec|Equal0~1, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:1:tsb|outp~0 , inst3|\loop0:6:mux_i|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:1:tsb|outp~0 , inst3|\loop0:5:mux_i|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:1:tsb|outp~0 , inst3|\loop0:4:mux_i|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:1:tsb|outp~0 , inst3|\loop0:3:mux_i|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:1:tsb|outp~0 , inst3|\loop0:2:mux_i|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:5:tsb|outp~0 , inst3|\loop0:1:mux_i|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:7:tsb|outp~3 , inst3|\loop0:1:mux_i|\loop0:7:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:7:tsb|outp~4 , inst3|\loop0:1:mux_i|\loop0:7:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|dec|Equal0~4 , inst3|\loop0:1:mux_i|dec|Equal0~4, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:7:tsb|outp~1 , inst3|\loop0:1:mux_i|\loop0:7:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:7:tsb|outp~2 , inst3|\loop0:1:mux_i|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:7:tsb|outp~5 , inst3|\loop0:1:mux_i|\loop0:7:tsb|outp~5, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:5:tsb|outp~0 , inst3|\loop0:0:mux_i|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:7:tsb|outp~3 , inst3|\loop0:0:mux_i|\loop0:7:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:7:tsb|outp~4 , inst3|\loop0:0:mux_i|\loop0:7:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:7:tsb|outp~1 , inst3|\loop0:0:mux_i|\loop0:7:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:7:tsb|outp~2 , inst3|\loop0:0:mux_i|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:7:tsb|outp~5 , inst3|\loop0:0:mux_i|\loop0:7:tsb|outp~5, top_level, 1
