Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug 19 00:43:56 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                                6           
XDCB-4     Warning   create_clock constraint set on both sides of diff pair port  1           
XDCC-4     Warning   User Clock constraint overwritten with the same name         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.644        0.000                      0                 2123        0.092        0.000                      0                 2123        1.732        0.000                       0                   783  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.644        0.000                      0                 2123        0.092        0.000                      0                 2123        1.732        0.000                       0                   783  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.904ns  (logic 0.678ns (17.369%)  route 3.226ns (82.631%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 11.839 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.467    10.600    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]_0
    SLICE_X169Y19        LUT6 (Prop_lut6_I1_O)        0.043    10.643 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=5, routed)           0.550    11.192    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X163Y24        FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.671    11.839    u0/serv_dm/wb_clk_BUFG
    SLICE_X163Y24        FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[25]/C
                         clock pessimism              0.337    12.176    
                         clock uncertainty           -0.035    12.140    
    SLICE_X163Y24        FDSE (Setup_fdse_C_S)       -0.304    11.836    u0/serv_dm/o_sbus_rdt_reg[25]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.904ns  (logic 0.678ns (17.369%)  route 3.226ns (82.631%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 11.839 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.467    10.600    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]_0
    SLICE_X169Y19        LUT6 (Prop_lut6_I1_O)        0.043    10.643 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=5, routed)           0.550    11.192    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X163Y24        FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.671    11.839    u0/serv_dm/wb_clk_BUFG
    SLICE_X163Y24        FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[29]/C
                         clock pessimism              0.337    12.176    
                         clock uncertainty           -0.035    12.140    
    SLICE_X163Y24        FDSE (Setup_fdse_C_S)       -0.304    11.836    u0/serv_dm/o_sbus_rdt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.835ns  (logic 0.678ns (17.679%)  route 3.157ns (82.321%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 11.841 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.467    10.600    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]_0
    SLICE_X169Y19        LUT6 (Prop_lut6_I1_O)        0.043    10.643 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=5, routed)           0.481    11.124    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X162Y22        FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.673    11.841    u0/serv_dm/wb_clk_BUFG
    SLICE_X162Y22        FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[28]/C
                         clock pessimism              0.337    12.178    
                         clock uncertainty           -0.035    12.142    
    SLICE_X162Y22        FDSE (Setup_fdse_C_S)       -0.281    11.861    u0/serv_dm/o_sbus_rdt_reg[28]
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.879ns  (logic 0.678ns (17.479%)  route 3.201ns (82.521%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 11.839 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.637    11.168    u0/serv_dm/E[0]
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.671    11.839    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[24]/C
                         clock pessimism              0.337    12.176    
                         clock uncertainty           -0.035    12.140    
    SLICE_X161Y23        FDRE (Setup_fdre_C_CE)      -0.201    11.939    u0/serv_dm/data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.879ns  (logic 0.678ns (17.479%)  route 3.201ns (82.521%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 11.839 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.637    11.168    u0/serv_dm/E[0]
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.671    11.839    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[25]/C
                         clock pessimism              0.337    12.176    
                         clock uncertainty           -0.035    12.140    
    SLICE_X161Y23        FDRE (Setup_fdre_C_CE)      -0.201    11.939    u0/serv_dm/data_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.879ns  (logic 0.678ns (17.479%)  route 3.201ns (82.521%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 11.839 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.637    11.168    u0/serv_dm/E[0]
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.671    11.839    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[26]/C
                         clock pessimism              0.337    12.176    
                         clock uncertainty           -0.035    12.140    
    SLICE_X161Y23        FDRE (Setup_fdre_C_CE)      -0.201    11.939    u0/serv_dm/data_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.879ns  (logic 0.678ns (17.479%)  route 3.201ns (82.521%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 11.839 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.637    11.168    u0/serv_dm/E[0]
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.671    11.839    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y23        FDRE                                         r  u0/serv_dm/data_buf_reg[27]/C
                         clock pessimism              0.337    12.176    
                         clock uncertainty           -0.035    12.140    
    SLICE_X161Y23        FDRE (Setup_fdre_C_CE)      -0.201    11.939    u0/serv_dm/data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.841ns  (logic 0.678ns (17.652%)  route 3.163ns (82.348%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 11.843 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.599    11.130    u0/serv_dm/E[0]
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.675    11.843    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[15]/C
                         clock pessimism              0.337    12.180    
                         clock uncertainty           -0.035    12.144    
    SLICE_X161Y20        FDRE (Setup_fdre_C_CE)      -0.201    11.943    u0/serv_dm/data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.841ns  (logic 0.678ns (17.652%)  route 3.163ns (82.348%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 11.843 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.599    11.130    u0/serv_dm/E[0]
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.675    11.843    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[16]/C
                         clock pessimism              0.337    12.180    
                         clock uncertainty           -0.035    12.144    
    SLICE_X161Y20        FDRE (Setup_fdre_C_CE)      -0.201    11.943    u0/serv_dm/data_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 wb_rstn_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.841ns  (logic 0.678ns (17.652%)  route 3.163ns (82.348%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 11.843 - 7.500 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 7.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.876     7.289    wb_clk_BUFG
    SLICE_X168Y15        FDRE                                         r  wb_rstn_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y15        FDRE (Prop_fdre_C_Q)         0.259     7.548 r  wb_rstn_reg[0]__0/Q
                         net (fo=83, routed)          0.624     8.172    u0/serv_dm/wb_rstn[0]
    SLICE_X163Y19        LUT3 (Prop_lut3_I2_O)        0.054     8.226 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=193, routed)         0.651     8.876    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X171Y18        LUT2 (Prop_lut2_I1_O)        0.143     9.019 r  u0/cpu/cpu/state/mem_reg_0_i_17/O
                         net (fo=16, routed)          0.477     9.497    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]
    SLICE_X170Y14        LUT6 (Prop_lut6_I0_O)        0.136     9.632 f  u0/cpu/cpu/ctrl/mem_reg_0_i_18/O
                         net (fo=3, routed)           0.457    10.090    u0/cpu/cpu/bufreg/data_buf_reg[31]_2
    SLICE_X172Y16        LUT6 (Prop_lut6_I4_O)        0.043    10.133 f  u0/cpu/cpu/bufreg/dci_halt_ack_i_5/O
                         net (fo=7, routed)           0.355    10.488    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X170Y17        LUT6 (Prop_lut6_I5_O)        0.043    10.531 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.599    11.130    u0/serv_dm/E[0]
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.675    11.843    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[18]/C
                         clock pessimism              0.337    12.180    
                         clock uncertainty           -0.035    12.144    
    SLICE_X161Y20        FDRE (Setup_fdre_C_CE)      -0.201    11.943    u0/serv_dm/data_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 5.031 - 2.500 ) 
    Source Clock Delay      (SCD):    2.117ns = ( 4.617 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.743     4.617    u0/timer/wb_clk_BUFG
    SLICE_X165Y21        FDRE                                         r  u0/timer/mtime_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y21        FDRE (Prop_fdre_C_Q)         0.100     4.717 r  u0/timer/mtime_reg[18]/Q
                         net (fo=2, routed)           0.062     4.779    u0/cpu/cpu/bufreg/wb_timer_rdt[18]
    SLICE_X164Y21        LUT6 (Prop_lut6_I3_O)        0.028     4.807 r  u0/cpu/cpu/bufreg/dat[18]_i_1/O
                         net (fo=1, routed)           0.000     4.807    u0/cpu/cpu/bufreg2/D[14]
    SLICE_X164Y21        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.002     5.031    u0/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X164Y21        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[18]/C
                         clock pessimism             -0.403     4.628    
    SLICE_X164Y21        FDRE (Hold_fdre_C_D)         0.087     4.715    u0/cpu/cpu/bufreg2/dat_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.293%)  route 0.200ns (66.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 5.086 - 2.500 ) 
    Source Clock Delay      (SCD):    2.143ns = ( 4.643 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.769     4.643    u0/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X167Y24        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y24        FDRE (Prop_fdre_C_Q)         0.100     4.743 r  u0/cpu/cpu/bufreg2/dat_reg[29]/Q
                         net (fo=3, routed)           0.200     4.943    u0/ram/p_1_in[29]
    RAMB36_X10Y4         RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.058     5.086    u0/ram/wb_clk_BUFG
    RAMB36_X10Y4         RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.402     4.685    
    RAMB36_X10Y4         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     4.840    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           4.943    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_sbus_rdt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cpu/cpu/immdec/imm11_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 5.064 - 2.500 ) 
    Source Clock Delay      (SCD):    2.150ns = ( 4.650 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.776     4.650    u0/serv_dm/wb_clk_BUFG
    SLICE_X169Y19        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y19        FDRE (Prop_fdre_C_Q)         0.100     4.750 r  u0/serv_dm/o_sbus_rdt_reg[10]/Q
                         net (fo=2, routed)           0.081     4.831    u0/serv_dm/wb_dm_rdt[10]
    SLICE_X168Y19        LUT5 (Prop_lut5_I0_O)        0.030     4.861 r  u0/serv_dm/imm11_7[3]_i_1/O
                         net (fo=1, routed)           0.000     4.861    u0/cpu/cpu/immdec/imm11_7_reg[4]_2[3]
    SLICE_X168Y19        FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.035     5.064    u0/cpu/cpu/immdec/wb_clk_BUFG
    SLICE_X168Y19        FDRE                                         r  u0/cpu/cpu/immdec/imm11_7_reg[3]/C
                         clock pessimism             -0.403     4.661    
    SLICE_X168Y19        FDRE (Hold_fdre_C_D)         0.093     4.754    u0/cpu/cpu/immdec/imm11_7_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.754    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u0/serv_dtm/dmi_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_dmi_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.470%)  route 0.077ns (37.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 5.029 - 2.500 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.741     4.615    u0/serv_dtm/wb_clk_BUFG
    SLICE_X155Y21        FDRE                                         r  u0/serv_dtm/dmi_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y21        FDRE (Prop_fdre_C_Q)         0.100     4.715 r  u0/serv_dtm/dmi_addr_reg[1]/Q
                         net (fo=33, routed)          0.077     4.792    u0/serv_dtm/dmi_req_address[1]
    SLICE_X154Y21        LUT5 (Prop_lut5_I4_O)        0.028     4.820 r  u0/serv_dtm/tap_reg_dmi[35]_i_1/O
                         net (fo=1, routed)           0.000     4.820    u0/serv_dtm/tap_reg_dmi[35]_i_1_n_0
    SLICE_X154Y21        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.000     5.029    u0/serv_dtm/wb_clk_BUFG
    SLICE_X154Y21        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[35]/C
                         clock pessimism             -0.403     4.626    
    SLICE_X154Y21        FDRE (Hold_fdre_C_D)         0.087     4.713    u0/serv_dtm/tap_reg_dmi_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_idcode_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_idcode_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 5.070 - 2.500 ) 
    Source Clock Delay      (SCD):    2.154ns = ( 4.654 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.780     4.654    u0/serv_dtm/wb_clk_BUFG
    SLICE_X167Y10        FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y10        FDRE (Prop_fdre_C_Q)         0.100     4.754 r  u0/serv_dtm/tap_reg_idcode_reg[29]/Q
                         net (fo=1, routed)           0.083     4.837    u0/serv_dtm/tap_reg_idcode_reg_n_0_[29]
    SLICE_X166Y10        LUT2 (Prop_lut2_I0_O)        0.032     4.869 r  u0/serv_dtm/tap_reg_idcode[28]_i_2/O
                         net (fo=1, routed)           0.000     4.869    u0/serv_dtm/tap_reg_idcode[28]_i_2_n_0
    SLICE_X166Y10        FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.041     5.070    u0/serv_dtm/wb_clk_BUFG
    SLICE_X166Y10        FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[28]/C
                         clock pessimism             -0.405     4.665    
    SLICE_X166Y10        FDRE (Hold_fdre_C_D)         0.096     4.761    u0/serv_dtm/tap_reg_idcode_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           4.869    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_idcode_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.627%)  route 0.100ns (48.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 5.073 - 2.500 ) 
    Source Clock Delay      (SCD):    2.155ns = ( 4.655 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.781     4.655    u0/serv_dtm/wb_clk_BUFG
    SLICE_X166Y9         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y9         FDRE (Prop_fdre_C_Q)         0.107     4.762 r  u0/serv_dtm/tap_reg_idcode_reg[9]/Q
                         net (fo=1, routed)           0.100     4.862    u0/serv_dtm/tap_reg_idcode_reg_n_0_[9]
    SLICE_X168Y9         SRL16E                                       r  u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.044     5.073    u0/serv_dtm/wb_clk_BUFG
    SLICE_X168Y9         SRL16E                                       r  u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_3/CLK
                         clock pessimism             -0.383     4.690    
    SLICE_X168Y9         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     4.753    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_3
  -------------------------------------------------------------------
                         required time                         -4.753    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dmi_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_dmi_reg[59]_srl2___u0_serv_dtm_tap_reg_dmi_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.968%)  route 0.095ns (51.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.041 - 2.500 ) 
    Source Clock Delay      (SCD):    2.124ns = ( 4.624 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.750     4.624    u0/serv_dtm/wb_clk_BUFG
    SLICE_X163Y12        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y12        FDRE (Prop_fdre_C_Q)         0.091     4.715 r  u0/serv_dtm/tap_reg_dmi_reg[61]/Q
                         net (fo=1, routed)           0.095     4.810    u0/serv_dtm/tap_reg_dmi_reg_n_0_[61]
    SLICE_X164Y11        SRL16E                                       r  u0/serv_dtm/tap_reg_dmi_reg[59]_srl2___u0_serv_dtm_tap_reg_dmi_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.012     5.041    u0/serv_dtm/wb_clk_BUFG
    SLICE_X164Y11        SRL16E                                       r  u0/serv_dtm/tap_reg_dmi_reg[59]_srl2___u0_serv_dtm_tap_reg_dmi_reg_r_0/CLK
                         clock pessimism             -0.402     4.639    
    SLICE_X164Y11        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     4.695    u0/serv_dtm/tap_reg_dmi_reg[59]_srl2___u0_serv_dtm_tap_reg_dmi_reg_r_0
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u0/serv_dm/data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.730%)  route 0.090ns (41.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 5.032 - 2.500 ) 
    Source Clock Delay      (SCD):    2.117ns = ( 4.617 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.743     4.617    u0/serv_dm/wb_clk_BUFG
    SLICE_X161Y20        FDRE                                         r  u0/serv_dm/data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y20        FDRE (Prop_fdre_C_Q)         0.100     4.717 r  u0/serv_dm/data_buf_reg[15]/Q
                         net (fo=2, routed)           0.090     4.807    u0/serv_dm/Q[15]
    SLICE_X160Y20        LUT4 (Prop_lut4_I3_O)        0.028     4.835 r  u0/serv_dm/o_sbus_rdt[15]_i_1/O
                         net (fo=1, routed)           0.000     4.835    u0/serv_dm/o_sbus_rdt[15]_i_1_n_0
    SLICE_X160Y20        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.003     5.032    u0/serv_dm/wb_clk_BUFG
    SLICE_X160Y20        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[15]/C
                         clock pessimism             -0.404     4.628    
    SLICE_X160Y20        FDRE (Hold_fdre_C_D)         0.087     4.715    u0/serv_dm/o_sbus_rdt_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 5.032 - 2.500 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 4.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.744     4.618    u0/timer/wb_clk_BUFG
    SLICE_X165Y20        FDRE                                         r  u0/timer/mtime_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y20        FDRE (Prop_fdre_C_Q)         0.100     4.718 r  u0/timer/mtime_reg[15]/Q
                         net (fo=2, routed)           0.090     4.808    u0/cpu/cpu/bufreg/wb_timer_rdt[15]
    SLICE_X164Y20        LUT6 (Prop_lut6_I3_O)        0.028     4.836 r  u0/cpu/cpu/bufreg/dat[15]_i_1/O
                         net (fo=1, routed)           0.000     4.836    u0/cpu/cpu/bufreg2/D[11]
    SLICE_X164Y20        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.003     5.032    u0/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X164Y20        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[15]/C
                         clock pessimism             -0.403     4.629    
    SLICE_X164Y20        FDRE (Hold_fdre_C_D)         0.087     4.716    u0/cpu/cpu/bufreg2/dat_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u0/timer/mtime_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/cpu/cpu/bufreg2/dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 5.031 - 2.500 ) 
    Source Clock Delay      (SCD):    2.117ns = ( 4.617 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.743     4.617    u0/timer/wb_clk_BUFG
    SLICE_X165Y21        FDRE                                         r  u0/timer/mtime_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y21        FDRE (Prop_fdre_C_Q)         0.100     4.717 r  u0/timer/mtime_reg[19]/Q
                         net (fo=2, routed)           0.090     4.807    u0/cpu/cpu/bufreg/wb_timer_rdt[19]
    SLICE_X164Y21        LUT6 (Prop_lut6_I3_O)        0.028     4.835 r  u0/cpu/cpu/bufreg/dat[19]_i_1/O
                         net (fo=1, routed)           0.000     4.835    u0/cpu/cpu/bufreg2/D[15]
    SLICE_X164Y21        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.002     5.031    u0/cpu/cpu/bufreg2/wb_clk_BUFG
    SLICE_X164Y21        FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[19]/C
                         clock pessimism             -0.403     4.628    
    SLICE_X164Y21        FDRE (Hold_fdre_C_D)         0.087     4.715    u0/cpu/cpu/bufreg2/dat_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_N }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X10Y3    u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X10Y4    u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  wb_clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X170Y16   u0/cpu/cpu/bufreg/data_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X170Y16   u0/cpu/cpu/bufreg/data_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X177Y14   u0/cpu/cpu/bufreg/data_reg[24]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X177Y14   u0/cpu/cpu/bufreg/data_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X176Y14   u0/cpu/cpu/bufreg/data_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X176Y14   u0/cpu/cpu/bufreg/data_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X176Y14   u0/cpu/cpu/bufreg/data_reg[28]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y27   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y27   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y25   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y27   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X172Y27   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 2.394ns (41.881%)  route 3.322ns (58.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.880     7.293    u0/serv_dtm/wb_clk_BUFG
    SLICE_X169Y11        FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y11        FDRE (Prop_fdre_C_Q)         0.223     7.516 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           3.322    10.838    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         2.171    13.008 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.008    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.191ns  (logic 2.415ns (57.620%)  route 1.776ns (42.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.875     7.288    u0/gpio/wb_clk_BUFG
    SLICE_X172Y18        FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y18        FDRE (Prop_fdre_C_Q)         0.259     7.547 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           1.776     9.323    q_OBUF
    V29                  OBUF (Prop_obuf_I_O)         2.156    11.479 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.479    q
    V29                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.365ns (67.012%)  route 0.672ns (32.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.779     4.653    u0/gpio/wb_clk_BUFG
    SLICE_X172Y18        FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y18        FDRE (Prop_fdre_C_Q)         0.118     4.771 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.672     5.443    q_OBUF
    V29                  OBUF (Prop_obuf_I_O)         1.247     6.690 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     6.690    q
    V29                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.362ns (43.925%)  route 1.739ns (56.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         0.782     4.656    u0/serv_dtm/wb_clk_BUFG
    SLICE_X169Y11        FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y11        FDRE (Prop_fdre_C_Q)         0.100     4.756 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           1.739     6.495    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         1.262     7.757 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     7.757    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 0.733ns (24.310%)  route 2.282ns (75.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 6.906 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  i_jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           2.282     3.015    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X172Y16        FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.738     6.906    u0/serv_dtm/wb_clk_BUFG
    SLICE_X172Y16        FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.650ns  (logic 0.757ns (28.573%)  route 1.893ns (71.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 6.907 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  i_jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.893     2.650    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X168Y12        FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.739     6.907    u0/serv_dtm/wb_clk_BUFG
    SLICE_X168Y12        FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.736ns (30.101%)  route 1.709ns (69.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 6.909 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.709     2.444    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X170Y12        FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.741     6.909    u0/serv_dtm/wb_clk_BUFG
    SLICE_X170Y12        FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 0.754ns (32.604%)  route 1.558ns (67.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 6.905 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.558     2.311    u0/serv_dtm/D[0]
    SLICE_X171Y17        FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.737     6.905    u0/serv_dtm/wb_clk_BUFG
    SLICE_X171Y17        FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.259ns (23.702%)  route 0.834ns (76.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 5.069 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.093    u0/serv_dtm/D[0]
    SLICE_X171Y17        FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.040     5.069    u0/serv_dtm/wb_clk_BUFG
    SLICE_X171Y17        FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.241ns (21.063%)  route 0.905ns (78.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 5.073 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  i_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           0.905     1.146    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X170Y12        FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.044     5.073    u0/serv_dtm/wb_clk_BUFG
    SLICE_X170Y12        FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.263ns (20.524%)  route 1.017ns (79.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 5.070 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  i_jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.017     1.280    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X168Y12        FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.041     5.070    u0/serv_dtm/wb_clk_BUFG
    SLICE_X168Y12        FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.239ns (16.390%)  route 1.217ns (83.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 5.070 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  i_jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.217     1.456    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X172Y16        FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=782, routed)         1.041     5.070    u0/serv_dtm/wb_clk_BUFG
    SLICE_X172Y16        FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C





