Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Jan 22 15:41:33 2019
| Host         : YuanJiacai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           42 |
| Yes          | No                    | No                     |             345 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/s_oen_i_1_n_0                                                                         |                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/status[6]_i_1_n_0                                                                |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                              | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/SR[0]                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                             | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/SR[0]                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                             | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/SR[0]                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                             | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/SR[0]                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/s_ddata[7]_i_1_n_0                                                                    |                                                                                                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/s_addr[9]_i_1_n_0                                                                     |                                                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_64_127_0_2_i_1_n_0                                                      |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_768_831_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_832_895_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                         |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_896_959_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_960_1023_0_2_i_1_n_0                                                    |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                         |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_704_767_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_384_447_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_0_63_0_2_i_1_n_0                                                        |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_128_191_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_192_255_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_256_319_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_320_383_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_448_511_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_512_575_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_576_639_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inner_reg_reg_640_703_0_2_i_1_n_0                                                     |                                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inc_addr                                                                              | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inc_addr[15]_i_1_n_0                                                             |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                         |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                         |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/outp_data[7]_i_1_n_0                                                                  |                                                                                                                                                         |                9 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                         |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                         |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/inp_addr                                                                              |                                                                                                                                                         |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/SR[0]                                                                            |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                         |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                         |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/sram_control_0/inst/sram_control_v1_0_S00_AXI_inst/u_ram_ctrl/SR[0]                                                                            |               17 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                                         |               37 |            111 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


