#! /home1/c/cis5710/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis5710/tools/lib/ivl/system.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/va_math.vpi";
S_0x14445c0 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x1473440_0 .var "clk", 0 0;
v0x1473500_0 .var/i "errors", 31 0;
v0x14735e0_0 .var "expectedValue1", 15 0;
v0x14736d0_0 .var "expectedValue2", 15 0;
v0x14737b0_0 .var "gwe", 0 0;
v0x14738a0_0 .var/i "input_file", 31 0;
v0x1473980_0 .var/i "output_file", 31 0;
v0x1473a60_0 .var "rd", 2 0;
v0x1473b20_0 .var "rs", 2 0;
v0x1473bf0_0 .net "rs_data", 15 0, L_0x1477630;  1 drivers
v0x1473cc0_0 .var "rst", 0 0;
v0x1473d60_0 .var "rt", 2 0;
v0x1473e30_0 .net "rt_data", 15 0, L_0x1478a00;  1 drivers
v0x1473f00_0 .var/i "tests", 31 0;
v0x1473fc0_0 .var "wdata", 15 0;
v0x1474080_0 .var "wen", 0 0;
S_0x143d6c0 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x14445c0;
 .timescale -9 -12;
v0x1431860_0 .var "actual", 31 0;
v0x142f800_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x142f800_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x1431860_0 {0 0 0};
    %end;
S_0x1467c00 .scope module, "regfile" "lc4_regfile" 2 41, 4 15 0, S_0x14445c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs";
    .port_info 4 /OUTPUT 16 "o_rs_data";
    .port_info 5 /INPUT 3 "i_rt";
    .port_info 6 /OUTPUT 16 "o_rt_data";
    .port_info 7 /INPUT 3 "i_rd";
    .port_info 8 /INPUT 16 "i_wdata";
    .port_info 9 /INPUT 1 "i_rd_we";
P_0x1467e00 .param/l "n" 0 4 15, +C4<00000000000000000000000000010000>;
L_0x7f2c9d8d8498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14704f0_0 .net/2u *"_ivl_0", 2 0, L_0x7f2c9d8d8498;  1 drivers
L_0x7f2c9d8d8528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x14705f0_0 .net/2u *"_ivl_10", 2 0, L_0x7f2c9d8d8528;  1 drivers
v0x14706d0_0 .net *"_ivl_12", 0 0, L_0x1476790;  1 drivers
L_0x7f2c9d8d8570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x14707a0_0 .net/2u *"_ivl_15", 2 0, L_0x7f2c9d8d8570;  1 drivers
v0x1470880_0 .net *"_ivl_17", 0 0, L_0x1476860;  1 drivers
v0x1470990_0 .net *"_ivl_2", 0 0, L_0x1476560;  1 drivers
L_0x7f2c9d8d85b8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1470a50_0 .net/2u *"_ivl_20", 2 0, L_0x7f2c9d8d85b8;  1 drivers
v0x1470b30_0 .net *"_ivl_22", 0 0, L_0x14769b0;  1 drivers
L_0x7f2c9d8d8600 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1470bf0_0 .net/2u *"_ivl_25", 2 0, L_0x7f2c9d8d8600;  1 drivers
v0x1470cd0_0 .net *"_ivl_27", 0 0, L_0x1476ad0;  1 drivers
L_0x7f2c9d8d8648 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1470d90_0 .net/2u *"_ivl_30", 2 0, L_0x7f2c9d8d8648;  1 drivers
v0x1470e70_0 .net *"_ivl_32", 0 0, L_0x1476c30;  1 drivers
v0x1470f30_0 .net *"_ivl_36", 15 0, L_0x1476e30;  1 drivers
v0x1471010_0 .net *"_ivl_38", 15 0, L_0x1476f70;  1 drivers
v0x14710f0_0 .net *"_ivl_40", 15 0, L_0x14770b0;  1 drivers
v0x14711d0_0 .net *"_ivl_42", 15 0, L_0x1477200;  1 drivers
v0x14712b0_0 .net *"_ivl_44", 15 0, L_0x1477340;  1 drivers
v0x1471390_0 .net *"_ivl_46", 15 0, L_0x14774f0;  1 drivers
L_0x7f2c9d8d84e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1471470_0 .net/2u *"_ivl_5", 2 0, L_0x7f2c9d8d84e0;  1 drivers
L_0x7f2c9d8d8690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1471550_0 .net/2u *"_ivl_50", 2 0, L_0x7f2c9d8d8690;  1 drivers
v0x1471630_0 .net *"_ivl_52", 0 0, L_0x1477840;  1 drivers
L_0x7f2c9d8d86d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14716f0_0 .net/2u *"_ivl_55", 2 0, L_0x7f2c9d8d86d8;  1 drivers
v0x14717d0_0 .net *"_ivl_57", 0 0, L_0x1477980;  1 drivers
L_0x7f2c9d8d8720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1471890_0 .net/2u *"_ivl_60", 2 0, L_0x7f2c9d8d8720;  1 drivers
v0x1471970_0 .net *"_ivl_62", 0 0, L_0x1477b00;  1 drivers
L_0x7f2c9d8d8768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1471a30_0 .net/2u *"_ivl_65", 2 0, L_0x7f2c9d8d8768;  1 drivers
v0x1471b10_0 .net *"_ivl_67", 0 0, L_0x1477ba0;  1 drivers
v0x1471bd0_0 .net *"_ivl_7", 0 0, L_0x14766a0;  1 drivers
L_0x7f2c9d8d87b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1471c90_0 .net/2u *"_ivl_70", 2 0, L_0x7f2c9d8d87b0;  1 drivers
v0x1471d70_0 .net *"_ivl_72", 0 0, L_0x1477d30;  1 drivers
L_0x7f2c9d8d87f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1471e30_0 .net/2u *"_ivl_75", 2 0, L_0x7f2c9d8d87f8;  1 drivers
v0x1471f10_0 .net *"_ivl_77", 0 0, L_0x1477e20;  1 drivers
L_0x7f2c9d8d8840 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1471fd0_0 .net/2u *"_ivl_80", 2 0, L_0x7f2c9d8d8840;  1 drivers
v0x14722c0_0 .net *"_ivl_82", 0 0, L_0x1477c90;  1 drivers
v0x1472380_0 .net *"_ivl_86", 15 0, L_0x1478120;  1 drivers
v0x1472460_0 .net *"_ivl_88", 15 0, L_0x14782d0;  1 drivers
v0x1472540_0 .net *"_ivl_90", 15 0, L_0x1478370;  1 drivers
v0x1472620_0 .net *"_ivl_92", 15 0, L_0x1478530;  1 drivers
v0x1472700_0 .net *"_ivl_94", 15 0, L_0x1478620;  1 drivers
v0x14727e0_0 .net *"_ivl_96", 15 0, L_0x1478880;  1 drivers
v0x14728c0_0 .net "clk", 0 0, v0x1473440_0;  1 drivers
v0x1472960_0 .net "gwe", 0 0, v0x14737b0_0;  1 drivers
v0x1472a00_0 .net "i_rd", 2 0, v0x1473a60_0;  1 drivers
v0x1472ae0_0 .net "i_rd_we", 0 0, v0x1474080_0;  1 drivers
v0x1472ba0_0 .net "i_rs", 2 0, v0x1473b20_0;  1 drivers
v0x1472c80_0 .net "i_rt", 2 0, v0x1473d60_0;  1 drivers
v0x1472d60_0 .net "i_wdata", 15 0, v0x1473fc0_0;  1 drivers
v0x1472e20_0 .net "o_rs_data", 15 0, L_0x1477630;  alias, 1 drivers
v0x1472f00_0 .net "o_rt_data", 15 0, L_0x1478a00;  alias, 1 drivers
v0x1472fe0 .array "reg_out", 0 7;
v0x1472fe0_0 .net v0x1472fe0 0, 15 0, L_0x142f6e0; 1 drivers
v0x1472fe0_1 .net v0x1472fe0 1, 15 0, L_0x142b620; 1 drivers
v0x1472fe0_2 .net v0x1472fe0 2, 15 0, L_0x1449eb0; 1 drivers
v0x1472fe0_3 .net v0x1472fe0 3, 15 0, L_0x144a120; 1 drivers
v0x1472fe0_4 .net v0x1472fe0 4, 15 0, L_0x1475190; 1 drivers
v0x1472fe0_5 .net v0x1472fe0 5, 15 0, L_0x14755c0; 1 drivers
v0x1472fe0_6 .net v0x1472fe0 6, 15 0, L_0x1475a40; 1 drivers
v0x1472fe0_7 .net v0x1472fe0 7, 15 0, L_0x1475fd0; 1 drivers
v0x14731f0_0 .net "rst", 0 0, v0x1473cc0_0;  1 drivers
L_0x1476560 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d8498;
L_0x14766a0 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d84e0;
L_0x1476790 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d8528;
L_0x1476860 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d8570;
L_0x14769b0 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d85b8;
L_0x1476ad0 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d8600;
L_0x1476c30 .cmp/eq 3, v0x1473b20_0, L_0x7f2c9d8d8648;
L_0x1476e30 .functor MUXZ 16, L_0x1475fd0, L_0x1475a40, L_0x1476c30, C4<>;
L_0x1476f70 .functor MUXZ 16, L_0x1476e30, L_0x14755c0, L_0x1476ad0, C4<>;
L_0x14770b0 .functor MUXZ 16, L_0x1476f70, L_0x1475190, L_0x14769b0, C4<>;
L_0x1477200 .functor MUXZ 16, L_0x14770b0, L_0x144a120, L_0x1476860, C4<>;
L_0x1477340 .functor MUXZ 16, L_0x1477200, L_0x1449eb0, L_0x1476790, C4<>;
L_0x14774f0 .functor MUXZ 16, L_0x1477340, L_0x142b620, L_0x14766a0, C4<>;
L_0x1477630 .functor MUXZ 16, L_0x14774f0, L_0x142f6e0, L_0x1476560, C4<>;
L_0x1477840 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d8690;
L_0x1477980 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d86d8;
L_0x1477b00 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d8720;
L_0x1477ba0 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d8768;
L_0x1477d30 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d87b0;
L_0x1477e20 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d87f8;
L_0x1477c90 .cmp/eq 3, v0x1473d60_0, L_0x7f2c9d8d8840;
L_0x1478120 .functor MUXZ 16, L_0x1475fd0, L_0x1475a40, L_0x1477c90, C4<>;
L_0x14782d0 .functor MUXZ 16, L_0x1478120, L_0x14755c0, L_0x1477e20, C4<>;
L_0x1478370 .functor MUXZ 16, L_0x14782d0, L_0x1475190, L_0x1477d30, C4<>;
L_0x1478530 .functor MUXZ 16, L_0x1478370, L_0x144a120, L_0x1477ba0, C4<>;
L_0x1478620 .functor MUXZ 16, L_0x1478530, L_0x1449eb0, L_0x1477b00, C4<>;
L_0x1478880 .functor MUXZ 16, L_0x1478620, L_0x142b620, L_0x1477980, C4<>;
L_0x1478a00 .functor MUXZ 16, L_0x1478880, L_0x142f6e0, L_0x1477840, C4<>;
S_0x1467fa0 .scope generate, "rd_mux[0]" "rd_mux[0]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x14681a0 .param/l "i" 0 4 34, +C4<00>;
L_0x142d680 .functor AND 1, L_0x1474490, v0x1474080_0, C4<1>, C4<1>;
v0x1468a00_0 .net *"_ivl_1", 3 0, L_0x1474300;  1 drivers
L_0x7f2c9d8d8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1468b00_0 .net *"_ivl_4", 0 0, L_0x7f2c9d8d8018;  1 drivers
L_0x7f2c9d8d8060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1468be0_0 .net/2u *"_ivl_5", 3 0, L_0x7f2c9d8d8060;  1 drivers
v0x1468ca0_0 .net *"_ivl_7", 0 0, L_0x1474490;  1 drivers
L_0x1474300 .concat [ 3 1 0 0], v0x1473a60_0, L_0x7f2c9d8d8018;
L_0x1474490 .cmp/eq 4, L_0x1474300, L_0x7f2c9d8d8060;
S_0x1468280 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x1467fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1444de0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1444e20 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x142f6e0/d .functor BUFZ 16, v0x14687a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142f6e0 .delay 16 (1000,1000,1000) L_0x142f6e0/d;
v0x142b740_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x1429770_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x144a320_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x144a3c0_0 .net "out", 15 0, L_0x142f6e0;  alias, 1 drivers
v0x1468690_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x14687a0_0 .var "state", 15 0;
v0x1468880_0 .net "we", 0 0, L_0x142d680;  1 drivers
E_0x141bcd0 .event posedge, v0x142b740_0;
S_0x1468d60 .scope generate, "rd_mux[1]" "rd_mux[1]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x1468f80 .param/l "i" 0 4 34, +C4<01>;
L_0x1429650 .functor AND 1, L_0x14748a0, v0x1474080_0, C4<1>, C4<1>;
v0x1469a90_0 .net *"_ivl_1", 3 0, L_0x1474790;  1 drivers
L_0x7f2c9d8d80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1469b90_0 .net *"_ivl_4", 0 0, L_0x7f2c9d8d80a8;  1 drivers
L_0x7f2c9d8d80f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1469c70_0 .net/2u *"_ivl_5", 3 0, L_0x7f2c9d8d80f0;  1 drivers
v0x1469d60_0 .net *"_ivl_7", 0 0, L_0x14748a0;  1 drivers
L_0x1474790 .concat [ 3 1 0 0], v0x1473a60_0, L_0x7f2c9d8d80a8;
L_0x14748a0 .cmp/eq 4, L_0x1474790, L_0x7f2c9d8d80f0;
S_0x1469040 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x1468d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x14684b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x14684f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x142b620/d .functor BUFZ 16, v0x1469870_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142b620 .delay 16 (1000,1000,1000) L_0x142b620/d;
v0x1469420_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x1469510_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x14695e0_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x14696e0_0 .net "out", 15 0, L_0x142b620;  alias, 1 drivers
v0x1469780_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x1469870_0 .var "state", 15 0;
v0x1469910_0 .net "we", 0 0, L_0x1429650;  1 drivers
S_0x1469e20 .scope generate, "rd_mux[2]" "rd_mux[2]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x146a050 .param/l "i" 0 4 34, +C4<010>;
L_0x144a0b0 .functor AND 1, L_0x1474c40, v0x1474080_0, C4<1>, C4<1>;
v0x146ac90_0 .net *"_ivl_1", 3 0, L_0x1474b50;  1 drivers
L_0x7f2c9d8d8138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ad90_0 .net *"_ivl_4", 0 0, L_0x7f2c9d8d8138;  1 drivers
L_0x7f2c9d8d8180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x146ae70_0 .net/2u *"_ivl_5", 3 0, L_0x7f2c9d8d8180;  1 drivers
v0x146af30_0 .net *"_ivl_7", 0 0, L_0x1474c40;  1 drivers
L_0x1474b50 .concat [ 3 1 0 0], v0x1473a60_0, L_0x7f2c9d8d8138;
L_0x1474c40 .cmp/eq 4, L_0x1474b50, L_0x7f2c9d8d8180;
S_0x146a110 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x1469e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1469270 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x14692b0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1449eb0/d .functor BUFZ 16, v0x146aa30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1449eb0 .delay 16 (1000,1000,1000) L_0x1449eb0/d;
v0x146a520_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x146a630_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x146a740_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x146a830_0 .net "out", 15 0, L_0x1449eb0;  alias, 1 drivers
v0x146a8f0_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x146aa30_0 .var "state", 15 0;
v0x146ab10_0 .net "we", 0 0, L_0x144a0b0;  1 drivers
S_0x146aff0 .scope generate, "rd_mux[3]" "rd_mux[3]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x146b1f0 .param/l "i" 0 4 34, +C4<011>;
L_0x14750d0 .functor AND 1, L_0x1474f60, v0x1474080_0, C4<1>, C4<1>;
v0x146bcb0_0 .net *"_ivl_1", 3 0, L_0x1474e70;  1 drivers
L_0x7f2c9d8d81c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146bdb0_0 .net *"_ivl_4", 0 0, L_0x7f2c9d8d81c8;  1 drivers
L_0x7f2c9d8d8210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x146be90_0 .net/2u *"_ivl_5", 3 0, L_0x7f2c9d8d8210;  1 drivers
v0x146bf50_0 .net *"_ivl_7", 0 0, L_0x1474f60;  1 drivers
L_0x1474e70 .concat [ 3 1 0 0], v0x1473a60_0, L_0x7f2c9d8d81c8;
L_0x1474f60 .cmp/eq 4, L_0x1474e70, L_0x7f2c9d8d8210;
S_0x146b2d0 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x146aff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x146a340 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x146a380 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x144a120/d .functor BUFZ 16, v0x146ba50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x144a120 .delay 16 (1000,1000,1000) L_0x144a120/d;
v0x146b680_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x146b740_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x146b800_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x146b8a0_0 .net "out", 15 0, L_0x144a120;  alias, 1 drivers
v0x146b960_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x146ba50_0 .var "state", 15 0;
v0x146bb30_0 .net "we", 0 0, L_0x14750d0;  1 drivers
S_0x146c010 .scope generate, "rd_mux[4]" "rd_mux[4]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x146c260 .param/l "i" 0 4 34, +C4<0100>;
L_0x1475500 .functor AND 1, L_0x14753e0, v0x1474080_0, C4<1>, C4<1>;
v0x146cf20_0 .net *"_ivl_1", 4 0, L_0x14752f0;  1 drivers
L_0x7f2c9d8d8258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146d020_0 .net *"_ivl_4", 1 0, L_0x7f2c9d8d8258;  1 drivers
L_0x7f2c9d8d82a0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x146d100_0 .net/2u *"_ivl_5", 4 0, L_0x7f2c9d8d82a0;  1 drivers
v0x146d1c0_0 .net *"_ivl_7", 0 0, L_0x14753e0;  1 drivers
L_0x14752f0 .concat [ 3 2 0 0], v0x1473a60_0, L_0x7f2c9d8d8258;
L_0x14753e0 .cmp/eq 5, L_0x14752f0, L_0x7f2c9d8d82a0;
S_0x146c340 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x146c010;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x146b500 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x146b540 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1475190/d .functor BUFZ 16, v0x146cc80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1475190 .delay 16 (1000,1000,1000) L_0x1475190/d;
v0x146c720_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x146c7e0_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x146c930_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x146ca90_0 .net "out", 15 0, L_0x1475190;  alias, 1 drivers
v0x146cb50_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x146cc80_0 .var "state", 15 0;
v0x146cd60_0 .net "we", 0 0, L_0x1475500;  1 drivers
S_0x146d280 .scope generate, "rd_mux[5]" "rd_mux[5]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x146a6f0 .param/l "i" 0 4 34, +C4<0101>;
L_0x1475980 .functor AND 1, L_0x1475810, v0x1474080_0, C4<1>, C4<1>;
v0x146dfb0_0 .net *"_ivl_1", 4 0, L_0x1475720;  1 drivers
L_0x7f2c9d8d82e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146e0b0_0 .net *"_ivl_4", 1 0, L_0x7f2c9d8d82e8;  1 drivers
L_0x7f2c9d8d8330 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x146e190_0 .net/2u *"_ivl_5", 4 0, L_0x7f2c9d8d8330;  1 drivers
v0x146e250_0 .net *"_ivl_7", 0 0, L_0x1475810;  1 drivers
L_0x1475720 .concat [ 3 2 0 0], v0x1473a60_0, L_0x7f2c9d8d82e8;
L_0x1475810 .cmp/eq 5, L_0x1475720, L_0x7f2c9d8d8330;
S_0x146d4c0 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x146d280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x146d650 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x146d690 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x14755c0/d .functor BUFZ 16, v0x146dd10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14755c0 .delay 16 (1000,1000,1000) L_0x14755c0/d;
v0x146d910_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x146d9d0_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x146da90_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x146db60_0 .net "out", 15 0, L_0x14755c0;  alias, 1 drivers
v0x146dc20_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x146dd10_0 .var "state", 15 0;
v0x146ddf0_0 .net "we", 0 0, L_0x1475980;  1 drivers
S_0x146e310 .scope generate, "rd_mux[6]" "rd_mux[6]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x146e510 .param/l "i" 0 4 34, +C4<0110>;
L_0x1475e00 .functor AND 1, L_0x1475c90, v0x1474080_0, C4<1>, C4<1>;
v0x146f0a0_0 .net *"_ivl_1", 4 0, L_0x1475ba0;  1 drivers
L_0x7f2c9d8d8378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f1a0_0 .net *"_ivl_4", 1 0, L_0x7f2c9d8d8378;  1 drivers
L_0x7f2c9d8d83c0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x146f280_0 .net/2u *"_ivl_5", 4 0, L_0x7f2c9d8d83c0;  1 drivers
v0x146f340_0 .net *"_ivl_7", 0 0, L_0x1475c90;  1 drivers
L_0x1475ba0 .concat [ 3 2 0 0], v0x1473a60_0, L_0x7f2c9d8d8378;
L_0x1475c90 .cmp/eq 5, L_0x1475ba0, L_0x7f2c9d8d83c0;
S_0x146e5f0 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x146e310;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x146d730 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x146d770 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1475a40/d .functor BUFZ 16, v0x146ee00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1475a40 .delay 16 (1000,1000,1000) L_0x1475a40/d;
v0x146ea00_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x146eac0_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x146eb80_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x146ec50_0 .net "out", 15 0, L_0x1475a40;  alias, 1 drivers
v0x146ed10_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x146ee00_0 .var "state", 15 0;
v0x146eee0_0 .net "we", 0 0, L_0x1475e00;  1 drivers
S_0x146f400 .scope generate, "rd_mux[7]" "rd_mux[7]" 4 34, 4 34 0, S_0x1467c00;
 .timescale -9 -12;
P_0x146f600 .param/l "i" 0 4 34, +C4<0111>;
L_0x14764a0 .functor AND 1, L_0x1476330, v0x1474080_0, C4<1>, C4<1>;
v0x1470190_0 .net *"_ivl_1", 4 0, L_0x1476240;  1 drivers
L_0x7f2c9d8d8408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1470290_0 .net *"_ivl_4", 1 0, L_0x7f2c9d8d8408;  1 drivers
L_0x7f2c9d8d8450 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1470370_0 .net/2u *"_ivl_5", 4 0, L_0x7f2c9d8d8450;  1 drivers
v0x1470430_0 .net *"_ivl_7", 0 0, L_0x1476330;  1 drivers
L_0x1476240 .concat [ 3 2 0 0], v0x1473a60_0, L_0x7f2c9d8d8408;
L_0x1476330 .cmp/eq 5, L_0x1476240, L_0x7f2c9d8d8450;
S_0x146f6e0 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x146f400;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x146e820 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x146e860 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1475fd0/d .functor BUFZ 16, v0x146fef0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1475fd0 .delay 16 (1000,1000,1000) L_0x1475fd0/d;
v0x146faf0_0 .net "clk", 0 0, v0x1473440_0;  alias, 1 drivers
v0x146fbb0_0 .net "gwe", 0 0, v0x14737b0_0;  alias, 1 drivers
v0x146fc70_0 .net "in", 15 0, v0x1473fc0_0;  alias, 1 drivers
v0x146fd40_0 .net "out", 15 0, L_0x1475fd0;  alias, 1 drivers
v0x146fe00_0 .net "rst", 0 0, v0x1473cc0_0;  alias, 1 drivers
v0x146fef0_0 .var "state", 15 0;
v0x146ffd0_0 .net "we", 0 0, L_0x14764a0;  1 drivers
    .scope S_0x1468280;
T_1 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x1429770_0;
    %load/vec4 v0x1468690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14687a0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1429770_0;
    %load/vec4 v0x1468880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x144a320_0;
    %store/vec4 v0x14687a0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1469040;
T_2 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x1469510_0;
    %load/vec4 v0x1469780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1469870_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1469510_0;
    %load/vec4 v0x1469910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14695e0_0;
    %store/vec4 v0x1469870_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146a110;
T_3 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x146a630_0;
    %load/vec4 v0x146a8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146aa30_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x146a630_0;
    %load/vec4 v0x146ab10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x146a740_0;
    %store/vec4 v0x146aa30_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146b2d0;
T_4 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x146b740_0;
    %load/vec4 v0x146b960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146ba50_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x146b740_0;
    %load/vec4 v0x146bb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x146b800_0;
    %store/vec4 v0x146ba50_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x146c340;
T_5 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x146c7e0_0;
    %load/vec4 v0x146cb50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146cc80_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x146c7e0_0;
    %load/vec4 v0x146cd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x146c930_0;
    %store/vec4 v0x146cc80_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x146d4c0;
T_6 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x146d9d0_0;
    %load/vec4 v0x146dc20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146dd10_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x146d9d0_0;
    %load/vec4 v0x146ddf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x146da90_0;
    %store/vec4 v0x146dd10_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x146e5f0;
T_7 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x146eac0_0;
    %load/vec4 v0x146ed10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146ee00_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x146eac0_0;
    %load/vec4 v0x146eee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x146eb80_0;
    %store/vec4 v0x146ee00_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x146f6e0;
T_8 ;
    %wait E_0x141bcd0;
    %load/vec4 v0x146fbb0_0;
    %load/vec4 v0x146fe00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146fef0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x146fbb0_0;
    %load/vec4 v0x146ffd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x146fc70_0;
    %store/vec4 v0x146fef0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14445c0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x1473440_0;
    %inv;
    %assign/vec4 v0x1473440_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14445c0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1473b20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1473d60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1473a60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1474080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1473cc0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1473fc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1473440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14737b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1473500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1473f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1473980_0, 0, 32;
    %vpi_func 2 75 "$fopen" 32, "test_lc4_regfile.input", "r" {0 0 0};
    %store/vec4 v0x14738a0_0, 0, 32;
    %load/vec4 v0x14738a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 77 "$display", "Error opening file: ", "test_lc4_regfile.input" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.0 ;
    %vpi_func 2 83 "$fopen" 32, "regfile_test.output.txt", "w" {0 0 0};
    %store/vec4 v0x1473980_0, 0, 32;
    %load/vec4 v0x1473980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 85 "$display", "Error opening file: ", "regfile_test.output.txt" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
T_10.2 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1473cc0_0, 0, 1;
    %delay 2000, 0;
T_10.4 ;
    %vpi_func 2 97 "$fscanf" 32, v0x14738a0_0, "%d %d %d %b %h %h %h", v0x1473b20_0, v0x1473d60_0, v0x1473a60_0, v0x1474080_0, v0x1473fc0_0, v0x14735e0_0, v0x14736d0_0 {0 0 0};
    %cmpi/e 7, 0, 32;
    %jmp/0xz T_10.5, 4;
    %delay 8000, 0;
    %load/vec4 v0x1473f00_0;
    %addi 2, 0, 32;
    %store/vec4 v0x1473f00_0, 0, 32;
    %load/vec4 v0x1473980_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 106 "$fdisplay", v0x1473980_0, "%d %d %d %b %h %h %h", v0x1473b20_0, v0x1473d60_0, v0x1473a60_0, v0x1474080_0, v0x1473fc0_0, v0x1473bf0_0, v0x1473e30_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0x1473bf0_0;
    %load/vec4 v0x14735e0_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 110 "$display", "Error at test %d: Value of register %d on output 1 should have been %h, but was %h instead", v0x1473f00_0, v0x1473b20_0, v0x14735e0_0, v0x1473bf0_0 {0 0 0};
    %load/vec4 v0x1473500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1473500_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x1473e30_0;
    %load/vec4 v0x14736d0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 115 "$display", "Error at test %d: Value of register %d on output 2 should have been %h, but was %h instead", v0x1473f00_0, v0x1473d60_0, v0x14736d0_0, v0x1473e30_0 {0 0 0};
    %load/vec4 v0x1473500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1473500_0, 0, 32;
T_10.10 ;
    %delay 2000, 0;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x14738a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 123 "$fclose", v0x14738a0_0 {0 0 0};
T_10.12 ;
    %load/vec4 v0x1473980_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 124 "$fclose", v0x1473980_0 {0 0 0};
T_10.14 ;
    %vpi_call 2 125 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x1473f00_0, v0x1473500_0, "test_lc4_regfile.input" {0 0 0};
    %load/vec4 v0x1473f00_0;
    %store/vec4 v0x142f800_0, 0, 32;
    %load/vec4 v0x1473f00_0;
    %load/vec4 v0x1473500_0;
    %sub;
    %store/vec4 v0x1431860_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x143d6c0;
    %join;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile.v";
    "./print_points.v";
    "lc4_regfile.v";
    "register.v";
