/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENDAT2P2
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file ENDAT2P2.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for ENDAT2P2
 *
 * CMSIS Peripheral Access Layer for ENDAT2P2
 */

#if !defined(ENDAT2P2_H_)
#define ENDAT2P2_H_                              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENDAT2P2 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENDAT2P2_Peripheral_Access_Layer ENDAT2P2 Peripheral Access Layer
 * @{
 */

/** ENDAT2P2 - Register Layout Typedef */
typedef struct {
  __IO uint32_t SENDREGISTER;                      /**< Send, offset: 0x0 */
  __I  uint32_t RECEIVEREGISTER1_1;                /**< Receive 1_1, offset: 0x4 */
  __I  uint32_t RECEIVEREGISTER1_2;                /**< Receive 1_2, offset: 0x8 */
  __I  uint32_t RECEIVEREGISTER2;                  /**< Receive 2, offset: 0xC */
  __I  uint32_t RECEIVEREGISTER3;                  /**< Receive 3, offset: 0x10 */
  __IO uint32_t CONFIGREGISTER1;                   /**< Configuration 1, offset: 0x14 */
  __IO uint32_t CONFIGREGISTER2;                   /**< Configuration 2, offset: 0x18 */
       uint8_t RESERVED_0[4];
  __IO uint32_t STATUSREGISTER;                    /**< Status, offset: 0x20 */
  __IO uint32_t INTERRUPTMASKREGISTER;             /**< Interrupt Mask, offset: 0x24 */
       uint8_t RESERVED_1[16];
  __O  uint32_t SOFTWARESTROBE;                    /**< Software Strobe, offset: 0x38 */
} ENDAT2P2_Type;

/* ----------------------------------------------------------------------------
   -- ENDAT2P2 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENDAT2P2_Register_Masks ENDAT2P2 Register Masks
 * @{
 */

/*! @name SENDREGISTER - Send */
/*! @{ */

#define ENDAT2P2_SENDREGISTER_DATA_1_SENT_MASK   (0xFFFFU)
#define ENDAT2P2_SENDREGISTER_DATA_1_SENT_SHIFT  (0U)
/*! DATA_1_SENT - Data Set 1 Sent */
#define ENDAT2P2_SENDREGISTER_DATA_1_SENT(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_SENDREGISTER_DATA_1_SENT_SHIFT)) & ENDAT2P2_SENDREGISTER_DATA_1_SENT_MASK)

#define ENDAT2P2_SENDREGISTER_DATA_2_SENT_MASK   (0xFF0000U)
#define ENDAT2P2_SENDREGISTER_DATA_2_SENT_SHIFT  (16U)
/*! DATA_2_SENT - Data Set 2 Sent */
#define ENDAT2P2_SENDREGISTER_DATA_2_SENT(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_SENDREGISTER_DATA_2_SENT_SHIFT)) & ENDAT2P2_SENDREGISTER_DATA_2_SENT_MASK)

#define ENDAT2P2_SENDREGISTER_MODE_COMMAND_MASK  (0x3F000000U)
#define ENDAT2P2_SENDREGISTER_MODE_COMMAND_SHIFT (24U)
/*! MODE_COMMAND - Mode Command
 *  0b000111..Encoder transmit position values
 *  0b001001..Encoder transmit position values with additional information and selection of the memory area
 *  0b001110..Selection of memory area
 *  0b010010..Encoder receive communication command
 *  0b010101..Encoder transmit test values
 *  0b011011..Encoder transmit position values with additional information and receive parameters
 *  0b011100..Encoder receive parameters
 *  0b100011..Encoder transmit parameters
 *  0b100100..Encoder transmit position values with additional information and parameters
 *  0b101010..Encoder receive reset
 *  0b101101..Encoder transmit position values with additional information and receive error reset
 *  0b110001..Encoder receive test command
 *  0b110110..Encoder transmit position values with additional information and receive test command
 *  0b111000..Encoder transmit position values with additional information
 */
#define ENDAT2P2_SENDREGISTER_MODE_COMMAND(x)    (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_SENDREGISTER_MODE_COMMAND_SHIFT)) & ENDAT2P2_SENDREGISTER_MODE_COMMAND_MASK)
/*! @} */

/*! @name RECEIVEREGISTER1_1 - Receive 1_1 */
/*! @{ */

#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_1_RECEIVE_MASK (0xFFFFU)
#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_1_RECEIVE_SHIFT (0U)
/*! DATA_1_RECEIVE - Data Set 1 Received */
#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_1_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_1_DATA_1_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_1_DATA_1_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_2_RECEIVE_MASK (0xFF0000U)
#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_2_RECEIVE_SHIFT (16U)
/*! DATA_2_RECEIVE - Data Set 2 Received */
#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_2_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_1_DATA_2_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_1_DATA_2_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_3_RECEIVE_MASK (0xFF000000U)
#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_3_RECEIVE_SHIFT (24U)
/*! DATA_3_RECEIVE - Data Set 3 Received */
#define ENDAT2P2_RECEIVEREGISTER1_1_DATA_3_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_1_DATA_3_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_1_DATA_3_RECEIVE_MASK)
/*! @} */

/*! @name RECEIVEREGISTER1_2 - Receive 1_2 */
/*! @{ */

#define ENDAT2P2_RECEIVEREGISTER1_2_DATA_4_RECEIVE_MASK (0xFFU)
#define ENDAT2P2_RECEIVEREGISTER1_2_DATA_4_RECEIVE_SHIFT (0U)
/*! DATA_4_RECEIVE - Data Set 4 Received */
#define ENDAT2P2_RECEIVEREGISTER1_2_DATA_4_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_2_DATA_4_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_2_DATA_4_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER1_2_DATA_5_RECEIVE_MASK (0xFF00U)
#define ENDAT2P2_RECEIVEREGISTER1_2_DATA_5_RECEIVE_SHIFT (8U)
/*! DATA_5_RECEIVE - Data Set 5 Received */
#define ENDAT2P2_RECEIVEREGISTER1_2_DATA_5_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_2_DATA_5_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_2_DATA_5_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER1_2_CRC_RECEIVE_MASK (0x1F0000U)
#define ENDAT2P2_RECEIVEREGISTER1_2_CRC_RECEIVE_SHIFT (16U)
/*! CRC_RECEIVE - CRC Received */
#define ENDAT2P2_RECEIVEREGISTER1_2_CRC_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_2_CRC_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_2_CRC_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER1_2_F2_F1_RECEIVE_MASK (0x600000U)
#define ENDAT2P2_RECEIVEREGISTER1_2_F2_F1_RECEIVE_SHIFT (21U)
/*! F2_F1_RECEIVE - F2 and F1 Received */
#define ENDAT2P2_RECEIVEREGISTER1_2_F2_F1_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_2_F2_F1_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_2_F2_F1_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER1_2_POS1_RECEIVE_MASK (0x800000U)
#define ENDAT2P2_RECEIVEREGISTER1_2_POS1_RECEIVE_SHIFT (23U)
/*! POS1_RECEIVE - Pos1 Received */
#define ENDAT2P2_RECEIVEREGISTER1_2_POS1_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER1_2_POS1_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER1_2_POS1_RECEIVE_MASK)
/*! @} */

/*! @name RECEIVEREGISTER2 - Receive 2 */
/*! @{ */

#define ENDAT2P2_RECEIVEREGISTER2_DATA_1_RECEIVE_MASK (0xFFFFU)
#define ENDAT2P2_RECEIVEREGISTER2_DATA_1_RECEIVE_SHIFT (0U)
/*! DATA_1_RECEIVE - Data Set 1 Received */
#define ENDAT2P2_RECEIVEREGISTER2_DATA_1_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER2_DATA_1_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER2_DATA_1_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER2_MRS_CODE_RECEIVE_MASK (0xFF0000U)
#define ENDAT2P2_RECEIVEREGISTER2_MRS_CODE_RECEIVE_SHIFT (16U)
/*! MRS_CODE_RECEIVE - MRS Code Received */
#define ENDAT2P2_RECEIVEREGISTER2_MRS_CODE_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER2_MRS_CODE_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER2_MRS_CODE_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER2_CRC_RECEIVE_MASK (0x1F000000U)
#define ENDAT2P2_RECEIVEREGISTER2_CRC_RECEIVE_SHIFT (24U)
/*! CRC_RECEIVE - CRC Received */
#define ENDAT2P2_RECEIVEREGISTER2_CRC_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER2_CRC_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER2_CRC_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER2_ADDITIONAL_INFO_2_RECEIVE_MASK (0xE0000000U)
#define ENDAT2P2_RECEIVEREGISTER2_ADDITIONAL_INFO_2_RECEIVE_SHIFT (29U)
/*! ADDITIONAL_INFO_2_RECEIVE - Additional Information 2 Received */
#define ENDAT2P2_RECEIVEREGISTER2_ADDITIONAL_INFO_2_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER2_ADDITIONAL_INFO_2_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER2_ADDITIONAL_INFO_2_RECEIVE_MASK)
/*! @} */

/*! @name RECEIVEREGISTER3 - Receive 3 */
/*! @{ */

#define ENDAT2P2_RECEIVEREGISTER3_DATA_1_RECEIVE_MASK (0xFFFFU)
#define ENDAT2P2_RECEIVEREGISTER3_DATA_1_RECEIVE_SHIFT (0U)
/*! DATA_1_RECEIVE - Data Set 1 Received */
#define ENDAT2P2_RECEIVEREGISTER3_DATA_1_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER3_DATA_1_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER3_DATA_1_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER3_MRS_CODE_RECEIVE_MASK (0xFF0000U)
#define ENDAT2P2_RECEIVEREGISTER3_MRS_CODE_RECEIVE_SHIFT (16U)
/*! MRS_CODE_RECEIVE - MRS Code Received */
#define ENDAT2P2_RECEIVEREGISTER3_MRS_CODE_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER3_MRS_CODE_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER3_MRS_CODE_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER3_CRC_RECEIVE_MASK (0x1F000000U)
#define ENDAT2P2_RECEIVEREGISTER3_CRC_RECEIVE_SHIFT (24U)
/*! CRC_RECEIVE - CRC Received */
#define ENDAT2P2_RECEIVEREGISTER3_CRC_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER3_CRC_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER3_CRC_RECEIVE_MASK)

#define ENDAT2P2_RECEIVEREGISTER3_ADDITIONAL_INFO_1_RECEIVE_MASK (0xE0000000U)
#define ENDAT2P2_RECEIVEREGISTER3_ADDITIONAL_INFO_1_RECEIVE_SHIFT (29U)
/*! ADDITIONAL_INFO_1_RECEIVE - Additional Information 1 Received */
#define ENDAT2P2_RECEIVEREGISTER3_ADDITIONAL_INFO_1_RECEIVE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_RECEIVEREGISTER3_ADDITIONAL_INFO_1_RECEIVE_SHIFT)) & ENDAT2P2_RECEIVEREGISTER3_ADDITIONAL_INFO_1_RECEIVE_MASK)
/*! @} */

/*! @name CONFIGREGISTER1 - Configuration 1 */
/*! @{ */

#define ENDAT2P2_CONFIGREGISTER1_HW_STROBE_MASK  (0x1U)
#define ENDAT2P2_CONFIGREGISTER1_HW_STROBE_SHIFT (0U)
/*! HW_STROBE - Hardware Strobe
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT2P2_CONFIGREGISTER1_HW_STROBE(x)    (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_HW_STROBE_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_HW_STROBE_MASK)

#define ENDAT2P2_CONFIGREGISTER1_DU_MASK         (0x2U)
#define ENDAT2P2_CONFIGREGISTER1_DU_SHIFT        (1U)
/*! DU - DU
 *  0b0..Transfers data according to flag set in the status register
 *  0b1..Transfers data despite the flag in the status register
 */
#define ENDAT2P2_CONFIGREGISTER1_DU(x)           (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_DU_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_DU_MASK)

#define ENDAT2P2_CONFIGREGISTER1_DT_MASK         (0x4U)
#define ENDAT2P2_CONFIGREGISTER1_DT_SHIFT        (2U)
/*! DT - DT
 *  0b0..Continuous clock is off
 *  0b1..Continuous clock is on
 */
#define ENDAT2P2_CONFIGREGISTER1_DT(x)           (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_DT_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_DT_MASK)

#define ENDAT2P2_CONFIGREGISTER1_fTCLK_MASK      (0xF0U)
#define ENDAT2P2_CONFIGREGISTER1_fTCLK_SHIFT     (4U)
/*! fTCLK - fTCLK */
#define ENDAT2P2_CONFIGREGISTER1_fTCLK(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_fTCLK_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_fTCLK_MASK)

#define ENDAT2P2_CONFIGREGISTER1_DATA_WORD_LENGTH_MASK (0x3F00U)
#define ENDAT2P2_CONFIGREGISTER1_DATA_WORD_LENGTH_SHIFT (8U)
/*! DATA_WORD_LENGTH - Data Word Length */
#define ENDAT2P2_CONFIGREGISTER1_DATA_WORD_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_DATA_WORD_LENGTH_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_DATA_WORD_LENGTH_MASK)

#define ENDAT2P2_CONFIGREGISTER1_RESET_WINDOW_MASK (0x4000U)
#define ENDAT2P2_CONFIGREGISTER1_RESET_WINDOW_SHIFT (14U)
/*! RESET_WINDOW - Reset Window
 *  0b0..Resets the status and error registers anytime
 *  0b1..Resets the status and error registers only within a defined time period for acceptance by the protocol engine
 */
#define ENDAT2P2_CONFIGREGISTER1_RESET_WINDOW(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_RESET_WINDOW_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_RESET_WINDOW_MASK)

#define ENDAT2P2_CONFIGREGISTER1_AUTOM_RESET_MASK (0x8000U)
#define ENDAT2P2_CONFIGREGISTER1_AUTOM_RESET_SHIFT (15U)
/*! AUTOM_RESET - Auto Reset
 *  0b0..Resets the status and error registers by the application
 *  0b1..Resets the status and error registers automatically. However, this resetting only occurs in the next
 *       EnDat transmission with the start of data reception
 */
#define ENDAT2P2_CONFIGREGISTER1_AUTOM_RESET(x)  (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_AUTOM_RESET_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_AUTOM_RESET_MASK)

#define ENDAT2P2_CONFIGREGISTER1_CABLE_PROPAGATION_TIME_MASK (0xFF0000U)
#define ENDAT2P2_CONFIGREGISTER1_CABLE_PROPAGATION_TIME_SHIFT (16U)
/*! CABLE_PROPAGATION_TIME - Cable Propagation Time */
#define ENDAT2P2_CONFIGREGISTER1_CABLE_PROPAGATION_TIME(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_CABLE_PROPAGATION_TIME_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_CABLE_PROPAGATION_TIME_MASK)

#define ENDAT2P2_CONFIGREGISTER1_DELAY_COMPENSATION_MASK (0x1000000U)
#define ENDAT2P2_CONFIGREGISTER1_DELAY_COMPENSATION_SHIFT (24U)
/*! DELAY_COMPENSATION - Delay Compensation
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT2P2_CONFIGREGISTER1_DELAY_COMPENSATION(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_DELAY_COMPENSATION_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_DELAY_COMPENSATION_MASK)

#define ENDAT2P2_CONFIGREGISTER1_fSYS_MASK       (0x1C000000U)
#define ENDAT2P2_CONFIGREGISTER1_fSYS_SHIFT      (26U)
/*! fSYS - fSYS
 *  0b000..64 MHz
 *  0b001..Not assigned
 *  0b010..48 MHz
 *  0b011..Not assigned
 *  0b100..32 MHz
 *  0b101..50 MHz
 *  0b110..100 MHz
 *  0b111..Not assigned
 */
#define ENDAT2P2_CONFIGREGISTER1_fSYS(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_fSYS_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_fSYS_MASK)

#define ENDAT2P2_CONFIGREGISTER1_IC_RESET_MASK   (0x20000000U)
#define ENDAT2P2_CONFIGREGISTER1_IC_RESET_SHIFT  (29U)
/*! IC_RESET - IC Reset
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT2P2_CONFIGREGISTER1_IC_RESET(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_IC_RESET_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_IC_RESET_MASK)

#define ENDAT2P2_CONFIGREGISTER1_EnDAT_SSI_SET_MASK (0xC0000000U)
#define ENDAT2P2_CONFIGREGISTER1_EnDAT_SSI_SET_SHIFT (30U)
/*! EnDAT_SSI_SET - EnDat or SSI Set
 *  0b00..SSI set is not permitted
 *  0b01..SSI set is enabled
 *  0b10..EnDat set is enabled
 *  0b11..EnDat set is not permitted
 */
#define ENDAT2P2_CONFIGREGISTER1_EnDAT_SSI_SET(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER1_EnDAT_SSI_SET_SHIFT)) & ENDAT2P2_CONFIGREGISTER1_EnDAT_SSI_SET_MASK)
/*! @} */

/*! @name CONFIGREGISTER2 - Configuration 2 */
/*! @{ */

#define ENDAT2P2_CONFIGREGISTER2_SAMPLING_RATE_TIMER_MASK (0xFFU)
#define ENDAT2P2_CONFIGREGISTER2_SAMPLING_RATE_TIMER_SHIFT (0U)
/*! SAMPLING_RATE_TIMER - Timer for Sampling Rate */
#define ENDAT2P2_CONFIGREGISTER2_SAMPLING_RATE_TIMER(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER2_SAMPLING_RATE_TIMER_SHIFT)) & ENDAT2P2_CONFIGREGISTER2_SAMPLING_RATE_TIMER_MASK)

#define ENDAT2P2_CONFIGREGISTER2_WATCHDOG_MASK   (0xFF00U)
#define ENDAT2P2_CONFIGREGISTER2_WATCHDOG_SHIFT  (8U)
/*! WATCHDOG - Watchdog */
#define ENDAT2P2_CONFIGREGISTER2_WATCHDOG(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER2_WATCHDOG_SHIFT)) & ENDAT2P2_CONFIGREGISTER2_WATCHDOG_MASK)

#define ENDAT2P2_CONFIGREGISTER2_RECOVERY_TIME_III_TST_MASK (0x70000U)
#define ENDAT2P2_CONFIGREGISTER2_RECOVERY_TIME_III_TST_SHIFT (16U)
/*! RECOVERY_TIME_III_TST - Recovery Time III tST
 *  0b000..1/2 TCLK
 *  0b001..0.5 us
 *  0b010..1 us
 *  0b011..1.5 us
 *  0b100..2 us
 *  0b101..4 us
 *  0b110..8 us
 *  0b111..10 us
 */
#define ENDAT2P2_CONFIGREGISTER2_RECOVERY_TIME_III_TST(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER2_RECOVERY_TIME_III_TST_SHIFT)) & ENDAT2P2_CONFIGREGISTER2_RECOVERY_TIME_III_TST_MASK)

#define ENDAT2P2_CONFIGREGISTER2_FILTER_MASK     (0x380000U)
#define ENDAT2P2_CONFIGREGISTER2_FILTER_SHIFT    (19U)
/*! FILTER - Filter
 *  0b000..Off
 *  0b001..3 system clock cycles
 *  0b010..4 system clock cycles
 *  0b011..5 system clock cycles
 *  0b100..6 system clock cycles
 *  0b101..10 system clock cycles
 *  0b110..20 system clock cycles
 *  0b111..40 system clock cycles
 */
#define ENDAT2P2_CONFIGREGISTER2_FILTER(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER2_FILTER_SHIFT)) & ENDAT2P2_CONFIGREGISTER2_FILTER_MASK)

#define ENDAT2P2_CONFIGREGISTER2_RTM_MASK        (0x400000U)
#define ENDAT2P2_CONFIGREGISTER2_RTM_SHIFT       (22U)
/*! RTM - RTM
 *  0b0..Disable
 *  0b1..Enable
 */
#define ENDAT2P2_CONFIGREGISTER2_RTM(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER2_RTM_SHIFT)) & ENDAT2P2_CONFIGREGISTER2_RTM_MASK)

#define ENDAT2P2_CONFIGREGISTER2_HARDWARE_STROBE_DELAY_MASK (0xFF000000U)
#define ENDAT2P2_CONFIGREGISTER2_HARDWARE_STROBE_DELAY_SHIFT (24U)
/*! HARDWARE_STROBE_DELAY - Hardware Strobe Delay */
#define ENDAT2P2_CONFIGREGISTER2_HARDWARE_STROBE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_CONFIGREGISTER2_HARDWARE_STROBE_DELAY_SHIFT)) & ENDAT2P2_CONFIGREGISTER2_HARDWARE_STROBE_DELAY_MASK)
/*! @} */

/*! @name STATUSREGISTER - Status */
/*! @{ */

#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER1_MASK (0x1U)
#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER1_SHIFT (0U)
/*! RECEIVE_REGISTER1 - Receive Register 1 Status
 *  0b0..Receive Register 1 is not updated
 *  0b1..Receive Register 1 is updated
 */
#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER1(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER1_SHIFT)) & ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER1_MASK)

#define ENDAT2P2_STATUSREGISTER_ERROR1_MASK      (0x2U)
#define ENDAT2P2_STATUSREGISTER_ERROR1_SHIFT     (1U)
/*! ERROR1 - Error 1
 *  0b0..Error 1 did not occur
 *  0b1..Error 1 occurred
 */
#define ENDAT2P2_STATUSREGISTER_ERROR1(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_ERROR1_SHIFT)) & ENDAT2P2_STATUSREGISTER_ERROR1_MASK)

#define ENDAT2P2_STATUSREGISTER_CRC_PW_PARITY_MASK (0x4U)
#define ENDAT2P2_STATUSREGISTER_CRC_PW_PARITY_SHIFT (2U)
/*! CRC_PW_PARITY - CRC-PW or Parity
 *  0b0..CRC check or parity check is okay
 *  0b1..CRC and parity check is failed
 */
#define ENDAT2P2_STATUSREGISTER_CRC_PW_PARITY(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_CRC_PW_PARITY_SHIFT)) & ENDAT2P2_STATUSREGISTER_CRC_PW_PARITY_MASK)

#define ENDAT2P2_STATUSREGISTER_F_TYPE_I_MASK    (0x8U)
#define ENDAT2P2_STATUSREGISTER_F_TYPE_I_SHIFT   (3U)
/*! F_TYPE_I - F Type I
 *  0b0..A Type I error did not occur
 *  0b1..A Type I error occurred
 */
#define ENDAT2P2_STATUSREGISTER_F_TYPE_I(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_F_TYPE_I_SHIFT)) & ENDAT2P2_STATUSREGISTER_F_TYPE_I_MASK)

#define ENDAT2P2_STATUSREGISTER_F_TYPE_II_MASK   (0x10U)
#define ENDAT2P2_STATUSREGISTER_F_TYPE_II_SHIFT  (4U)
/*! F_TYPE_II - F Type II
 *  0b0..A Type II error did not occur
 *  0b1..A Type II error occurred
 */
#define ENDAT2P2_STATUSREGISTER_F_TYPE_II(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_F_TYPE_II_SHIFT)) & ENDAT2P2_STATUSREGISTER_F_TYPE_II_MASK)

#define ENDAT2P2_STATUSREGISTER_MRS_ADR_MASK     (0x20U)
#define ENDAT2P2_STATUSREGISTER_MRS_ADR_SHIFT    (5U)
/*! MRS_ADR - MRS or Address Error
 *  0b0..An acknowledgement or addressing error did not occur
 *  0b1..An acknowledgement or addressing error has occurred
 */
#define ENDAT2P2_STATUSREGISTER_MRS_ADR(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_MRS_ADR_SHIFT)) & ENDAT2P2_STATUSREGISTER_MRS_ADR_MASK)

#define ENDAT2P2_STATUSREGISTER_N_INT6_MASK      (0x40U)
#define ENDAT2P2_STATUSREGISTER_N_INT6_SHIFT     (6U)
/*! N_INT6 - n_int6
 *  0b0..No H/L edge transition has occurred at input n_int6
 *  0b1..H/L edge transition has occurred at input n_int6
 */
#define ENDAT2P2_STATUSREGISTER_N_INT6(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_N_INT6_SHIFT)) & ENDAT2P2_STATUSREGISTER_N_INT6_MASK)

#define ENDAT2P2_STATUSREGISTER_N_INT7_MASK      (0x80U)
#define ENDAT2P2_STATUSREGISTER_N_INT7_SHIFT     (7U)
/*! N_INT7 - n_int7
 *  0b0..Input pin n_int7 is at high level
 *  0b1..Input pin IR7 is at low level
 */
#define ENDAT2P2_STATUSREGISTER_N_INT7(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_N_INT7_SHIFT)) & ENDAT2P2_STATUSREGISTER_N_INT7_MASK)

#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER2_MASK (0x100U)
#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER2_SHIFT (8U)
/*! RECEIVE_REGISTER2 - Receive Register 2
 *  0b0..Receive Register 2 is not updated
 *  0b1..Receive Register 2 is updated
 */
#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER2(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER2_SHIFT)) & ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER2_MASK)

#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER3_MASK (0x200U)
#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER3_SHIFT (9U)
/*! RECEIVE_REGISTER3 - Receive Register 3
 *  0b0..Receive Register 3 is not updated
 *  0b1..Receive Register 3 is updated
 */
#define ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER3(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER3_SHIFT)) & ENDAT2P2_STATUSREGISTER_RECEIVE_REGISTER3_MASK)

#define ENDAT2P2_STATUSREGISTER_ERROR2_MASK      (0x400U)
#define ENDAT2P2_STATUSREGISTER_ERROR2_SHIFT     (10U)
/*! ERROR2 - Error 2
 *  0b0..Error 2 occurred
 *  0b1..Error 2 did not occur
 */
#define ENDAT2P2_STATUSREGISTER_ERROR2(x)        (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_ERROR2_SHIFT)) & ENDAT2P2_STATUSREGISTER_ERROR2_MASK)

#define ENDAT2P2_STATUSREGISTER_CRC_ZI1_MASK     (0x800U)
#define ENDAT2P2_STATUSREGISTER_CRC_ZI1_SHIFT    (11U)
/*! CRC_ZI1 - CRC ZI1 (Additional Information 1)
 *  0b0..CRC check of additional information 1 is failed
 *  0b1..CRC check of additional information 1 is OK
 */
#define ENDAT2P2_STATUSREGISTER_CRC_ZI1(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_CRC_ZI1_SHIFT)) & ENDAT2P2_STATUSREGISTER_CRC_ZI1_MASK)

#define ENDAT2P2_STATUSREGISTER_CRC_ZI2_MASK     (0x1000U)
#define ENDAT2P2_STATUSREGISTER_CRC_ZI2_SHIFT    (12U)
/*! CRC_ZI2 - CRC ZI2 (Additional Information 2)
 *  0b0..CRC check of additional information 2 is failed
 *  0b1..CRC check of additional information 2 is OK
 */
#define ENDAT2P2_STATUSREGISTER_CRC_ZI2(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_CRC_ZI2_SHIFT)) & ENDAT2P2_STATUSREGISTER_CRC_ZI2_MASK)

#define ENDAT2P2_STATUSREGISTER_BUSY_MASK        (0x2000U)
#define ENDAT2P2_STATUSREGISTER_BUSY_SHIFT       (13U)
/*! BUSY - Busy
 *  0b0..Busy = 0
 *  0b1..Busy = 1
 */
#define ENDAT2P2_STATUSREGISTER_BUSY(x)          (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_BUSY_SHIFT)) & ENDAT2P2_STATUSREGISTER_BUSY_MASK)

#define ENDAT2P2_STATUSREGISTER_RM_MASK          (0x4000U)
#define ENDAT2P2_STATUSREGISTER_RM_SHIFT         (14U)
/*! RM - RM
 *  0b0..RM = 0
 *  0b1..RM = 1
 */
#define ENDAT2P2_STATUSREGISTER_RM(x)            (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_RM_SHIFT)) & ENDAT2P2_STATUSREGISTER_RM_MASK)

#define ENDAT2P2_STATUSREGISTER_WRN_MASK         (0x8000U)
#define ENDAT2P2_STATUSREGISTER_WRN_SHIFT        (15U)
/*! WRN - WRN
 *  0b0..WRN = 0
 *  0b1..WRN = 1
 */
#define ENDAT2P2_STATUSREGISTER_WRN(x)           (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_WRN_SHIFT)) & ENDAT2P2_STATUSREGISTER_WRN_MASK)

#define ENDAT2P2_STATUSREGISTER_SPIKE_MASK       (0x10000U)
#define ENDAT2P2_STATUSREGISTER_SPIKE_SHIFT      (16U)
/*! SPIKE - Spike
 *  0b0..No spike is detected
 *  0b1..A spike occurred
 */
#define ENDAT2P2_STATUSREGISTER_SPIKE(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_SPIKE_SHIFT)) & ENDAT2P2_STATUSREGISTER_SPIKE_MASK)

#define ENDAT2P2_STATUSREGISTER_WATCHDOG_MASK    (0x20000U)
#define ENDAT2P2_STATUSREGISTER_WATCHDOG_SHIFT   (17U)
/*! WATCHDOG - Watchdog
 *  0b0..Watchdog is not triggered
 *  0b1..Watchdog is triggered
 */
#define ENDAT2P2_STATUSREGISTER_WATCHDOG(x)      (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_WATCHDOG_SHIFT)) & ENDAT2P2_STATUSREGISTER_WATCHDOG_MASK)

#define ENDAT2P2_STATUSREGISTER_F_TYPE_III_MASK  (0x40000U)
#define ENDAT2P2_STATUSREGISTER_F_TYPE_III_SHIFT (18U)
/*! F_TYPE_III - F Type III
 *  0b0..A Type III error did not occur
 *  0b1..A Type III error occurred
 */
#define ENDAT2P2_STATUSREGISTER_F_TYPE_III(x)    (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_F_TYPE_III_SHIFT)) & ENDAT2P2_STATUSREGISTER_F_TYPE_III_MASK)

#define ENDAT2P2_STATUSREGISTER_DELAY_COMPENSATION_MASK (0x400000U)
#define ENDAT2P2_STATUSREGISTER_DELAY_COMPENSATION_SHIFT (22U)
/*! DELAY_COMPENSATION - Delay Compensation (LZK)
 *  0b0..LZK is inactive
 *  0b1..LZK is active
 */
#define ENDAT2P2_STATUSREGISTER_DELAY_COMPENSATION(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_DELAY_COMPENSATION_SHIFT)) & ENDAT2P2_STATUSREGISTER_DELAY_COMPENSATION_MASK)

#define ENDAT2P2_STATUSREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK (0x800000U)
#define ENDAT2P2_STATUSREGISTER_PROPAGATION_TIME_MEASUREMENT_SHIFT (23U)
/*! PROPAGATION_TIME_MEASUREMENT - Propagation Time Measurement (LZM)
 *  0b0..LZM is not completed
 *  0b1..LZM is completed
 */
#define ENDAT2P2_STATUSREGISTER_PROPAGATION_TIME_MEASUREMENT(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_PROPAGATION_TIME_MEASUREMENT_SHIFT)) & ENDAT2P2_STATUSREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK)

#define ENDAT2P2_STATUSREGISTER_RTM_START_MASK   (0x8000000U)
#define ENDAT2P2_STATUSREGISTER_RTM_START_SHIFT  (27U)
/*! RTM_START - RTM Start
 *  0b0..RTM is not started
 *  0b1..RTM is started
 */
#define ENDAT2P2_STATUSREGISTER_RTM_START(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_RTM_START_SHIFT)) & ENDAT2P2_STATUSREGISTER_RTM_START_MASK)

#define ENDAT2P2_STATUSREGISTER_RTM_END_MASK     (0x10000000U)
#define ENDAT2P2_STATUSREGISTER_RTM_END_SHIFT    (28U)
/*! RTM_END - RTM End
 *  0b0..RTM is not ended
 *  0b1..RTM is ended
 */
#define ENDAT2P2_STATUSREGISTER_RTM_END(x)       (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_RTM_END_SHIFT)) & ENDAT2P2_STATUSREGISTER_RTM_END_MASK)

#define ENDAT2P2_STATUSREGISTER_READY_FOR_STROBE_MASK (0x40000000U)
#define ENDAT2P2_STATUSREGISTER_READY_FOR_STROBE_SHIFT (30U)
/*! READY_FOR_STROBE - Ready for Strobe
 *  0b0..Not ready for next transmission
 *  0b1..Ready for next transmission
 */
#define ENDAT2P2_STATUSREGISTER_READY_FOR_STROBE(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_READY_FOR_STROBE_SHIFT)) & ENDAT2P2_STATUSREGISTER_READY_FOR_STROBE_MASK)

#define ENDAT2P2_STATUSREGISTER_READY_MASK       (0x80000000U)
#define ENDAT2P2_STATUSREGISTER_READY_SHIFT      (31U)
/*! READY - Ready
 *  0b0..The EnDat protocol automation machine is not ready
 *  0b1..The EnDat protocol automation machine is ready
 */
#define ENDAT2P2_STATUSREGISTER_READY(x)         (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_STATUSREGISTER_READY_SHIFT)) & ENDAT2P2_STATUSREGISTER_READY_MASK)
/*! @} */

/*! @name INTERRUPTMASKREGISTER - Interrupt Mask */
/*! @{ */

#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER1_MASK_MASK (0x1U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER1_MASK_SHIFT (0U)
/*! RECEIVE_REGISTER1_MASK - Receive Register 1 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER1_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER1_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER1_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_ERROR1_MASK_MASK (0x2U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_ERROR1_MASK_SHIFT (1U)
/*! ERROR1_MASK - Error 1 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_ERROR1_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_ERROR1_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_ERROR1_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_PW_PARITY_MASK_MASK (0x4U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_PW_PARITY_MASK_SHIFT (2U)
/*! CRC_PW_PARITY_MASK - CRC-PW or Parity Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_PW_PARITY_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_CRC_PW_PARITY_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_CRC_PW_PARITY_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_I_MASK_MASK (0x8U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_I_MASK_SHIFT (3U)
/*! F_TYPE_I_MASK - F Type I Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_I_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_I_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_I_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_II_MASK_MASK (0x10U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_II_MASK_SHIFT (4U)
/*! F_TYPE_II_MASK - F Type II Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_II_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_II_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_II_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_MRS_ADR_MASK_MASK (0x20U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_MRS_ADR_MASK_SHIFT (5U)
/*! MRS_ADR_MASK - MRS or Address Error Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_MRS_ADR_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_MRS_ADR_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_MRS_ADR_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_N_INT6_MASK_MASK (0x40U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_N_INT6_MASK_SHIFT (6U)
/*! N_INT6_MASK - n_int6 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_N_INT6_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_N_INT6_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_N_INT6_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_N_INT7_MASK_MASK (0x80U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_N_INT7_MASK_SHIFT (7U)
/*! N_INT7_MASK - n_int7 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_N_INT7_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_N_INT7_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_N_INT7_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER2_MASK_MASK (0x100U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER2_MASK_SHIFT (8U)
/*! RECEIVE_REGISTER2_MASK - Receive Register 2 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER2_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER2_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER2_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER3_MASK_MASK (0x200U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER3_MASK_SHIFT (9U)
/*! RECEIVE_REGISTER3_MASK - Receive Register 3 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER3_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER3_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_RECEIVE_REGISTER3_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_ERROR2_MASK_MASK (0x400U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_ERROR2_MASK_SHIFT (10U)
/*! ERROR2_MASK - Error 2 Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_ERROR2_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_ERROR2_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_ERROR2_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI1_MASK_MASK (0x800U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI1_MASK_SHIFT (11U)
/*! CRC_ZI1_MASK - CRC ZI1 (Additional Information 1) Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI1_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI1_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI1_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI2_MASK_MASK (0x1000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI2_MASK_SHIFT (12U)
/*! CRC_ZI2_MASK - CRC ZI2 (Additional Information 2) Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI2_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI2_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_CRC_ZI2_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_BUSY_MASK_MASK (0x2000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_BUSY_MASK_SHIFT (13U)
/*! BUSY_MASK - Busy Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_BUSY_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_BUSY_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_BUSY_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_RM_MASK_MASK (0x4000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_RM_MASK_SHIFT (14U)
/*! RM_MASK - RM Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_RM_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_RM_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_RM_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_WRN_MASK_MASK (0x8000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_WRN_MASK_SHIFT (15U)
/*! WRN_MASK - WRN Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_WRN_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_WRN_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_WRN_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_SPIKE_MASK_MASK (0x10000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_SPIKE_MASK_SHIFT (16U)
/*! SPIKE_MASK - Spike Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_SPIKE_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_SPIKE_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_SPIKE_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_WATCHDOG_MASK_MASK (0x20000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_WATCHDOG_MASK_SHIFT (17U)
/*! WATCHDOG_MASK - Watchdog Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_WATCHDOG_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_WATCHDOG_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_WATCHDOG_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_III_MASK_MASK (0x40000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_III_MASK_SHIFT (18U)
/*! F_TYPE_III_MASK - F Type III Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_III_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_III_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_F_TYPE_III_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_DELAY_COMPENSATION_MASK_MASK (0x400000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_DELAY_COMPENSATION_MASK_SHIFT (22U)
/*! DELAY_COMPENSATION_MASK - Delay Compensation (LZK) Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_DELAY_COMPENSATION_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_DELAY_COMPENSATION_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_DELAY_COMPENSATION_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK_MASK (0x800000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK_SHIFT (23U)
/*! PROPAGATION_TIME_MEASUREMENT_MASK - Propagation Time Measurement (LZM) Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_PROPAGATION_TIME_MEASUREMENT_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_RTM_START_MASK_MASK (0x8000000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_RTM_START_MASK_SHIFT (27U)
/*! RTM_START_MASK - RTM Start Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_RTM_START_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_RTM_START_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_RTM_START_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_RTM_END_MASK_MASK (0x10000000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_RTM_END_MASK_SHIFT (28U)
/*! RTM_END_MASK - RTM End Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_RTM_END_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_RTM_END_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_RTM_END_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_READY_FOR_STROBE_MASK_MASK (0x40000000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_READY_FOR_STROBE_MASK_SHIFT (30U)
/*! READY_FOR_STROBE_MASK - Ready for Strobe Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_READY_FOR_STROBE_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_READY_FOR_STROBE_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_READY_FOR_STROBE_MASK_MASK)

#define ENDAT2P2_INTERRUPTMASKREGISTER_READY_MASK_MASK (0x80000000U)
#define ENDAT2P2_INTERRUPTMASKREGISTER_READY_MASK_SHIFT (31U)
/*! READY_MASK - Ready Mask
 *  0b0..Masks the interrupt
 *  0b1..Enables the interrupt
 */
#define ENDAT2P2_INTERRUPTMASKREGISTER_READY_MASK(x) (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_INTERRUPTMASKREGISTER_READY_MASK_SHIFT)) & ENDAT2P2_INTERRUPTMASKREGISTER_READY_MASK_MASK)
/*! @} */

/*! @name SOFTWARESTROBE - Software Strobe */
/*! @{ */

#define ENDAT2P2_SOFTWARESTROBE_SW_STROBE_MASK   (0xFFFFFFFFU)
#define ENDAT2P2_SOFTWARESTROBE_SW_STROBE_SHIFT  (0U)
/*! SW_STROBE - Software Strobe */
#define ENDAT2P2_SOFTWARESTROBE_SW_STROBE(x)     (((uint32_t)(((uint32_t)(x)) << ENDAT2P2_SOFTWARESTROBE_SW_STROBE_SHIFT)) & ENDAT2P2_SOFTWARESTROBE_SW_STROBE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENDAT2P2_Register_Masks */


/*!
 * @}
 */ /* end of group ENDAT2P2_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* ENDAT2P2_H_ */

