/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  reg [17:0] _01_;
  wire [34:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[166] : celloutsig_1_2z;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_0z[13] : in_data[97];
  assign celloutsig_0_11z = ~(celloutsig_0_0z[4] | celloutsig_0_9z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | in_data[11]) & in_data[0]);
  assign celloutsig_0_4z = ~((in_data[44] | celloutsig_0_3z[0]) & (in_data[88] | celloutsig_0_1z));
  assign celloutsig_0_14z = { celloutsig_0_7z[8:4], celloutsig_0_6z } + { celloutsig_0_7z[5:2], celloutsig_0_12z, celloutsig_0_11z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 26'h0000000;
    else _00_ <= { in_data[57:44], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 18'h00000;
    else _01_ <= celloutsig_1_0z[17:0];
  assign celloutsig_0_5z = { in_data[68:58], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } == in_data[92:77];
  assign celloutsig_1_14z = { celloutsig_1_10z[6:3], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_4z } >= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_12z = { celloutsig_1_10z[4], celloutsig_1_6z, celloutsig_1_6z } <= celloutsig_1_0z[8:6];
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_1z } && celloutsig_1_0z[19:13];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z } && { celloutsig_1_0z[6:1], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[134:118], celloutsig_1_7z } % { 1'h1, in_data[160], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_19z = _01_[10:6] % { 1'h1, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[121:102] % { 1'h1, in_data[119:101] };
  assign celloutsig_0_3z = ~ in_data[26:20];
  assign celloutsig_0_6z = | { celloutsig_0_3z[4:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = | in_data[77:62];
  assign celloutsig_1_13z = | in_data[134:132];
  assign celloutsig_0_10z = in_data[88] & celloutsig_0_6z;
  assign celloutsig_0_12z = celloutsig_0_4z & in_data[83];
  assign celloutsig_1_11z = _01_[12] & in_data[181];
  assign celloutsig_1_7z = ^ { celloutsig_1_0z[15:12], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[82:78], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z } << { in_data[11:4], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[134:129] << in_data[136:131];
  assign celloutsig_0_2z = in_data[68:66] << in_data[41:39];
  assign celloutsig_1_10z = _01_[10:4] << celloutsig_1_0z[8:2];
  assign celloutsig_0_0z = in_data[81:47] ^ in_data[51:17];
  assign celloutsig_0_15z = { _00_[23:16], celloutsig_0_10z } ^ celloutsig_0_7z[9:1];
  assign celloutsig_0_8z = ~((celloutsig_0_2z[0] & celloutsig_0_1z) | celloutsig_0_6z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[14] & celloutsig_1_4z) | celloutsig_1_0z[12]);
  assign { out_data[145:128], out_data[100:96], out_data[37:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
