
           Lattice Mapping Report File for Design Module 'topkey00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     key00_key00.ngd -o key00_key00_map.ncd -pr key00_key00.prf -mp
     key00_key00.mrp -lpf D:/Sexto_Semestre/Arquitectura_Computadora/projectMach
     XO2/key00/key00/key00_key00_synplify.lpf -lpf
     D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/key00/key00.lpf
     -c 0 -gui -msgset D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2
     /key00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  03/24/19  08:49:44

Design Summary
--------------

   Number of registers:     46 out of  7209 (1%)
      PFU registers:           39 out of  6864 (1%)
      PIO registers:            7 out of   345 (2%)
   Number of SLICEs:        88 out of  3432 (3%)
      SLICEs as Logic/ROM:     88 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        175 out of  6864 (3%)
      Number used as logic LUTs:        153
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 34 + 4(JTAG) out of 115 (33%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net KE00.sclk_0: 31 loads, 31 rising, 0 falling (Driver: KE00/OS00/OSCInst0

                                    Page 1




Design:  topkey00                                      Date:  03/24/19  08:49:44

Design Summary (cont)
---------------------
     )
   Number of Clock Enables:  6
     Net un1_outcoderc_0_sqmuxa_i_0_o3_1_RNIAIPD1: 7 loads, 0 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_2_RNI8FSO: 4 loads, 4 LSLICEs
     Net KE02/un1_outcoderc_0_sqmuxa_i_0_o3_1_RNIPAPI1: 4 loads, 4 LSLICEs
     Net KE02/aux4_RNO: 1 loads, 1 LSLICEs
     Net KE02/aux3_RNO: 1 loads, 1 LSLICEs
     Net KE02/aux2_RNO: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net un1_outcoderc_0_sqmuxa_i_0_o3_1_RNI4QUV1: 7 loads, 0 LSLICEs
     Net en0_pad_RNIV5U01: 3 loads, 3 LSLICEs
     Net KE01/fb: 1 loads, 1 LSLICEs
     Net KE00/OS01/un1_sdiv69_RNIUOMI: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net inkey0_c[3]: 22 loads
     Net outr0_c[2]: 22 loads
     Net outr0_c[0]: 20 loads
     Net inkey0_c[0]: 19 loads
     Net inkey0_c[1]: 18 loads
     Net outr0_c[3]: 18 loads
     Net KE02/aux1: 14 loads
     Net KE02/aux2: 13 loads
     Net outr0_c[1]: 13 loads
     Net KE02/aux4: 12 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[2]             | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  topkey00                                      Date:  03/24/19  08:49:44

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| disp[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcoder0[7]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[6]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[5]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[4]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[3]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[2]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[1]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrled0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  topkey00                                      Date:  03/24/19  08:49:44

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block KE00/GND undriven or does not drive anything - clipped.
Block KE00/VCC undriven or does not drive anything - clipped.
Block KE00/OS00/VCC undriven or does not drive anything - clipped.
Block KE00/OS01/VCC undriven or does not drive anything - clipped.
Block KE01/VCC undriven or does not drive anything - clipped.
Block KE01/GND undriven or does not drive anything - clipped.
Block KE02/VCC undriven or does not drive anything - clipped.
Block KE02/GND undriven or does not drive anything - clipped.
Signal KE00/OS00/GND undriven or does not drive anything - clipped.
Signal KE00/OS01/GND undriven or does not drive anything - clipped.
Signal KE00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal KE00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal KE00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal KE00/OS01/N_1 undriven or does not drive anything - clipped.
Block KE00/OS00/GND was optimized away.
Block KE00/OS01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                KE00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     KE00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: KE00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        


                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
