{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658312450941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658312450941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 17:20:50 2022 " "Processing started: Wed Jul 20 17:20:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658312450941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312450941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312450941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658312451461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658312451461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Counter " "Found entity 1: UART_Counter" {  } { { "UART_Counter.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658312460481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312460481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658312460481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312460481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TX " "Elaborating entity \"UART_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658312460541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(29) " "Verilog HDL assignment warning at UART_TX.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 "|UART_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(39) " "Verilog HDL assignment warning at UART_TX.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 "|UART_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(40) " "Verilog HDL assignment warning at UART_TX.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 "|UART_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(45) " "Verilog HDL assignment warning at UART_TX.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 "|UART_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(46) " "Verilog HDL assignment warning at UART_TX.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 "|UART_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(49) " "Verilog HDL assignment warning at UART_TX.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 "|UART_TX"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "serial_dat_out UART_TX.sv(70) " "Can't resolve multiple constant drivers for net \"serial_dat_out\" at UART_TX.sv(70)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 70 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "UART_TX.sv(57) " "Constant driver at UART_TX.sv(57)" {  } { { "UART_TX.sv" "" { Text "C:/Users/trank/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_TX/UART_TX.sv" 57 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658312460551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658312460651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 20 17:21:00 2022 " "Processing ended: Wed Jul 20 17:21:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658312460651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658312460651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658312460651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312460651 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658312461281 ""}
