\t (00:00:02) allegro 16.0 s006 (v16-0-87P) i86
\t (00:00:02) 

\t (00:00:02) Opening existing drawing...
\d (00:00:02) Database opened: E:/桌面文件/DSP图像处理资料/DSP_PCB图/DSP_FPGA_PCB图/Cadence图/元件焊盘及封装/晶振/四脚贴片/OSCCC.dra
\i (00:00:02) trapsize 25
\i (00:00:02) trapsize 24
\i (00:00:02) trapsize 138
\i (00:00:02) trapsize 21600
\i (00:00:02) trapsize 22
\i (00:00:04) trapsize 25
\i (00:00:04) generaledit 
\i (00:00:06) exit 
