$date
	Tue Aug 13 11:19:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_q1c $end
$var wire 1 ! w $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module dut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ! f $end
$var wire 1 ( l $end
$var wire 1 ) m $end
$var wire 1 * n $end
$var wire 1 + o $end
$var wire 1 , p $end
$var wire 1 - q $end
$var wire 1 . r $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1.
1-
1,
1+
0*
1)
0(
0'
1&
0%
0$
0#
0"
1!
$end
#1
0!
1(
1*
0&
0,
1"
#2
0-
1,
1#
0"
#3
1!
0(
0*
0+
1&
0.
1'
1-
1$
0#
#4
0!
1(
1*
1+
0&
0'
0-
1#
#5
