Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep 23 15:34:51 2024
| Host         : DESKTOP-5BJAETF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.378    -1418.907                    414                 7318        0.106        0.000                      0                 7318        1.100        0.000                       0                  3057  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           0.450        0.000                      0                   46        0.228        0.000                      0                   46        4.232        0.000                       0                   309  
  clkout2          32.947        0.000                      0                  309        0.106        0.000                      0                  309       19.358        0.000                       0                   167  
  clkout3          39.474        0.000                      0                 5046        0.118        0.000                      0                 5046       49.600        0.000                       0                  2577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.481     -371.065                    351                  649        0.197        0.000                      0                  649  
clkout3       clkout0            -6.378    -1170.458                    222                  222        1.185        0.000                      0                  222  
clkout0       clkout2             5.142        0.000                      0                   12        0.242        0.000                      0                   12  
clkout3       clkout2            16.202        0.000                      0                  135        0.140        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.671        0.000                      0                 1269        0.547        0.000                      0                 1269  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.228ns  (logic 0.887ns (20.979%)  route 3.341ns (79.021%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 8.176 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          2.450     6.329    vga/U12/MEMDATA[2]
    SLICE_X90Y215        LUT5 (Prop_lut5_I4_O)        0.136     6.465 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.373     6.838    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.082     8.176    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.676     7.501    
                         clock uncertainty           -0.066     7.435    
    SLICE_X94Y215        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.288    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.868ns  (logic 0.887ns (22.933%)  route 2.981ns (77.067%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          2.058     5.938    vga/U12/MEMDATA[2]
    SLICE_X99Y210        LUT5 (Prop_lut5_I4_O)        0.136     6.074 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.404     6.478    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.084     8.178    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.676     7.503    
                         clock uncertainty           -0.066     7.437    
    SLICE_X94Y213        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.326    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.743ns  (logic 0.792ns (21.159%)  route 2.951ns (78.841%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 8.176 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.316 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.322     3.638    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X61Y215        LUT3 (Prop_lut3_I0_O)        0.043     3.681 r  vga/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=10, routed)          1.902     5.584    vga/U12/MEMDATA[1]
    SLICE_X97Y194        LUT5 (Prop_lut5_I4_O)        0.043     5.627 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.726     6.353    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X90Y213        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.082     8.176    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X90Y213        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.676     7.501    
                         clock uncertainty           -0.066     7.435    
    SLICE_X90Y213        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.323    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.561ns  (logic 0.887ns (24.910%)  route 2.674ns (75.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.762     5.641    vga/U12/MEMDATA[2]
    SLICE_X94Y212        LUT5 (Prop_lut5_I4_O)        0.136     5.777 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.394     6.171    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.084     8.178    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.676     7.503    
                         clock uncertainty           -0.066     7.437    
    SLICE_X94Y213        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.290    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.434ns  (logic 0.887ns (25.827%)  route 2.547ns (74.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.709     5.588    vga/U12/MEMDATA[2]
    SLICE_X99Y211        LUT5 (Prop_lut5_I4_O)        0.136     5.724 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.320     6.044    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.083     8.177    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.676     7.502    
                         clock uncertainty           -0.066     7.436    
    SLICE_X94Y214        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.289    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.431ns  (logic 0.887ns (25.855%)  route 2.544ns (74.145%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 8.176 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.631     5.510    vga/U12/MEMDATA[2]
    SLICE_X97Y213        LUT5 (Prop_lut5_I4_O)        0.136     5.646 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.394     6.040    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X90Y213        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.082     8.176    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X90Y213        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.676     7.501    
                         clock uncertainty           -0.066     7.435    
    SLICE_X90Y213        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.288    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.400ns  (logic 0.887ns (26.086%)  route 2.513ns (73.914%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 8.176 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.620     5.499    vga/U12/MEMDATA[2]
    SLICE_X97Y212        LUT5 (Prop_lut5_I4_O)        0.136     5.635 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.375     6.010    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X90Y213        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.082     8.176    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X90Y213        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.676     7.501    
                         clock uncertainty           -0.066     7.435    
    SLICE_X90Y213        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.324    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.392ns  (logic 0.887ns (26.153%)  route 2.505ns (73.847%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.622     5.502    vga/U12/MEMDATA[2]
    SLICE_X96Y212        LUT5 (Prop_lut5_I4_O)        0.136     5.638 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.364     6.001    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.083     8.177    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.676     7.502    
                         clock uncertainty           -0.066     7.436    
    SLICE_X94Y214        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.325    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.194ns  (logic 0.782ns (24.487%)  route 2.412ns (75.513%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 8.176 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.389ns = ( 2.611 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.205     2.611    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X58Y215        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.307 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.342     3.649    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X59Y215        LUT3 (Prop_lut3_I2_O)        0.043     3.692 r  vga/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=10, routed)          1.599     5.291    vga/U12/MEMDATA[0]
    SLICE_X95Y214        LUT5 (Prop_lut5_I4_O)        0.043     5.334 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.470     5.804    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.082     8.176    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.676     7.501    
                         clock uncertainty           -0.066     7.435    
    SLICE_X94Y215        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.300    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.300    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.220ns  (logic 0.887ns (27.549%)  route 2.333ns (72.451%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 8.158 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns = ( 2.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.204     2.610    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X58Y216        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y216        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.310 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.518     3.828    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X59Y215        LUT3 (Prop_lut3_I0_O)        0.051     3.879 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.421     5.300    vga/U12/MEMDATA[2]
    SLICE_X86Y215        LUT5 (Prop_lut5_I4_O)        0.136     5.436 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.393     5.830    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X78Y215        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.064     8.158    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y215        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.596     7.563    
                         clock uncertainty           -0.066     7.497    
    SLICE_X78Y215        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.350    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.183%)  route 0.372ns (78.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.517    -0.676    vga/CLK_OUT1
    SLICE_X72Y229        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.576 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.372    -0.203    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.100ns (20.929%)  route 0.378ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.516    -0.677    vga/CLK_OUT1
    SLICE_X76Y229        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.577 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.378    -0.199    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.656%)  route 0.384ns (79.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.517    -0.676    vga/CLK_OUT1
    SLICE_X73Y229        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.576 r  vga/ascii_code_reg[5]/Q
                         net (fo=2, routed)           0.384    -0.191    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.118ns (24.023%)  route 0.373ns (75.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.515    -0.678    vga/CLK_OUT1
    SLICE_X74Y228        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228        FDRE (Prop_fdre_C_Q)         0.118    -0.560 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.373    -0.186    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.629%)  route 0.187ns (59.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.517    -0.676    vga/CLK_OUT1
    SLICE_X73Y229        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.576 r  vga/ascii_code_reg[5]/Q
                         net (fo=2, routed)           0.187    -0.389    vga/U12/ascii_code_reg[5]_0[0]
    SLICE_X73Y229        LUT6 (Prop_lut6_I5_O)        0.028    -0.361 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    vga/U12_n_52
    SLICE_X73Y229        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.720    -0.738    vga/CLK_OUT1
    SLICE_X73Y229        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.063    -0.676    
    SLICE_X73Y229        FDRE (Hold_fdre_C_D)         0.060    -0.616    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.303%)  route 0.418ns (80.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.515    -0.678    vga/CLK_OUT1
    SLICE_X76Y228        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y228        FDRE (Prop_fdre_C_Q)         0.100    -0.578 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.418    -0.160    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.318%)  route 0.418ns (80.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.516    -0.677    vga/CLK_OUT1
    SLICE_X75Y229        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.577 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.418    -0.159    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.100ns (19.060%)  route 0.425ns (80.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.515    -0.678    vga/CLK_OUT1
    SLICE_X76Y228        FDSE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y228        FDSE (Prop_fdse_C_Q)         0.100    -0.578 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.425    -0.153    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.614    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.431    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga/strdata_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.234ns (38.244%)  route 0.378ns (61.756%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.517    -0.676    vga/CLK_OUT1
    SLICE_X80Y226        FDSE                                         r  vga/strdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y226        FDSE (Prop_fdse_C_Q)         0.100    -0.576 r  vga/strdata_reg[38]/Q
                         net (fo=1, routed)           0.147    -0.429    vga/U12/strdata__0[34]
    SLICE_X80Y227        LUT6 (Prop_lut6_I2_O)        0.028    -0.401 f  vga/U12/ascii_code[6]_i_31/O
                         net (fo=1, routed)           0.124    -0.277    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X79Y227        LUT6 (Prop_lut6_I1_O)        0.028    -0.249 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=1, routed)           0.107    -0.142    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X76Y228        LUT5 (Prop_lut5_I4_O)        0.028    -0.114 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.000    -0.114    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X76Y228        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.064 r  vga/U12/ascii_code_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.064    vga/U12_n_93
    SLICE_X76Y228        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.718    -0.740    vga/CLK_OUT1
    SLICE_X76Y228        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.258    -0.483    
    SLICE_X76Y228        FDRE (Hold_fdre_C_D)         0.070    -0.413    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.245ns (33.247%)  route 0.492ns (66.753%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.518    -0.675    vga/CLK_OUT1
    SLICE_X82Y227        FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y227        FDRE (Prop_fdre_C_Q)         0.118    -0.557 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.139    -0.418    vga/U12/strdata__0[23]
    SLICE_X82Y227        LUT6 (Prop_lut6_I0_O)        0.028    -0.390 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.211    -0.179    vga/U12/ascii_code0[2]
    SLICE_X78Y227        LUT6 (Prop_lut6_I0_O)        0.028    -0.151 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.143    -0.009    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X74Y228        LUT5 (Prop_lut5_I4_O)        0.028     0.019 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.000     0.019    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X74Y228        MUXF7 (Prop_muxf7_I0_O)      0.043     0.062 r  vga/U12/ascii_code_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.062    vga/U12_n_90
    SLICE_X74Y228        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.718    -0.740    vga/CLK_OUT1
    SLICE_X74Y228        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.258    -0.483    
    SLICE_X74Y228        FDRE (Hold_fdre_C_D)         0.092    -0.391    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.453    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y90     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X89Y204    vga/code_exe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X88Y215    vga/code_exe_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X80Y200    vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y218    vga/code_exe_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X80Y217    vga/code_exe_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X98Y207    vga/code_exe_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X87Y205    vga/code_id_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y215    vga/MEMBUF_reg_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y215    vga/MEMBUF_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y216    vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y216    vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y216    vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y216    vga/MEMBUF_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X90Y213    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X90Y213    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X90Y213    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X90Y213    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y215    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X90Y213    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X90Y213    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       32.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.947ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.778ns (11.431%)  route 6.028ns (88.569%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.223    -2.178 f  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.808    -1.370    vga/U12/h_count_reg_n_0_[1]
    SLICE_X68Y226        LUT2 (Prop_lut2_I0_O)        0.052    -1.318 r  vga/U12/h_count[6]_i_2/O
                         net (fo=5, routed)           0.390    -0.928    vga/U12/h_count[6]_i_2_n_0
    SLICE_X69Y224        LUT6 (Prop_lut6_I2_O)        0.136    -0.792 f  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=36, routed)          1.205     0.413    vga/U12/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X68Y227        LUT6 (Prop_lut6_I4_O)        0.043     0.456 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.353     0.809    vga/U12/R[3]_i_20_n_0
    SLICE_X69Y227        LUT5 (Prop_lut5_I4_O)        0.051     0.860 r  vga/U12/R[3]_i_8/O
                         net (fo=4, routed)           0.574     1.434    vga/U12/p_33_in
    SLICE_X71Y227        LUT4 (Prop_lut4_I2_O)        0.136     1.570 f  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.149     1.719    vga/U12/R[3]_i_10_n_0
    SLICE_X71Y227        LUT6 (Prop_lut6_I2_O)        0.043     1.762 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.332     2.094    vga/U12/R[3]_i_4_n_0
    SLICE_X68Y226        LUT6 (Prop_lut6_I2_O)        0.043     2.137 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.586     3.722    vga/U12/dout1
    SLICE_X46Y187        LUT5 (Prop_lut5_I4_O)        0.051     3.773 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.632     4.405    vga/U12/B[2]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.689    37.548    
                         clock uncertainty           -0.081    37.466    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.114    37.352    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.352    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                 32.947    

Slack (MET) :             32.991ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.770ns (11.248%)  route 6.076ns (88.752%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.223    -2.178 f  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.808    -1.370    vga/U12/h_count_reg_n_0_[1]
    SLICE_X68Y226        LUT2 (Prop_lut2_I0_O)        0.052    -1.318 r  vga/U12/h_count[6]_i_2/O
                         net (fo=5, routed)           0.390    -0.928    vga/U12/h_count[6]_i_2_n_0
    SLICE_X69Y224        LUT6 (Prop_lut6_I2_O)        0.136    -0.792 f  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=36, routed)          1.205     0.413    vga/U12/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X68Y227        LUT6 (Prop_lut6_I4_O)        0.043     0.456 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.353     0.809    vga/U12/R[3]_i_20_n_0
    SLICE_X69Y227        LUT5 (Prop_lut5_I4_O)        0.051     0.860 r  vga/U12/R[3]_i_8/O
                         net (fo=4, routed)           0.574     1.434    vga/U12/p_33_in
    SLICE_X71Y227        LUT4 (Prop_lut4_I2_O)        0.136     1.570 f  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.149     1.719    vga/U12/R[3]_i_10_n_0
    SLICE_X71Y227        LUT6 (Prop_lut6_I2_O)        0.043     1.762 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.332     2.094    vga/U12/R[3]_i_4_n_0
    SLICE_X68Y226        LUT6 (Prop_lut6_I2_O)        0.043     2.137 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.586     3.722    vga/U12/dout1
    SLICE_X46Y187        LUT5 (Prop_lut5_I4_O)        0.043     3.765 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.679     4.444    vga/U12/G[3]_i_1_n_0
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.689    37.548    
                         clock uncertainty           -0.081    37.466    
    SLICE_X40Y178        FDRE (Setup_fdre_C_D)       -0.031    37.435    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.435    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                 32.991    

Slack (MET) :             32.997ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 0.770ns (11.243%)  route 6.079ns (88.757%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.223    -2.178 f  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.808    -1.370    vga/U12/h_count_reg_n_0_[1]
    SLICE_X68Y226        LUT2 (Prop_lut2_I0_O)        0.052    -1.318 r  vga/U12/h_count[6]_i_2/O
                         net (fo=5, routed)           0.390    -0.928    vga/U12/h_count[6]_i_2_n_0
    SLICE_X69Y224        LUT6 (Prop_lut6_I2_O)        0.136    -0.792 f  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=36, routed)          1.205     0.413    vga/U12/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X68Y227        LUT6 (Prop_lut6_I4_O)        0.043     0.456 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.353     0.809    vga/U12/R[3]_i_20_n_0
    SLICE_X69Y227        LUT5 (Prop_lut5_I4_O)        0.051     0.860 r  vga/U12/R[3]_i_8/O
                         net (fo=4, routed)           0.574     1.434    vga/U12/p_33_in
    SLICE_X71Y227        LUT4 (Prop_lut4_I2_O)        0.136     1.570 f  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.149     1.719    vga/U12/R[3]_i_10_n_0
    SLICE_X71Y227        LUT6 (Prop_lut6_I2_O)        0.043     1.762 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.332     2.094    vga/U12/R[3]_i_4_n_0
    SLICE_X68Y226        LUT6 (Prop_lut6_I2_O)        0.043     2.137 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.586     3.722    vga/U12/dout1
    SLICE_X46Y187        LUT5 (Prop_lut5_I4_O)        0.043     3.765 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.682     4.447    vga/U12/G[3]_i_1_n_0
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.689    37.548    
                         clock uncertainty           -0.081    37.466    
    SLICE_X40Y178        FDRE (Setup_fdre_C_D)       -0.022    37.444    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                 32.997    

Slack (MET) :             33.120ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.770ns (11.448%)  route 5.956ns (88.552%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.223    -2.178 f  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.808    -1.370    vga/U12/h_count_reg_n_0_[1]
    SLICE_X68Y226        LUT2 (Prop_lut2_I0_O)        0.052    -1.318 r  vga/U12/h_count[6]_i_2/O
                         net (fo=5, routed)           0.390    -0.928    vga/U12/h_count[6]_i_2_n_0
    SLICE_X69Y224        LUT6 (Prop_lut6_I2_O)        0.136    -0.792 f  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=36, routed)          1.205     0.413    vga/U12/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X68Y227        LUT6 (Prop_lut6_I4_O)        0.043     0.456 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.353     0.809    vga/U12/R[3]_i_20_n_0
    SLICE_X69Y227        LUT5 (Prop_lut5_I4_O)        0.051     0.860 r  vga/U12/R[3]_i_8/O
                         net (fo=4, routed)           0.574     1.434    vga/U12/p_33_in
    SLICE_X71Y227        LUT4 (Prop_lut4_I2_O)        0.136     1.570 f  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.149     1.719    vga/U12/R[3]_i_10_n_0
    SLICE_X71Y227        LUT6 (Prop_lut6_I2_O)        0.043     1.762 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.332     2.094    vga/U12/R[3]_i_4_n_0
    SLICE_X68Y226        LUT6 (Prop_lut6_I2_O)        0.043     2.137 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.559     3.695    vga/U12/dout1
    SLICE_X46Y187        LUT2 (Prop_lut2_I0_O)        0.043     3.738 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.587     4.325    vga/U12/R[3]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.689    37.546    
                         clock uncertainty           -0.081    37.464    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.019    37.445    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.445    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                 33.120    

Slack (MET) :             33.232ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.770ns (11.641%)  route 5.845ns (88.359%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.223    -2.178 f  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.808    -1.370    vga/U12/h_count_reg_n_0_[1]
    SLICE_X68Y226        LUT2 (Prop_lut2_I0_O)        0.052    -1.318 r  vga/U12/h_count[6]_i_2/O
                         net (fo=5, routed)           0.390    -0.928    vga/U12/h_count[6]_i_2_n_0
    SLICE_X69Y224        LUT6 (Prop_lut6_I2_O)        0.136    -0.792 f  vga/U12/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=36, routed)          1.205     0.413    vga/U12/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X68Y227        LUT6 (Prop_lut6_I4_O)        0.043     0.456 f  vga/U12/R[3]_i_20/O
                         net (fo=1, routed)           0.353     0.809    vga/U12/R[3]_i_20_n_0
    SLICE_X69Y227        LUT5 (Prop_lut5_I4_O)        0.051     0.860 r  vga/U12/R[3]_i_8/O
                         net (fo=4, routed)           0.574     1.434    vga/U12/p_33_in
    SLICE_X71Y227        LUT4 (Prop_lut4_I2_O)        0.136     1.570 f  vga/U12/R[3]_i_10/O
                         net (fo=1, routed)           0.149     1.719    vga/U12/R[3]_i_10_n_0
    SLICE_X71Y227        LUT6 (Prop_lut6_I2_O)        0.043     1.762 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.332     2.094    vga/U12/R[3]_i_4_n_0
    SLICE_X68Y226        LUT6 (Prop_lut6_I2_O)        0.043     2.137 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.559     3.695    vga/U12/dout1
    SLICE_X46Y187        LUT2 (Prop_lut2_I0_O)        0.043     3.738 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.475     4.213    vga/U12/R[3]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.689    37.546    
                         clock uncertainty           -0.081    37.464    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.019    37.445    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.445    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 33.232    

Slack (MET) :             33.843ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 0.356ns (6.023%)  route 5.554ns (93.977%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.194    -2.400    vga/U12/CLK_OUT3
    SLICE_X64Y226        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y226        FDRE (Prop_fdre_C_Q)         0.223    -2.177 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.005    -1.172    vga/U12/PRow[0]
    SLICE_X65Y225        LUT6 (Prop_lut6_I3_O)        0.043    -1.129 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=14, routed)          0.570    -0.559    vga/U12/p_0_in__1[1]
    SLICE_X65Y227        LUT4 (Prop_lut4_I1_O)        0.043    -0.516 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.191     2.675    vga/U12/B_reg[1]_0
    SLICE_X46Y187        LUT4 (Prop_lut4_I2_O)        0.047     2.722 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.788     3.510    vga/U12/B[1]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.689    37.548    
                         clock uncertainty           -0.081    37.466    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.113    37.353    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 33.843    

Slack (MET) :             33.945ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 0.356ns (6.138%)  route 5.444ns (93.862%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.194    -2.400    vga/U12/CLK_OUT3
    SLICE_X64Y226        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y226        FDRE (Prop_fdre_C_Q)         0.223    -2.177 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.005    -1.172    vga/U12/PRow[0]
    SLICE_X65Y225        LUT6 (Prop_lut6_I3_O)        0.043    -1.129 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=14, routed)          0.570    -0.559    vga/U12/p_0_in__1[1]
    SLICE_X65Y227        LUT4 (Prop_lut4_I1_O)        0.043    -0.516 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.191     2.675    vga/U12/B_reg[1]_0
    SLICE_X46Y187        LUT4 (Prop_lut4_I2_O)        0.047     2.722 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.678     3.400    vga/U12/B[1]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.689    37.548    
                         clock uncertainty           -0.081    37.466    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.122    37.344    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                 33.945    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.352ns (6.038%)  route 5.478ns (93.962%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.194    -2.400    vga/U12/CLK_OUT3
    SLICE_X64Y226        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y226        FDRE (Prop_fdre_C_Q)         0.223    -2.177 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.005    -1.172    vga/U12/PRow[0]
    SLICE_X65Y225        LUT6 (Prop_lut6_I3_O)        0.043    -1.129 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=14, routed)          0.570    -0.559    vga/U12/p_0_in__1[1]
    SLICE_X65Y227        LUT4 (Prop_lut4_I1_O)        0.043    -0.516 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.191     2.675    vga/U12/B_reg[1]_0
    SLICE_X46Y187        LUT4 (Prop_lut4_I3_O)        0.043     2.718 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.711     3.429    vga/U12/B[3]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.689    37.548    
                         clock uncertainty           -0.081    37.466    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.019    37.447    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.447    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.020ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.359ns (6.271%)  route 5.366ns (93.729%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.194    -2.400    vga/U12/CLK_OUT3
    SLICE_X64Y226        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y226        FDRE (Prop_fdre_C_Q)         0.223    -2.177 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.005    -1.172    vga/U12/PRow[0]
    SLICE_X65Y225        LUT6 (Prop_lut6_I3_O)        0.043    -1.129 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=14, routed)          0.570    -0.559    vga/U12/p_0_in__1[1]
    SLICE_X65Y227        LUT4 (Prop_lut4_I1_O)        0.043    -0.516 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.102     2.586    vga/U12/B_reg[1]_0
    SLICE_X46Y187        LUT4 (Prop_lut4_I3_O)        0.050     2.636 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.688     3.324    vga/U12/G[1]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.689    37.546    
                         clock uncertainty           -0.081    37.464    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.120    37.344    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 34.020    

Slack (MET) :             34.136ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.359ns (6.391%)  route 5.258ns (93.609%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.194    -2.400    vga/U12/CLK_OUT3
    SLICE_X64Y226        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y226        FDRE (Prop_fdre_C_Q)         0.223    -2.177 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.005    -1.172    vga/U12/PRow[0]
    SLICE_X65Y225        LUT6 (Prop_lut6_I3_O)        0.043    -1.129 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=14, routed)          0.570    -0.559    vga/U12/p_0_in__1[1]
    SLICE_X65Y227        LUT4 (Prop_lut4_I1_O)        0.043    -0.516 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.102     2.586    vga/U12/B_reg[1]_0
    SLICE_X46Y187        LUT4 (Prop_lut4_I3_O)        0.050     2.636 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.581     3.217    vga/U12/G[1]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.689    37.546    
                         clock uncertainty           -0.081    37.464    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.111    37.353    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 34.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.194%)  route 0.226ns (63.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.593    -0.600    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X81Y138        FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.500 r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.226    -0.274    DISPLAY/P2S_SEG/state[0]
    SLICE_X79Y140        LUT4 (Prop_lut4_I0_O)        0.028    -0.246 r  DISPLAY/P2S_SEG/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    DISPLAY/P2S_SEG/s_clk_i_1__0_n_0
    SLICE_X79Y140        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X79Y140        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.238    -0.412    
    SLICE_X79Y140        FDRE (Hold_fdre_C_D)         0.060    -0.352    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.298%)  route 0.099ns (43.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.604    -0.589    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X105Y114       FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDRE (Prop_fdre_C_Q)         0.100    -0.489 r  DISPLAY/P2S_LED/buff_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.389    DISPLAY/P2S_LED/buff[6]
    SLICE_X106Y114       LUT6 (Prop_lut6_I2_O)        0.028    -0.361 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X106Y114       FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.823    -0.635    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X106Y114       FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism              0.078    -0.558    
    SLICE_X106Y114       FDRE (Hold_fdre_C_D)         0.087    -0.471    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.932%)  route 0.133ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.603    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X77Y141        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y141        FDSE (Prop_fdse_C_Q)         0.100    -0.503 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.133    -0.370    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.810    -0.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.060    -0.589    
    SLICE_X74Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.490    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.905%)  route 0.139ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.603    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X76Y141        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDSE (Prop_fdse_C_Q)         0.100    -0.503 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.139    -0.364    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X74Y143        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.811    -0.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y143        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.060    -0.588    
    SLICE_X74Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.486    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.356%)  route 0.154ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.603    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X76Y141        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDSE (Prop_fdse_C_Q)         0.100    -0.503 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.154    -0.348    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X78Y141        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X78Y141        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.078    -0.572    
    SLICE_X78Y141        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.473    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.556%)  route 0.098ns (43.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.593    -0.600    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X83Y138        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.500 r  DISPLAY/P2S_SEG/data_count_reg[2]/Q
                         net (fo=6, routed)           0.098    -0.401    DISPLAY/P2S_SEG/data_count[2]
    SLICE_X82Y138        LUT6 (Prop_lut6_I3_O)        0.028    -0.373 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.373    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X82Y138        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.812    -0.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X82Y138        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.058    -0.589    
    SLICE_X82Y138        FDRE (Hold_fdre_C_D)         0.087    -0.502    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.308%)  route 0.099ns (43.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.593    -0.600    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X83Y138        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.500 r  DISPLAY/P2S_SEG/data_count_reg[2]/Q
                         net (fo=6, routed)           0.099    -0.400    DISPLAY/P2S_SEG/data_count[2]
    SLICE_X82Y138        LUT6 (Prop_lut6_I5_O)        0.028    -0.372 r  DISPLAY/P2S_SEG/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    DISPLAY/P2S_SEG/data_count[4]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.812    -0.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X82Y138        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.058    -0.589    
    SLICE_X82Y138        FDRE (Hold_fdre_C_D)         0.087    -0.502    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.723%)  route 0.206ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.603    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X76Y140        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDSE (Prop_fdse_C_Q)         0.100    -0.503 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.206    -0.297    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.810    -0.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.060    -0.589    
    SLICE_X74Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.435    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.470%)  route 0.136ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.604    -0.589    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X106Y114       FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.118    -0.471 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.136    -0.335    DISPLAY/P2S_LED/buff[7]
    SLICE_X106Y116       SRL16E                                       r  DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.821    -0.637    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X106Y116       SRL16E                                       r  DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
                         clock pessimism              0.060    -0.578    
    SLICE_X106Y116       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.476    DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.603    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X75Y141        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.100    -0.503 r  DISPLAY/P2S_SEG/buff_reg[21]/Q
                         net (fo=1, routed)           0.091    -0.412    DISPLAY/P2S_SEG/buff__0[21]
    SLICE_X77Y141        LUT4 (Prop_lut4_I3_O)        0.028    -0.384 r  DISPLAY/P2S_SEG/buff[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    DISPLAY/P2S_SEG/buff[22]_i_1_n_0
    SLICE_X77Y141        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.810    -0.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X77Y141        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism              0.060    -0.589    
    SLICE_X77Y141        FDSE (Hold_fdse_C_D)         0.060    -0.529    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X112Y113   BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X86Y119    DISPLAY/P2S_LED/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X106Y116   DISPLAY/P2S_LED/buff_reg[12]_DISPLAY_P2S_LED_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X64Y226    vga/U12/v_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X63Y226    vga/U12/v_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X102Y118   DISPLAY/P2S_LED/buff_reg_r_1/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X78Y141    DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_7/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X106Y116   DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X106Y116   DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X78Y141    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X78Y141    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y143    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X78Y141    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X78Y141    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y143    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y143    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y140    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X106Y116   DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X106Y116   DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.474ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[62][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 0.395ns (3.820%)  route 9.946ns (96.180%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.194ns = ( 50.194 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         2.373     7.754    core/data_ram/i___39_i_1_n_0
    SLICE_X61Y180        LUT6 (Prop_lut6_I2_O)        0.043     7.797 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.805     9.602    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X58Y188        LUT6 (Prop_lut6_I2_O)        0.043     9.645 f  core/data_ram/data[62][3]_i_2/O
                         net (fo=1, routed)           0.568    10.213    core/data_ram/data[62][3]_i_2_n_0
    SLICE_X61Y197        LUT6 (Prop_lut6_I2_O)        0.043    10.256 r  core/data_ram/data[62][3]_i_1/O
                         net (fo=1, routed)           0.000    10.256    core/data_ram/data[62][3]_i_1_n_0
    SLICE_X61Y197        FDRE                                         r  core/data_ram/data_reg[62][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.091    50.194    core/data_ram/debug_clk
    SLICE_X61Y197        FDRE                                         r  core/data_ram/data_reg[62][3]/C  (IS_INVERTED)
                         clock pessimism             -0.408    49.787    
                         clock uncertainty           -0.095    49.692    
    SLICE_X61Y197        FDRE (Setup_fdre_C_D)        0.038    49.730    core/data_ram/data_reg[62][3]
  -------------------------------------------------------------------
                         required time                         49.730    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 39.474    

Slack (MET) :             39.573ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[121][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 0.352ns (3.428%)  route 9.916ns (96.572%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.178ns = ( 50.178 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 r  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         3.833     9.214    core/data_ram/i___39_i_1_n_0
    SLICE_X67Y210        LUT6 (Prop_lut6_I1_O)        0.043     9.257 f  core/data_ram/data[121][3]_i_2/O
                         net (fo=1, routed)           0.884    10.140    core/data_ram/data[121][3]_i_2_n_0
    SLICE_X54Y202        LUT6 (Prop_lut6_I0_O)        0.043    10.183 r  core/data_ram/data[121][3]_i_1/O
                         net (fo=1, routed)           0.000    10.183    core/data_ram/data[121][3]_i_1_n_0
    SLICE_X54Y202        FDRE                                         r  core/data_ram/data_reg[121][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.075    50.178    core/data_ram/debug_clk
    SLICE_X54Y202        FDRE                                         r  core/data_ram/data_reg[121][3]/C  (IS_INVERTED)
                         clock pessimism             -0.395    49.784    
                         clock uncertainty           -0.095    49.689    
    SLICE_X54Y202        FDRE (Setup_fdre_C_D)        0.067    49.756    core/data_ram/data_reg[121][3]
  -------------------------------------------------------------------
                         required time                         49.756    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 39.573    

Slack (MET) :             39.718ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[126][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.095ns  (logic 0.352ns (3.487%)  route 9.743ns (96.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 50.192 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.126     9.507    core/data_ram/i___39_i_1_n_0
    SLICE_X73Y205        LUT6 (Prop_lut6_I1_O)        0.043     9.550 f  core/data_ram/data[126][3]_i_2/O
                         net (fo=1, routed)           0.417     9.967    core/data_ram/data[126][3]_i_2_n_0
    SLICE_X73Y199        LUT6 (Prop_lut6_I0_O)        0.043    10.010 r  core/data_ram/data[126][3]_i_1/O
                         net (fo=1, routed)           0.000    10.010    core/data_ram/data[126][3]_i_1_n_0
    SLICE_X73Y199        FDRE                                         r  core/data_ram/data_reg[126][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.089    50.192    core/data_ram/debug_clk
    SLICE_X73Y199        FDRE                                         r  core/data_ram/data_reg[126][3]/C  (IS_INVERTED)
                         clock pessimism             -0.408    49.785    
                         clock uncertainty           -0.095    49.690    
    SLICE_X73Y199        FDRE (Setup_fdre_C_D)        0.038    49.728    core/data_ram/data_reg[126][3]
  -------------------------------------------------------------------
                         required time                         49.728    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 39.718    

Slack (MET) :             39.879ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[60][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 0.352ns (3.547%)  route 9.572ns (96.453%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 r  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         3.483     8.864    core/data_ram/i___39_i_1_n_0
    SLICE_X54Y194        LUT6 (Prop_lut6_I3_O)        0.043     8.907 r  core/data_ram/data[60][4]_i_2/O
                         net (fo=1, routed)           0.889     9.796    core/data_ram/data[60][4]_i_2_n_0
    SLICE_X69Y216        LUT6 (Prop_lut6_I3_O)        0.043     9.839 r  core/data_ram/data[60][4]_i_1/O
                         net (fo=1, routed)           0.000     9.839    core/data_ram/data[60][4]_i_1_n_0
    SLICE_X69Y216        FDRE                                         r  core/data_ram/data_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/data_ram/debug_clk
    SLICE_X69Y216        FDRE                                         r  core/data_ram/data_reg[60][4]/C  (IS_INVERTED)
                         clock pessimism             -0.395    49.775    
                         clock uncertainty           -0.095    49.680    
    SLICE_X69Y216        FDRE (Setup_fdre_C_D)        0.038    49.718    core/data_ram/data_reg[60][4]
  -------------------------------------------------------------------
                         required time                         49.718    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 39.879    

Slack (MET) :             39.884ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 0.395ns (3.979%)  route 9.533ns (96.021%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.178ns = ( 50.178 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.086ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.218    -0.086    core/reg_EXE_MEM/debug_clk
    SLICE_X80Y209        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y209        FDRE (Prop_fdre_C_Q)         0.223     0.137 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=180, routed)         5.454     5.591    core/data_ram/u_b_h_w_MEM_reg[2][0]
    SLICE_X93Y180        LUT2 (Prop_lut2_I1_O)        0.043     5.634 f  core/data_ram/i___50_i_1/O
                         net (fo=44, routed)          1.504     7.138    core/data_ram/i___50_i_1_n_0
    SLICE_X55Y185        LUT6 (Prop_lut6_I1_O)        0.043     7.181 f  core/data_ram/data[110][7]_i_3/O
                         net (fo=12, routed)          1.806     8.988    core/data_ram/data[110][7]_i_3_n_0
    SLICE_X55Y206        LUT6 (Prop_lut6_I2_O)        0.043     9.031 f  core/data_ram/data[70][7]_i_2/O
                         net (fo=1, routed)           0.768     9.799    core/data_ram/data[70][7]_i_2_n_0
    SLICE_X61Y204        LUT6 (Prop_lut6_I2_O)        0.043     9.842 r  core/data_ram/data[70][7]_i_1/O
                         net (fo=1, routed)           0.000     9.842    core/data_ram/data[70][7]_i_1_n_0
    SLICE_X61Y204        FDRE                                         r  core/data_ram/data_reg[70][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.075    50.178    core/data_ram/debug_clk
    SLICE_X61Y204        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
                         clock pessimism             -0.395    49.784    
                         clock uncertainty           -0.095    49.689    
    SLICE_X61Y204        FDRE (Setup_fdre_C_D)        0.037    49.726    core/data_ram/data_reg[70][7]
  -------------------------------------------------------------------
                         required time                         49.726    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                 39.884    

Slack (MET) :             39.978ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[54][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 0.395ns (4.017%)  route 9.439ns (95.983%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.191ns = ( 50.191 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         2.373     7.754    core/data_ram/i___39_i_1_n_0
    SLICE_X61Y180        LUT6 (Prop_lut6_I2_O)        0.043     7.797 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.608     9.405    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X63Y189        LUT6 (Prop_lut6_I2_O)        0.043     9.448 f  core/data_ram/data[54][3]_i_2/O
                         net (fo=1, routed)           0.258     9.706    core/data_ram/data[54][3]_i_2_n_0
    SLICE_X63Y190        LUT6 (Prop_lut6_I1_O)        0.043     9.749 r  core/data_ram/data[54][3]_i_1/O
                         net (fo=1, routed)           0.000     9.749    core/data_ram/data[54][3]_i_1_n_0
    SLICE_X63Y190        FDRE                                         r  core/data_ram/data_reg[54][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.088    50.191    core/data_ram/debug_clk
    SLICE_X63Y190        FDRE                                         r  core/data_ram/data_reg[54][3]/C  (IS_INVERTED)
                         clock pessimism             -0.408    49.784    
                         clock uncertainty           -0.095    49.689    
    SLICE_X63Y190        FDRE (Setup_fdre_C_D)        0.038    49.727    core/data_ram/data_reg[54][3]
  -------------------------------------------------------------------
                         required time                         49.727    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                 39.978    

Slack (MET) :             40.027ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[6][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 0.395ns (4.037%)  route 9.389ns (95.963%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.190ns = ( 50.190 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         2.373     7.754    core/data_ram/i___39_i_1_n_0
    SLICE_X61Y180        LUT6 (Prop_lut6_I2_O)        0.043     7.797 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.221     9.018    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X73Y184        LUT6 (Prop_lut6_I2_O)        0.043     9.061 f  core/data_ram/data[6][3]_i_2/O
                         net (fo=1, routed)           0.595     9.656    core/data_ram/data[6][3]_i_2_n_0
    SLICE_X73Y190        LUT6 (Prop_lut6_I2_O)        0.043     9.699 r  core/data_ram/data[6][3]_i_1/O
                         net (fo=1, routed)           0.000     9.699    core/data_ram/data[6][3]_i_1_n_0
    SLICE_X73Y190        FDRE                                         r  core/data_ram/data_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.087    50.190    core/data_ram/debug_clk
    SLICE_X73Y190        FDRE                                         r  core/data_ram/data_reg[6][3]/C  (IS_INVERTED)
                         clock pessimism             -0.408    49.783    
                         clock uncertainty           -0.095    49.688    
    SLICE_X73Y190        FDRE (Setup_fdre_C_D)        0.038    49.726    core/data_ram/data_reg[6][3]
  -------------------------------------------------------------------
                         required time                         49.726    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                 40.027    

Slack (MET) :             40.166ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[118][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 0.395ns (4.099%)  route 9.242ns (95.901%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         2.373     7.754    core/data_ram/i___39_i_1_n_0
    SLICE_X61Y180        LUT6 (Prop_lut6_I2_O)        0.043     7.797 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          0.427     8.224    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X68Y180        LUT6 (Prop_lut6_I3_O)        0.043     8.267 r  core/data_ram/data[118][3]_i_2/O
                         net (fo=1, routed)           1.242     9.509    core/data_ram/data[118][3]_i_2_n_0
    SLICE_X69Y216        LUT6 (Prop_lut6_I0_O)        0.043     9.552 r  core/data_ram/data[118][3]_i_1/O
                         net (fo=1, routed)           0.000     9.552    core/data_ram/data[118][3]_i_1_n_0
    SLICE_X69Y216        FDRE                                         r  core/data_ram/data_reg[118][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/data_ram/debug_clk
    SLICE_X69Y216        FDRE                                         r  core/data_ram/data_reg[118][3]/C  (IS_INVERTED)
                         clock pessimism             -0.395    49.775    
                         clock uncertainty           -0.095    49.680    
    SLICE_X69Y216        FDRE (Setup_fdre_C_D)        0.038    49.718    core/data_ram/data_reg[118][3]
  -------------------------------------------------------------------
                         required time                         49.718    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                 40.166    

Slack (MET) :             40.233ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[14][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.581ns  (logic 0.395ns (4.123%)  route 9.186ns (95.877%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.194ns = ( 50.194 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.786     4.924    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X84Y178        LUT2 (Prop_lut2_I0_O)        0.043     4.967 f  core/data_ram/i___1_i_1/O
                         net (fo=102, routed)         1.580     6.548    core/data_ram/i___1_i_1_n_0
    SLICE_X61Y180        LUT6 (Prop_lut6_I2_O)        0.043     6.591 f  core/data_ram/data[38][1]_i_2/O
                         net (fo=12, routed)          1.859     8.450    core/data_ram/data[38][1]_i_2_n_0
    SLICE_X55Y206        LUT6 (Prop_lut6_I2_O)        0.043     8.493 f  core/data_ram/data[14][1]_i_2/O
                         net (fo=1, routed)           0.960     9.453    core/data_ram/data[14][1]_i_2_n_0
    SLICE_X59Y198        LUT6 (Prop_lut6_I2_O)        0.043     9.496 r  core/data_ram/data[14][1]_i_1/O
                         net (fo=1, routed)           0.000     9.496    core/data_ram/data[14][1]_i_1_n_0
    SLICE_X59Y198        FDRE                                         r  core/data_ram/data_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.091    50.194    core/data_ram/debug_clk
    SLICE_X59Y198        FDRE                                         r  core/data_ram/data_reg[14][1]/C  (IS_INVERTED)
                         clock pessimism             -0.408    49.787    
                         clock uncertainty           -0.095    49.692    
    SLICE_X59Y198        FDRE (Setup_fdre_C_D)        0.037    49.729    core/data_ram/data_reg[14][1]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 40.233    

Slack (MET) :             40.241ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[54][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 0.395ns (4.113%)  route 9.208ns (95.887%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.194ns = ( 50.194 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.085ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.219    -0.085    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y206        FDRE (Prop_fdre_C_Q)         0.223     0.138 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         5.200     5.338    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X95Y177        LUT2 (Prop_lut2_I0_O)        0.043     5.381 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         1.413     6.794    core/data_ram/i___39_i_1_n_0
    SLICE_X64Y179        LUT6 (Prop_lut6_I2_O)        0.043     6.837 f  core/data_ram/data[86][4]_i_3/O
                         net (fo=12, routed)          1.914     8.751    core/data_ram/data[86][4]_i_3_n_0
    SLICE_X54Y196        LUT6 (Prop_lut6_I2_O)        0.043     8.794 f  core/data_ram/data[54][4]_i_2/O
                         net (fo=1, routed)           0.681     9.475    core/data_ram/data[54][4]_i_2_n_0
    SLICE_X56Y199        LUT6 (Prop_lut6_I1_O)        0.043     9.518 r  core/data_ram/data[54][4]_i_1/O
                         net (fo=1, routed)           0.000     9.518    core/data_ram/data[54][4]_i_1_n_0
    SLICE_X56Y199        FDRE                                         r  core/data_ram/data_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.091    50.194    core/data_ram/debug_clk
    SLICE_X56Y199        FDRE                                         r  core/data_ram/data_reg[54][4]/C  (IS_INVERTED)
                         clock pessimism             -0.408    49.787    
                         clock uncertainty           -0.095    49.692    
    SLICE_X56Y199        FDRE (Setup_fdre_C_D)        0.067    49.759    core/data_ram/data_reg[54][4]
  -------------------------------------------------------------------
                         required time                         49.759    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 40.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rst_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X91Y155        FDRE                                         r  rst_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.546 r  rst_count_reg[1]/Q
                         net (fo=2, routed)           0.088    -0.457    rst_count[1]
    SLICE_X90Y155        LUT6 (Prop_lut6_I3_O)        0.028    -0.429 r  rst_all_i_1/O
                         net (fo=1, routed)           0.000    -0.429    rst_all_i_1_n_0
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.746    -0.712    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
                         clock pessimism              0.078    -0.635    
    SLICE_X90Y155        FDRE (Hold_fdre_C_D)         0.087    -0.548    rst_all_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.091ns (29.609%)  route 0.216ns (70.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.522     0.372    core/reg_EXE_MEM/debug_clk
    SLICE_X80Y218        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y218        FDCE (Prop_fdce_C_Q)         0.091     0.463 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.216     0.680    core/reg_MEM_WB/inst_MEM[19]
    SLICE_X75Y222        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.717     0.598    core/reg_MEM_WB/debug_clk
    SLICE_X75Y222        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[22]/C
                         clock pessimism             -0.038     0.559    
    SLICE_X75Y222        FDCE (Hold_fdce_C_D)        -0.006     0.553    core/reg_MEM_WB/IR_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.051%)  route 0.108ns (51.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.532     0.382    core/reg_EXE_MEM/debug_clk
    SLICE_X95Y212        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDCE (Prop_fdce_C_Q)         0.100     0.482 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.108     0.590    core/reg_MEM_WB/inst_MEM[16]
    SLICE_X97Y212        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.737     0.618    core/reg_MEM_WB/debug_clk
    SLICE_X97Y212        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[19]/C
                         clock pessimism             -0.203     0.414    
    SLICE_X97Y212        FDCE (Hold_fdce_C_D)         0.040     0.454    core/reg_MEM_WB/IR_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/u_b_h_w_EX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.107ns (31.242%)  route 0.235ns (68.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.613ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.521     0.371    core/reg_IF_ID/debug_clk
    SLICE_X78Y212        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y212        FDCE (Prop_fdce_C_Q)         0.107     0.478 r  core/reg_IF_ID/IR_ID_reg[14]/Q
                         net (fo=33, routed)          0.235     0.714    core/reg_ID_EX/Q[2]
    SLICE_X81Y207        FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.732     0.613    core/reg_ID_EX/debug_clk
    SLICE_X81Y207        FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                         clock pessimism             -0.038     0.574    
    SLICE_X81Y207        FDRE (Hold_fdre_C_D)         0.003     0.577    core/reg_ID_EX/u_b_h_w_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.614ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.528     0.378    core/reg_ID_EX/debug_clk
    SLICE_X81Y207        FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y207        FDRE (Prop_fdre_C_Q)         0.100     0.478 r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/Q
                         net (fo=1, routed)           0.095     0.573    core/reg_EXE_MEM/u_b_h_w_EX_reg[2][2]
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.733     0.614    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y206        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/C
                         clock pessimism             -0.220     0.393    
    SLICE_X81Y206        FDRE (Hold_fdre_C_D)         0.041     0.434    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.801%)  route 0.110ns (48.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.534     0.384    core/reg_EXE_MEM/debug_clk
    SLICE_X94Y207        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y207        FDCE (Prop_fdce_C_Q)         0.118     0.502 r  core/reg_EXE_MEM/IR_MEM_reg[6]/Q
                         net (fo=2, routed)           0.110     0.612    core/reg_MEM_WB/inst_MEM[5]
    SLICE_X97Y207        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.740     0.621    core/reg_MEM_WB/debug_clk
    SLICE_X97Y207        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/C
                         clock pessimism             -0.203     0.417    
    SLICE_X97Y207        FDCE (Hold_fdce_C_D)         0.043     0.460    core/reg_MEM_WB/IR_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.512%)  route 0.106ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    0.381ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.531     0.381    core/reg_ID_EX/debug_clk
    SLICE_X92Y213        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y213        FDCE (Prop_fdce_C_Q)         0.100     0.481 r  core/reg_ID_EX/IR_EX_reg[15]/Q
                         net (fo=2, routed)           0.106     0.588    core/reg_EXE_MEM/inst_EXE[14]
    SLICE_X95Y212        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.735     0.616    core/reg_EXE_MEM/debug_clk
    SLICE_X95Y212        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
                         clock pessimism             -0.220     0.395    
    SLICE_X95Y212        FDCE (Hold_fdce_C_D)         0.040     0.435    core/reg_EXE_MEM/IR_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.225%)  route 0.092ns (43.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.529     0.379    core/reg_ID_EX/debug_clk
    SLICE_X90Y215        FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y215        FDRE (Prop_fdre_C_Q)         0.118     0.497 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=1, routed)           0.092     0.589    core/reg_EXE_MEM/DatatoReg_EXE
    SLICE_X89Y215        FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.731     0.612    core/reg_EXE_MEM/debug_clk
    SLICE_X89Y215        FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.220     0.391    
    SLICE_X89Y215        FDRE (Hold_fdre_C_D)         0.040     0.431    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rst_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.610%)  route 0.106ns (51.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X88Y155        FDRE                                         r  rst_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.546 r  rst_count_reg[14]/Q
                         net (fo=2, routed)           0.106    -0.440    rst_count[14]
    SLICE_X88Y155        FDRE                                         r  rst_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.746    -0.712    clk_cpu
    SLICE_X88Y155        FDRE                                         r  rst_count_reg[15]/C
                         clock pessimism              0.067    -0.646    
    SLICE_X88Y155        FDRE (Hold_fdre_C_D)         0.047    -0.599    rst_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.175%)  route 0.322ns (68.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.381ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.531     0.381    core/reg_IF_ID/debug_clk
    SLICE_X86Y206        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y206        FDCE (Prop_fdce_C_Q)         0.118     0.499 r  core/reg_IF_ID/PCurrent_ID_reg[0]/Q
                         net (fo=3, routed)           0.322     0.822    core/reg_IF_ID/Q[0]
    SLICE_X94Y199        LUT2 (Prop_lut2_I0_O)        0.028     0.850 r  core/reg_IF_ID/PCurrent_EX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.850    core/reg_ID_EX/PCurrent_ID_reg[0]
    SLICE_X94Y199        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.749     0.630    core/reg_ID_EX/debug_clk
    SLICE_X94Y199        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/C
                         clock pessimism             -0.030     0.599    
    SLICE_X94Y199        FDCE (Hold_fdce_C_D)         0.087     0.686    core/reg_ID_EX/PCurrent_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[127][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X73Y211    core/register/register_reg[30][27]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X73Y207    core/register/register_reg[30][3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X71Y202    core/register/register_reg[30][4]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X69Y213    core/register/register_reg[31][25]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X69Y213    core/register/register_reg[31][27]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X71Y206    core/register/register_reg[31][3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X71Y213    core/register/register_reg[3][25]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X73Y211    core/register/register_reg[30][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X73Y211    core/register/register_reg[30][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X73Y207    core/register/register_reg[30][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X71Y202    core/register/register_reg[30][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X69Y213    core/register/register_reg[31][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X69Y213    core/register/register_reg[31][25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X69Y213    core/register/register_reg[31][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X69Y213    core/register/register_reg[31][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X71Y206    core/register/register_reg[31][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X71Y206    core/register/register_reg[31][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X92Y190    core/data_ram/data_reg[98][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X91Y182    core/data_ram/data_reg[118][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X93Y192    core/data_ram/data_reg[119][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X67Y186    core/data_ram/data_reg[11][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X68Y186    core/data_ram/data_reg[126][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X95Y191    core/data_ram/data_reg[127][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X67Y185    core/data_ram/data_reg[127][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X88Y197    core/data_ram/data_reg[127][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X95Y190    core/data_ram/data_reg[14][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X93Y190    core/data_ram/data_reg[15][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          351  Failing Endpoints,  Worst Slack       -2.481ns,  Total Violation     -371.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.388ns (5.681%)  route 6.442ns (94.319%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 3.155 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.874     4.429    vga/U12_n_128
    SLICE_X78Y219        FDRE                                         r  vga/code_id_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.061     3.155    vga/CLK_OUT1
    SLICE_X78Y219        FDRE                                         r  vga/code_id_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.324    
                         clock uncertainty           -0.201     2.122    
    SLICE_X78Y219        FDRE (Setup_fdre_C_CE)      -0.175     1.947    vga/code_id_reg[20]
  -------------------------------------------------------------------
                         required time                          1.947    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.481ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[25]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.388ns (5.681%)  route 6.442ns (94.319%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 3.155 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.874     4.429    vga/U12_n_128
    SLICE_X78Y219        FDRE                                         r  vga/code_id_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.061     3.155    vga/CLK_OUT1
    SLICE_X78Y219        FDRE                                         r  vga/code_id_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.324    
                         clock uncertainty           -0.201     2.122    
    SLICE_X78Y219        FDRE (Setup_fdre_C_CE)      -0.175     1.947    vga/code_id_reg[25]
  -------------------------------------------------------------------
                         required time                          1.947    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                 -2.481    

Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[27]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.388ns (5.914%)  route 6.173ns (94.086%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 3.167 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.605     4.160    vga/U12_n_128
    SLICE_X83Y219        FDRE                                         r  vga/code_id_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.073     3.167    vga/CLK_OUT1
    SLICE_X83Y219        FDRE                                         r  vga/code_id_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.336    
                         clock uncertainty           -0.201     2.134    
    SLICE_X83Y219        FDRE (Setup_fdre_C_CE)      -0.197     1.937    vga/code_id_reg[27]
  -------------------------------------------------------------------
                         required time                          1.937    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[2]_rep/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 0.388ns (6.036%)  route 6.040ns (93.964%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 3.176 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.047     2.387    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y203       LUT6 (Prop_lut6_I1_O)        0.043     2.430 r  vga/U12/code_if[31]_i_1/O
                         net (fo=38, routed)          1.597     4.027    vga/U12_n_129
    SLICE_X81Y200        FDRE                                         r  vga/code_if_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.082     3.176    vga/CLK_OUT1
    SLICE_X81Y200        FDRE                                         r  vga/code_if_reg[2]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.345    
                         clock uncertainty           -0.201     2.143    
    SLICE_X81Y200        FDRE (Setup_fdre_C_CE)      -0.197     1.946    vga/code_if_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.388ns (6.071%)  route 6.003ns (93.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.434     3.990    vga/U12_n_128
    SLICE_X82Y217        FDRE                                         r  vga/code_id_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.074     3.168    vga/CLK_OUT1
    SLICE_X82Y217        FDRE                                         r  vga/code_id_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.337    
                         clock uncertainty           -0.201     2.135    
    SLICE_X82Y217        FDRE (Setup_fdre_C_CE)      -0.175     1.960    vga/code_id_reg[16]
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[26]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.388ns (6.071%)  route 6.003ns (93.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.434     3.990    vga/U12_n_128
    SLICE_X82Y217        FDRE                                         r  vga/code_id_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.074     3.168    vga/CLK_OUT1
    SLICE_X82Y217        FDRE                                         r  vga/code_id_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.337    
                         clock uncertainty           -0.201     2.135    
    SLICE_X82Y217        FDRE (Setup_fdre_C_CE)      -0.175     1.960    vga/code_id_reg[26]
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.388ns (6.071%)  route 6.003ns (93.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.434     3.990    vga/U12_n_128
    SLICE_X82Y217        FDRE                                         r  vga/code_id_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.074     3.168    vga/CLK_OUT1
    SLICE_X82Y217        FDRE                                         r  vga/code_id_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.337    
                         clock uncertainty           -0.201     2.135    
    SLICE_X82Y217        FDRE (Setup_fdre_C_CE)      -0.175     1.960    vga/code_id_reg[28]
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.388ns (6.175%)  route 5.896ns (93.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 3.171 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.327     3.882    vga/U12_n_128
    SLICE_X85Y216        FDRE                                         r  vga/code_id_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.077     3.171    vga/CLK_OUT1
    SLICE_X85Y216        FDRE                                         r  vga/code_id_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.340    
                         clock uncertainty           -0.201     2.138    
    SLICE_X85Y216        FDRE (Setup_fdre_C_CE)      -0.197     1.941    vga/code_id_reg[21]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[24]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.388ns (6.175%)  route 5.896ns (93.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 3.171 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.327     3.882    vga/U12_n_128
    SLICE_X85Y216        FDRE                                         r  vga/code_id_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.077     3.171    vga/CLK_OUT1
    SLICE_X85Y216        FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.340    
                         clock uncertainty           -0.201     2.138    
    SLICE_X85Y216        FDRE (Setup_fdre_C_CE)      -0.197     1.941    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.388ns (6.175%)  route 5.896ns (93.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 3.171 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.193    -2.401    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.142 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.868    -1.274    vga/U12/PRow[3]
    SLICE_X66Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.231 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.528    -0.703    vga/U12/ADDRC[2]
    SLICE_X65Y227        LUT3 (Prop_lut3_I0_O)        0.043    -0.660 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=169, routed)         3.172     2.512    vga/U12/code_if_reg[6]_rep__1_0
    SLICE_X103Y204       LUT6 (Prop_lut6_I1_O)        0.043     2.555 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.327     3.882    vga/U12_n_128
    SLICE_X85Y216        FDRE                                         r  vga/code_id_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.077     3.171    vga/CLK_OUT1
    SLICE_X85Y216        FDRE                                         r  vga/code_id_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.340    
                         clock uncertainty           -0.201     2.138    
    SLICE_X85Y216        FDRE (Setup_fdre_C_CE)      -0.197     1.941    vga/code_id_reg[29]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 -1.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.100ns (11.213%)  route 0.792ns (88.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X71Y226        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.579 r  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.792     0.213    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.368    
                         clock uncertainty            0.201    -0.167    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.016    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.156ns (20.806%)  route 0.594ns (79.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.516    -0.677    vga/U12/CLK_OUT3
    SLICE_X63Y226        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.577 r  vga/U12/v_count_reg[7]/Q
                         net (fo=10, routed)          0.162    -0.415    vga/U12/PRow[7]
    SLICE_X64Y225        LUT6 (Prop_lut6_I5_O)        0.028    -0.387 f  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.432     0.045    vga/U12/strdata_reg[34]_0
    SLICE_X76Y231        LUT2 (Prop_lut2_I0_O)        0.028     0.073 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.073    vga/U12_n_117
    SLICE_X76Y231        FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.721    -0.737    vga/CLK_OUT1
    SLICE_X76Y231        FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.339    -0.399    
                         clock uncertainty            0.201    -0.197    
    SLICE_X76Y231        FDRE (Hold_fdre_C_D)         0.060    -0.137    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.149ns (15.975%)  route 0.784ns (84.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X66Y225        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y225        FDRE (Prop_fdre_C_Q)         0.118    -0.561 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.253    -0.308    vga/U12/PRow[1]
    SLICE_X64Y225        LUT4 (Prop_lut4_I2_O)        0.031    -0.277 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.531     0.254    vga/FONT_8X16/ADDR[6]
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.752    -0.707    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.368    
                         clock uncertainty            0.201    -0.167    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.142    -0.025    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.563%)  route 0.645ns (83.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.579 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.364    -0.215    vga/U12/h_count_reg_n_0_[1]
    SLICE_X73Y228        LUT6 (Prop_lut6_I2_O)        0.028    -0.187 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=8, routed)           0.281     0.094    vga/U12_n_53
    SLICE_X76Y229        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.719    -0.739    vga/CLK_OUT1
    SLICE_X76Y229        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.401    
                         clock uncertainty            0.201    -0.199    
    SLICE_X76Y229        FDRE (Hold_fdre_C_CE)        0.010    -0.189    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.958%)  route 0.627ns (83.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.516    -0.677    vga/U12/CLK_OUT3
    SLICE_X63Y226        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.577 r  vga/U12/v_count_reg[7]/Q
                         net (fo=10, routed)          0.162    -0.415    vga/U12/PRow[7]
    SLICE_X64Y225        LUT6 (Prop_lut6_I5_O)        0.028    -0.387 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.465     0.078    vga/U12_n_130
    SLICE_X81Y231        FDSE                                         r  vga/strdata_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.724    -0.734    vga/CLK_OUT1
    SLICE_X81Y231        FDSE                                         r  vga/strdata_reg[49]/C
                         clock pessimism              0.339    -0.396    
                         clock uncertainty            0.201    -0.194    
    SLICE_X81Y231        FDSE (Hold_fdse_C_S)        -0.014    -0.208    vga/strdata_reg[49]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.128ns (16.431%)  route 0.651ns (83.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.579 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.364    -0.215    vga/U12/h_count_reg_n_0_[1]
    SLICE_X73Y228        LUT6 (Prop_lut6_I2_O)        0.028    -0.187 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=8, routed)           0.287     0.100    vga/U12_n_53
    SLICE_X72Y229        FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.720    -0.738    vga/CLK_OUT1
    SLICE_X72Y229        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.339    -0.400    
                         clock uncertainty            0.201    -0.198    
    SLICE_X72Y229        FDRE (Hold_fdre_C_CE)        0.010    -0.188    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.227ns (26.299%)  route 0.636ns (73.701%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X71Y226        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.579 r  vga/U12/h_count_reg[5]/Q
                         net (fo=19, routed)          0.200    -0.378    vga/U12/h_count_reg_n_0_[5]
    SLICE_X71Y228        LUT6 (Prop_lut6_I0_O)        0.028    -0.350 r  vga/U12/ascii_code[6]_i_33/O
                         net (fo=42, routed)          0.266    -0.084    vga/U12/ascii_code_reg[6]_1
    SLICE_X73Y228        LUT6 (Prop_lut6_I1_O)        0.028    -0.056 r  vga/U12/ascii_code[2]_i_8/O
                         net (fo=1, routed)           0.170     0.114    vga/U12/ascii_code[2]_i_8_n_0
    SLICE_X74Y228        LUT6 (Prop_lut6_I3_O)        0.028     0.142 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.000     0.142    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X74Y228        MUXF7 (Prop_muxf7_I1_O)      0.043     0.185 r  vga/U12/ascii_code_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.185    vga/U12_n_90
    SLICE_X74Y228        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.718    -0.740    vga/CLK_OUT1
    SLICE_X74Y228        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.402    
                         clock uncertainty            0.201    -0.200    
    SLICE_X74Y228        FDRE (Hold_fdre_C_D)         0.092    -0.108    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.128ns (15.627%)  route 0.691ns (84.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.579 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.364    -0.215    vga/U12/h_count_reg_n_0_[1]
    SLICE_X73Y228        LUT6 (Prop_lut6_I2_O)        0.028    -0.187 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=8, routed)           0.327     0.141    vga/U12_n_53
    SLICE_X76Y228        FDSE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.718    -0.740    vga/CLK_OUT1
    SLICE_X76Y228        FDSE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.402    
                         clock uncertainty            0.201    -0.200    
    SLICE_X76Y228        FDSE (Hold_fdse_C_CE)        0.010    -0.190    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.128ns (15.627%)  route 0.691ns (84.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.579 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.364    -0.215    vga/U12/h_count_reg_n_0_[1]
    SLICE_X73Y228        LUT6 (Prop_lut6_I2_O)        0.028    -0.187 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=8, routed)           0.327     0.141    vga/U12_n_53
    SLICE_X76Y228        FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.718    -0.740    vga/CLK_OUT1
    SLICE_X76Y228        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.402    
                         clock uncertainty            0.201    -0.200    
    SLICE_X76Y228        FDRE (Hold_fdre_C_CE)        0.010    -0.190    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.091ns (8.310%)  route 1.004ns (91.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.514    -0.679    vga/U12/CLK_OUT3
    SLICE_X69Y225        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y225        FDRE (Prop_fdre_C_Q)         0.091    -0.588 r  vga/U12/h_count_reg[4]/Q
                         net (fo=119, routed)         1.004     0.416    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X94Y216        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    -0.726    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X94Y216        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.201    -0.186    
    SLICE_X94Y216        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.072    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          222  Failing Endpoints,  Worst Slack       -6.378ns,  Total Violation    -1170.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.378ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.359ns (15.877%)  route 7.200ns (84.123%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.560     7.159    core/U1_3/Branch_ctrl
    SLICE_X92Y210        LUT6 (Prop_lut6_I1_O)        0.043     7.202 r  core/U1_3/code_wb[13]_i_9/O
                         net (fo=1, routed)           0.335     7.537    core/U1_3/code_wb[13]_i_9_n_0
    SLICE_X89Y208        LUT6 (Prop_lut6_I5_O)        0.043     7.580 r  core/U1_3/code_wb[13]_i_3/O
                         net (fo=1, routed)           0.433     8.012    core/U1_3_n_43
    SLICE_X88Y208        LUT6 (Prop_lut6_I1_O)        0.043     8.055 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.428     8.483    vga/D[13]
    SLICE_X89Y208        FDRE                                         r  vga/code_mem_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X89Y208        FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X89Y208        FDRE (Setup_fdre_C_D)       -0.027     2.105    vga/code_mem_reg[13]
  -------------------------------------------------------------------
                         required time                          2.105    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 -6.378    

Slack (VIOLATED) :        -6.262ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 1.359ns (16.095%)  route 7.085ns (83.905%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.560     7.159    core/U1_3/Branch_ctrl
    SLICE_X92Y210        LUT6 (Prop_lut6_I1_O)        0.043     7.202 r  core/U1_3/code_wb[13]_i_9/O
                         net (fo=1, routed)           0.335     7.537    core/U1_3/code_wb[13]_i_9_n_0
    SLICE_X89Y208        LUT6 (Prop_lut6_I5_O)        0.043     7.580 r  core/U1_3/code_wb[13]_i_3/O
                         net (fo=1, routed)           0.433     8.012    core/U1_3_n_43
    SLICE_X88Y208        LUT6 (Prop_lut6_I1_O)        0.043     8.055 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.312     8.368    vga/D[13]
    SLICE_X91Y208        FDRE                                         r  vga/code_wb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X91Y208        FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X91Y208        FDRE (Setup_fdre_C_D)       -0.027     2.105    vga/code_wb_reg[13]
  -------------------------------------------------------------------
                         required time                          2.105    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 -6.262    

Slack (VIOLATED) :        -6.240ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.359ns (16.082%)  route 7.092ns (83.918%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 3.179 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.560     7.159    core/U1_3/Branch_ctrl
    SLICE_X92Y210        LUT6 (Prop_lut6_I1_O)        0.043     7.202 r  core/U1_3/code_wb[13]_i_9/O
                         net (fo=1, routed)           0.335     7.537    core/U1_3/code_wb[13]_i_9_n_0
    SLICE_X89Y208        LUT6 (Prop_lut6_I5_O)        0.043     7.580 r  core/U1_3/code_wb[13]_i_3/O
                         net (fo=1, routed)           0.433     8.012    core/U1_3_n_43
    SLICE_X88Y208        LUT6 (Prop_lut6_I1_O)        0.043     8.055 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.319     8.374    vga/D[13]
    SLICE_X90Y207        FDRE                                         r  vga/code_exe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.085     3.179    vga/CLK_OUT1
    SLICE_X90Y207        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.348    
                         clock uncertainty           -0.215     2.133    
    SLICE_X90Y207        FDRE (Setup_fdre_C_D)        0.001     2.134    vga/code_exe_reg[13]
  -------------------------------------------------------------------
                         required time                          2.134    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 -6.240    

Slack (VIOLATED) :        -6.208ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 1.359ns (16.243%)  route 7.007ns (83.757%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 3.155 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.620     7.219    core/U1_3/Branch_ctrl
    SLICE_X76Y214        LUT6 (Prop_lut6_I1_O)        0.043     7.262 r  core/U1_3/code_wb[20]_i_9/O
                         net (fo=1, routed)           0.239     7.501    core/U1_3/code_wb[20]_i_9_n_0
    SLICE_X76Y215        LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  core/U1_3/code_wb[20]_i_3/O
                         net (fo=1, routed)           0.319     7.863    core/U1_3_n_52
    SLICE_X76Y216        LUT6 (Prop_lut6_I1_O)        0.043     7.906 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.384     8.290    vga/D[20]
    SLICE_X79Y218        FDRE                                         r  vga/code_exe_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.061     3.155    vga/CLK_OUT1
    SLICE_X79Y218        FDRE                                         r  vga/code_exe_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.324    
                         clock uncertainty           -0.215     2.109    
    SLICE_X79Y218        FDRE (Setup_fdre_C_D)       -0.027     2.082    vga/code_exe_reg[20]
  -------------------------------------------------------------------
                         required time                          2.082    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                 -6.208    

Slack (VIOLATED) :        -6.192ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.359ns (16.220%)  route 7.019ns (83.780%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 3.155 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.620     7.219    core/U1_3/Branch_ctrl
    SLICE_X76Y214        LUT6 (Prop_lut6_I1_O)        0.043     7.262 r  core/U1_3/code_wb[20]_i_9/O
                         net (fo=1, routed)           0.239     7.501    core/U1_3/code_wb[20]_i_9_n_0
    SLICE_X76Y215        LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  core/U1_3/code_wb[20]_i_3/O
                         net (fo=1, routed)           0.319     7.863    core/U1_3_n_52
    SLICE_X76Y216        LUT6 (Prop_lut6_I1_O)        0.043     7.906 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.396     8.302    vga/D[20]
    SLICE_X78Y219        FDRE                                         r  vga/code_id_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.061     3.155    vga/CLK_OUT1
    SLICE_X78Y219        FDRE                                         r  vga/code_id_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.324    
                         clock uncertainty           -0.215     2.109    
    SLICE_X78Y219        FDRE (Setup_fdre_C_D)        0.001     2.110    vga/code_id_reg[20]
  -------------------------------------------------------------------
                         required time                          2.110    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 -6.192    

Slack (VIOLATED) :        -6.151ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.359ns (16.291%)  route 6.983ns (83.709%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.560     7.159    core/U1_3/Branch_ctrl
    SLICE_X92Y210        LUT6 (Prop_lut6_I1_O)        0.043     7.202 r  core/U1_3/code_wb[13]_i_9/O
                         net (fo=1, routed)           0.335     7.537    core/U1_3/code_wb[13]_i_9_n_0
    SLICE_X89Y208        LUT6 (Prop_lut6_I5_O)        0.043     7.580 r  core/U1_3/code_wb[13]_i_3/O
                         net (fo=1, routed)           0.433     8.012    core/U1_3_n_43
    SLICE_X88Y208        LUT6 (Prop_lut6_I1_O)        0.043     8.055 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.210     8.266    vga/D[13]
    SLICE_X88Y209        FDRE                                         r  vga/code_if_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X88Y209        FDRE                                         r  vga/code_if_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X88Y209        FDRE (Setup_fdre_C_D)       -0.018     2.114    vga/code_if_reg[13]
  -------------------------------------------------------------------
                         required time                          2.114    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 -6.151    

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 1.359ns (16.326%)  route 6.965ns (83.674%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 3.173 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.542     7.140    core/U1_3/Branch_ctrl
    SLICE_X86Y215        LUT6 (Prop_lut6_I1_O)        0.043     7.183 r  core/U1_3/code_wb[30]_i_11/O
                         net (fo=1, routed)           0.195     7.378    core/U1_3/code_wb[30]_i_11_n_0
    SLICE_X88Y215        LUT6 (Prop_lut6_I5_O)        0.043     7.421 r  core/U1_3/code_wb[30]_i_3/O
                         net (fo=1, routed)           0.436     7.857    core/U1_3_n_62
    SLICE_X88Y216        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  core/code_wb[30]_i_1/O
                         net (fo=5, routed)           0.348     8.248    vga/D[30]
    SLICE_X88Y216        FDRE                                         r  vga/code_id_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     3.173    vga/CLK_OUT1
    SLICE_X88Y216        FDRE                                         r  vga/code_id_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.342    
                         clock uncertainty           -0.215     2.127    
    SLICE_X88Y216        FDRE (Setup_fdre_C_D)       -0.027     2.100    vga/code_id_reg[30]
  -------------------------------------------------------------------
                         required time                          2.100    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                 -6.148    

Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 1.359ns (16.366%)  route 6.945ns (83.634%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 3.157 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.620     7.219    core/U1_3/Branch_ctrl
    SLICE_X76Y214        LUT6 (Prop_lut6_I1_O)        0.043     7.262 r  core/U1_3/code_wb[20]_i_9/O
                         net (fo=1, routed)           0.239     7.501    core/U1_3/code_wb[20]_i_9_n_0
    SLICE_X76Y215        LUT6 (Prop_lut6_I5_O)        0.043     7.544 r  core/U1_3/code_wb[20]_i_3/O
                         net (fo=1, routed)           0.319     7.863    core/U1_3_n_52
    SLICE_X76Y216        LUT6 (Prop_lut6_I1_O)        0.043     7.906 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.321     8.227    vga/D[20]
    SLICE_X79Y216        FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.063     3.157    vga/CLK_OUT1
    SLICE_X79Y216        FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.326    
                         clock uncertainty           -0.215     2.111    
    SLICE_X79Y216        FDRE (Setup_fdre_C_D)       -0.018     2.093    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 -6.134    

Slack (VIOLATED) :        -6.132ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 1.359ns (16.308%)  route 6.974ns (83.692%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.560     7.159    core/U1_3/Branch_ctrl
    SLICE_X92Y210        LUT6 (Prop_lut6_I1_O)        0.043     7.202 r  core/U1_3/code_wb[13]_i_9/O
                         net (fo=1, routed)           0.335     7.537    core/U1_3/code_wb[13]_i_9_n_0
    SLICE_X89Y208        LUT6 (Prop_lut6_I5_O)        0.043     7.580 r  core/U1_3/code_wb[13]_i_3/O
                         net (fo=1, routed)           0.433     8.012    core/U1_3_n_43
    SLICE_X88Y208        LUT6 (Prop_lut6_I1_O)        0.043     8.055 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.202     8.257    vga/D[13]
    SLICE_X90Y208        FDRE                                         r  vga/code_id_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X90Y208        FDRE                                         r  vga/code_id_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.215     2.132    
    SLICE_X90Y208        FDRE (Setup_fdre_C_D)       -0.007     2.125    vga/code_id_reg[13]
  -------------------------------------------------------------------
                         required time                          2.125    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 -6.132    

Slack (VIOLATED) :        -6.117ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.359ns (16.371%)  route 6.942ns (83.629%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 3.172 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.585    -2.010    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.043    -1.967 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.569    -1.397    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.304 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.228    -0.076    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDCE (Prop_fdce_C_Q)         0.236     0.160 r  core/reg_ID_EX/PCurrent_EX_reg[31]/Q
                         net (fo=13, routed)          0.541     0.701    core/mux_A_EXE/PC_EXE[31]
    SLICE_X99Y200        LUT3 (Prop_lut3_I0_O)        0.124     0.825 r  core/mux_A_EXE/i__i_41/O
                         net (fo=44, routed)          0.729     1.554    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X101Y197       LUT6 (Prop_lut6_I0_O)        0.043     1.597 r  core/reg_ID_EX/ALUO_MEM[8]_i_31/O
                         net (fo=2, routed)           0.380     1.977    core/reg_ID_EX/ALUO_MEM[8]_i_31_n_0
    SLICE_X98Y196        LUT5 (Prop_lut5_I0_O)        0.043     2.020 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.298     2.318    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X97Y196        LUT5 (Prop_lut5_I4_O)        0.043     2.361 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.361     2.722    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X97Y196        LUT6 (Prop_lut6_I1_O)        0.043     2.765 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.343     3.109    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X97Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.152 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.205     3.357    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X94Y196        LUT6 (Prop_lut6_I3_O)        0.043     3.400 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.409     3.809    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X91Y197        LUT6 (Prop_lut6_I5_O)        0.043     3.852 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.540     4.392    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X82Y203        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  core/reg_EXE_MEM/A_EX[4]_i_1/O
                         net (fo=6, routed)           0.555     4.990    core/reg_EXE_MEM/A_EX_reg[30][4]
    SLICE_X83Y207        LUT4 (Prop_lut4_I3_O)        0.043     5.033 r  core/reg_EXE_MEM/Q[31]_i_65/O
                         net (fo=1, routed)           0.000     5.033    core/cmp_ID/ALUO_MEM_reg[7][2]
    SLICE_X83Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.228 r  core/cmp_ID/Q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.228    core/cmp_ID/Q_reg[31]_i_47_n_0
    SLICE_X83Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.281 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.281    core/cmp_ID/Q_reg[31]_i_33_n_0
    SLICE_X83Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.334 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.334    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X83Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.387 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.608     5.995    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X85Y211        LUT3 (Prop_lut3_I0_O)        0.043     6.038 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.240     6.279    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X83Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.322 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.233     6.555    core/ctrl/cmp_res_ID
    SLICE_X86Y211        LUT5 (Prop_lut5_I0_O)        0.043     6.598 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.542     7.140    core/U1_3/Branch_ctrl
    SLICE_X86Y215        LUT6 (Prop_lut6_I1_O)        0.043     7.183 r  core/U1_3/code_wb[30]_i_11/O
                         net (fo=1, routed)           0.195     7.378    core/U1_3/code_wb[30]_i_11_n_0
    SLICE_X88Y215        LUT6 (Prop_lut6_I5_O)        0.043     7.421 r  core/U1_3/code_wb[30]_i_3/O
                         net (fo=1, routed)           0.436     7.857    core/U1_3_n_62
    SLICE_X88Y216        LUT6 (Prop_lut6_I1_O)        0.043     7.900 r  core/code_wb[30]_i_1/O
                         net (fo=5, routed)           0.325     8.225    vga/D[30]
    SLICE_X89Y217        FDRE                                         r  vga/code_mem_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.078     3.172    vga/CLK_OUT1
    SLICE_X89Y217        FDRE                                         r  vga/code_mem_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.341    
                         clock uncertainty           -0.215     2.126    
    SLICE_X89Y217        FDRE (Setup_fdre_C_D)       -0.018     2.108    vga/code_mem_reg[30]
  -------------------------------------------------------------------
                         required time                          2.108    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 -6.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.184ns (25.020%)  route 0.551ns (74.980%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.536     0.386    core/reg_EXE_MEM/debug_clk
    SLICE_X97Y207        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDCE (Prop_fdce_C_Q)         0.100     0.486 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=2, routed)           0.064     0.550    core/U1_3/PC_MEM[7]
    SLICE_X96Y207        LUT6 (Prop_lut6_I0_O)        0.028     0.578 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=2, routed)           0.121     0.700    core/U1_3/data_buf_reg_0_3_6_11_i_19_n_0
    SLICE_X98Y206        LUT6 (Prop_lut6_I0_O)        0.028     0.728 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.158     0.886    vga/U12/Test_signal[7]
    SLICE_X95Y210        LUT5 (Prop_lut5_I0_O)        0.028     0.914 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.208     1.122    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.734    -0.724    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X94Y214        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.063    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.275ns (34.075%)  route 0.532ns (65.925%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.526     0.376    core/reg_EXE_MEM/debug_clk
    SLICE_X87Y216        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y216        FDCE (Prop_fdce_C_Q)         0.100     0.476 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.186     0.662    core/U1_3/inst_MEM[21]
    SLICE_X88Y216        LUT6 (Prop_lut6_I2_O)        0.028     0.690 r  core/U1_3/code_wb[30]_i_7/O
                         net (fo=1, routed)           0.000     0.690    core/U1_3/code_wb[30]_i_7_n_0
    SLICE_X88Y216        MUXF7 (Prop_muxf7_I1_O)      0.051     0.741 r  core/U1_3/code_wb_reg[30]_i_2/O
                         net (fo=2, routed)           0.125     0.866    vga/U12/PCurrent_ID_reg[30]
    SLICE_X91Y216        LUT6 (Prop_lut6_I5_O)        0.068     0.934 f  vga/U12/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.075     1.009    vga/U12/data_buf_reg_0_3_30_31_i_5_n_0
    SLICE_X91Y216        LUT6 (Prop_lut6_I0_O)        0.028     1.037 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.146     1.183    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X94Y216        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    -0.726    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X94Y216        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.388    
                         clock uncertainty            0.215    -0.173    
    SLICE_X94Y216        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.042    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 core/register/register_reg[14][28]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.865ns  (logic 0.282ns (32.599%)  route 0.583ns (67.401%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns = ( 49.265 - 50.000 ) 
    Source Clock Delay      (SCD):    0.370ns = ( 50.370 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    49.531    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    49.559 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    49.824    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.850 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.520    50.370    core/register/debug_clk
    SLICE_X68Y218        FDCE                                         r  core/register/register_reg[14][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDCE (Prop_fdce_C_Q)         0.107    50.477 r  core/register/register_reg[14][28]/Q
                         net (fo=3, routed)           0.094    50.571    core/register/register_reg_n_0_[14][28]
    SLICE_X69Y218        LUT6 (Prop_lut6_I1_O)        0.028    50.599 r  core/register/data_buf_reg_0_3_24_29_i_126/O
                         net (fo=1, routed)           0.000    50.599    core/register/data_buf_reg_0_3_24_29_i_126_n_0
    SLICE_X69Y218        MUXF7 (Prop_muxf7_I1_O)      0.051    50.650 r  core/register/data_buf_reg_0_3_24_29_i_63/O
                         net (fo=2, routed)           0.096    50.746    core/register/data_buf_reg_0_3_24_29_i_63_n_0
    SLICE_X68Y217        LUT6 (Prop_lut6_I0_O)        0.068    50.814 r  core/register/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.156    50.971    vga/U12/Debug_regs[28]
    SLICE_X76Y216        LUT5 (Prop_lut5_I1_O)        0.028    50.999 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.237    51.235    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X78Y215        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.723    49.265    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y215        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    49.603    
                         clock uncertainty            0.215    49.818    
    SLICE_X78Y215        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.947    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                        -49.947    
                         arrival time                          51.235    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.202ns (23.120%)  route 0.672ns (76.880%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.534     0.384    core/reg_EXE_MEM/debug_clk
    SLICE_X94Y207        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y207        FDCE (Prop_fdce_C_Q)         0.118     0.502 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.171     0.673    core/U1_3/PC_MEM[14]
    SLICE_X94Y208        LUT6 (Prop_lut6_I0_O)        0.028     0.701 r  core/U1_3/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=2, routed)           0.204     0.905    core/U1_3/data_buf_reg_0_3_12_17_i_43_n_0
    SLICE_X99Y209        LUT6 (Prop_lut6_I0_O)        0.028     0.933 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.092     1.025    vga/U12/Test_signal[14]
    SLICE_X99Y210        LUT5 (Prop_lut5_I0_O)        0.028     1.053 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.205     1.258    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.734    -0.724    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X94Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.039    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.202ns (21.910%)  route 0.720ns (78.090%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.521     0.371    core/reg_EXE_MEM/debug_clk
    SLICE_X82Y219        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y219        FDCE (Prop_fdce_C_Q)         0.118     0.489 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=2, routed)           0.230     0.719    core/U1_3/PC_MEM[10]
    SLICE_X83Y218        LUT6 (Prop_lut6_I0_O)        0.028     0.747 r  core/U1_3/data_buf_reg_0_3_6_11_i_59/O
                         net (fo=2, routed)           0.144     0.891    core/U1_3/data_buf_reg_0_3_6_11_i_59_n_0
    SLICE_X86Y217        LUT6 (Prop_lut6_I0_O)        0.028     0.919 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.148     1.067    vga/U12/Test_signal[10]
    SLICE_X94Y217        LUT5 (Prop_lut5_I0_O)        0.028     1.095 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.198     1.293    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.734    -0.724    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X94Y214        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X94Y214        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.042    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.184ns (20.490%)  route 0.714ns (79.510%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.534     0.384    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y209        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y209        FDRE (Prop_fdre_C_Q)         0.100     0.484 r  core/reg_EXE_MEM/Datao_MEM_reg[15]/Q
                         net (fo=63, routed)          0.174     0.659    core/U1_3/Datao_MEM_reg[31][15]
    SLICE_X94Y212        LUT6 (Prop_lut6_I0_O)        0.028     0.687 r  core/U1_3/data_buf_reg_0_3_12_17_i_37/O
                         net (fo=1, routed)           0.208     0.894    core/U1_3/data_buf_reg_0_3_12_17_i_37_n_0
    SLICE_X96Y212        LUT6 (Prop_lut6_I3_O)        0.028     0.922 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.234     1.156    vga/U12/Test_signal[15]
    SLICE_X95Y213        LUT5 (Prop_lut5_I0_O)        0.028     1.184 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.098     1.282    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.734    -0.724    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X94Y213        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X94Y213        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.056    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.184ns (19.799%)  route 0.745ns (80.201%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.532     0.382    core/reg_EXE_MEM/debug_clk
    SLICE_X95Y212        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDCE (Prop_fdce_C_Q)         0.100     0.482 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.101     0.584    core/U1_3/inst_MEM[14]
    SLICE_X95Y211        LUT6 (Prop_lut6_I2_O)        0.028     0.612 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.278     0.889    core/U1_3/data_buf_reg_0_3_18_23_i_19_n_0
    SLICE_X96Y213        LUT6 (Prop_lut6_I0_O)        0.028     0.917 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.230     1.147    vga/U12/Test_signal[19]
    SLICE_X95Y214        LUT5 (Prop_lut5_I0_O)        0.028     1.175 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.136     1.312    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.733    -0.725    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.387    
                         clock uncertainty            0.215    -0.172    
    SLICE_X94Y215        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.064    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.275ns (28.841%)  route 0.678ns (71.159%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.381ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.531     0.381    core/REG_PC/debug_clk
    SLICE_X89Y211        FDCE                                         r  core/REG_PC/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y211        FDCE (Prop_fdce_C_Q)         0.100     0.481 r  core/REG_PC/Q_reg[18]/Q
                         net (fo=4, routed)           0.139     0.620    core/U1_3/Q[18]
    SLICE_X89Y211        LUT6 (Prop_lut6_I5_O)        0.028     0.648 r  core/U1_3/code_wb[18]_i_9/O
                         net (fo=1, routed)           0.200     0.848    core/U1_3/code_wb[18]_i_9_n_0
    SLICE_X91Y212        LUT6 (Prop_lut6_I5_O)        0.028     0.876 r  core/U1_3/code_wb[18]_i_2/O
                         net (fo=2, routed)           0.000     0.876    core/U1_3/code_if_reg[18]_0
    SLICE_X91Y212        MUXF7 (Prop_muxf7_I1_O)      0.051     0.927 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.157     1.084    vga/U12/Test_signal[18]
    SLICE_X91Y213        LUT5 (Prop_lut5_I0_O)        0.068     1.152 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.183     1.335    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.733    -0.725    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.387    
                         clock uncertainty            0.215    -0.172    
    SLICE_X94Y215        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.041    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.202ns (21.376%)  route 0.743ns (78.624%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.528     0.378    core/reg_EXE_MEM/debug_clk
    SLICE_X90Y216        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDCE (Prop_fdce_C_Q)         0.118     0.496 r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/Q
                         net (fo=2, routed)           0.111     0.607    core/U1_3/PC_MEM[19]
    SLICE_X86Y216        LUT6 (Prop_lut6_I0_O)        0.028     0.635 r  core/U1_3/data_buf_reg_0_3_18_23_i_31/O
                         net (fo=2, routed)           0.273     0.908    core/U1_3/data_buf_reg_0_3_18_23_i_31_n_0
    SLICE_X95Y214        LUT6 (Prop_lut6_I0_O)        0.028     0.936 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.123     1.058    vga/U12/Test_signal[21]
    SLICE_X95Y214        LUT5 (Prop_lut5_I0_O)        0.028     1.086 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.237     1.323    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.733    -0.725    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X94Y215        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.387    
                         clock uncertainty            0.215    -0.172    
    SLICE_X94Y215        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.057    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.227ns (23.269%)  route 0.749ns (76.731%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.028    -0.441 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.265    -0.176    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.522     0.372    core/reg_EXE_MEM/debug_clk
    SLICE_X82Y218        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y218        FDRE (Prop_fdre_C_Q)         0.107     0.479 r  core/reg_EXE_MEM/Datao_MEM_reg[26]/Q
                         net (fo=28, routed)          0.233     0.712    core/U1_3/Datao_MEM_reg[31][26]
    SLICE_X81Y219        LUT6 (Prop_lut6_I0_O)        0.064     0.776 r  core/U1_3/data_buf_reg_0_3_24_29_i_45/O
                         net (fo=1, routed)           0.091     0.867    core/U1_3/data_buf_reg_0_3_24_29_i_45_n_0
    SLICE_X81Y218        LUT6 (Prop_lut6_I3_O)        0.028     0.895 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.180     1.075    vga/U12/Test_signal[26]
    SLICE_X79Y218        LUT5 (Prop_lut5_I0_O)        0.028     1.103 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.245     1.348    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X78Y215        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.723    -0.735    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y215        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.397    
                         clock uncertainty            0.215    -0.182    
    SLICE_X78Y215        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.050    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  1.398    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.306ns  (logic 1.846ns (42.870%)  route 2.460ns (57.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.772    31.205    vga/U12/DO[0]
    SLICE_X46Y187        LUT4 (Prop_lut4_I1_O)        0.046    31.251 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.688    31.939    vga/U12/G[1]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.403    
                         clock uncertainty           -0.201    37.201    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.120    37.081    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.081    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.214ns  (logic 1.847ns (43.826%)  route 2.367ns (56.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.579    31.013    vga/U12/DO[0]
    SLICE_X46Y187        LUT4 (Prop_lut4_I0_O)        0.047    31.060 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.788    31.848    vga/U12/B[1]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.405    
                         clock uncertainty           -0.201    37.203    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.113    37.090    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.090    
                         arrival time                         -31.848    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.199ns  (logic 1.846ns (43.966%)  route 2.353ns (56.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.772    31.205    vga/U12/DO[0]
    SLICE_X46Y187        LUT4 (Prop_lut4_I1_O)        0.046    31.251 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.581    31.832    vga/U12/G[1]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.403    
                         clock uncertainty           -0.201    37.201    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.111    37.090    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.090    
                         arrival time                         -31.832    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.104ns  (logic 1.847ns (45.004%)  route 2.257ns (54.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.579    31.013    vga/U12/DO[0]
    SLICE_X46Y187        LUT4 (Prop_lut4_I0_O)        0.047    31.060 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.678    31.737    vga/U12/B[1]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.405    
                         clock uncertainty           -0.201    37.203    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.122    37.081    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.081    
                         arrival time                         -31.737    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.202ns  (logic 1.843ns (43.863%)  route 2.359ns (56.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.772    31.205    vga/U12/DO[0]
    SLICE_X46Y187        LUT2 (Prop_lut2_I1_O)        0.043    31.248 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.587    31.835    vga/U12/R[3]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.403    
                         clock uncertainty           -0.201    37.201    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.019    37.182    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                         -31.835    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.060ns  (logic 1.851ns (45.588%)  route 2.209ns (54.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.577    31.011    vga/U12/DO[0]
    SLICE_X46Y187        LUT5 (Prop_lut5_I3_O)        0.051    31.062 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.632    31.694    vga/U12/B[2]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.405    
                         clock uncertainty           -0.201    37.203    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.114    37.089    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.089    
                         arrival time                         -31.694    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.134ns  (logic 1.843ns (44.585%)  route 2.291ns (55.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.579    31.013    vga/U12/DO[0]
    SLICE_X46Y187        LUT4 (Prop_lut4_I0_O)        0.043    31.056 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.711    31.767    vga/U12/B[3]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.405    
                         clock uncertainty           -0.201    37.203    
    SLICE_X41Y178        FDRE (Setup_fdre_C_D)       -0.019    37.184    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                         -31.767    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.100ns  (logic 1.843ns (44.956%)  route 2.257ns (55.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.577    31.011    vga/U12/DO[0]
    SLICE_X46Y187        LUT5 (Prop_lut5_I3_O)        0.043    31.054 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.679    31.733    vga/U12/G[3]_i_1_n_0
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.405    
                         clock uncertainty           -0.201    37.203    
    SLICE_X40Y178        FDRE (Setup_fdre_C_D)       -0.031    37.172    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -31.733    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.103ns  (logic 1.843ns (44.922%)  route 2.260ns (55.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 38.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.577    31.011    vga/U12/DO[0]
    SLICE_X46Y187        LUT5 (Prop_lut5_I3_O)        0.043    31.054 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.682    31.736    vga/U12/G[3]_i_1_n_0
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.142    38.236    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.405    
                         clock uncertainty           -0.201    37.203    
    SLICE_X40Y178        FDRE (Setup_fdre_C_D)       -0.022    37.181    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                         -31.736    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.090ns  (logic 1.843ns (45.062%)  route 2.247ns (54.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 38.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.367ns = ( 27.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.228    27.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.433 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.772    31.205    vga/U12/DO[0]
    SLICE_X46Y187        LUT2 (Prop_lut2_I1_O)        0.043    31.248 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.475    31.723    vga/U12/R[3]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.140    38.234    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.403    
                         clock uncertainty           -0.201    37.201    
    SLICE_X40Y176        FDRE (Setup_fdre_C_D)       -0.019    37.182    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                         -31.723    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.146ns (19.504%)  route 0.603ns (80.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.248    -0.253    vga/U12/flag
    SLICE_X46Y187        LUT5 (Prop_lut5_I0_O)        0.028    -0.225 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.354     0.129    vga/U12/G[3]_i_1_n_0
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X40Y178        FDRE (Hold_fdre_C_D)         0.038    -0.113    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.146ns (19.425%)  route 0.606ns (80.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.248    -0.253    vga/U12/flag
    SLICE_X46Y187        LUT5 (Prop_lut5_I0_O)        0.028    -0.225 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.357     0.132    vga/U12/G[3]_i_1_n_0
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X40Y178        FDRE (Hold_fdre_C_D)         0.040    -0.111    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.146ns (19.322%)  route 0.610ns (80.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.248    -0.253    vga/U12/flag
    SLICE_X46Y187        LUT4 (Prop_lut4_I2_O)        0.028    -0.225 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.361     0.136    vga/U12/B[3]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X41Y178        FDRE (Hold_fdre_C_D)         0.043    -0.108    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.148ns (20.492%)  route 0.574ns (79.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.248    -0.253    vga/U12/flag
    SLICE_X46Y187        LUT5 (Prop_lut5_I1_O)        0.030    -0.223 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.326     0.103    vga/U12/B[2]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X41Y178        FDRE (Hold_fdre_C_D)        -0.002    -0.153    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.145ns (19.384%)  route 0.603ns (80.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.248    -0.253    vga/U12/flag
    SLICE_X46Y187        LUT4 (Prop_lut4_I1_O)        0.027    -0.226 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.355     0.128    vga/U12/B[1]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X41Y178        FDRE (Hold_fdre_C_D)        -0.002    -0.153    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.145ns (18.116%)  route 0.655ns (81.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.248    -0.253    vga/U12/flag
    SLICE_X46Y187        LUT4 (Prop_lut4_I1_O)        0.027    -0.226 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.407     0.181    vga/U12/B[1]_i_1_n_0
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X41Y178        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X41Y178        FDRE (Hold_fdre_C_D)         0.000    -0.151    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.144ns (18.013%)  route 0.655ns (81.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.352    -0.149    vga/U12/flag
    SLICE_X46Y187        LUT4 (Prop_lut4_I0_O)        0.026    -0.123 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.303     0.180    vga/U12/G[1]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.764    -0.694    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.356    
                         clock uncertainty            0.201    -0.154    
    SLICE_X40Y176        FDRE (Hold_fdre_C_D)         0.000    -0.154    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.144ns (16.967%)  route 0.705ns (83.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.573    -0.620    vga/CLK_OUT1
    SLICE_X46Y187        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.118    -0.502 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.352    -0.149    vga/U12/flag
    SLICE_X46Y187        LUT4 (Prop_lut4_I0_O)        0.026    -0.123 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.352     0.229    vga/U12/G[1]_i_1_n_0
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.764    -0.694    vga/U12/CLK_OUT3
    SLICE_X40Y176        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.356    
                         clock uncertainty            0.201    -0.154    
    SLICE_X40Y176        FDRE (Hold_fdre_C_D)        -0.002    -0.156    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.585ns (39.644%)  route 0.891ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.550    -0.643    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.058 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.891     0.833    vga/U12/DO[0]
    SLICE_X40Y178        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X40Y178        FDRE (Hold_fdre_C_D)         0.043    -0.108    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.585ns (38.321%)  route 0.942ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.550    -0.643    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y90         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y90         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.058 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.942     0.884    vga/U12/DO[0]
    SLICE_X40Y178        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.767    -0.691    vga/U12/CLK_OUT3
    SLICE_X40Y178        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.353    
                         clock uncertainty            0.201    -0.151    
    SLICE_X40Y178        FDRE (Hold_fdre_C_D)         0.041    -0.110    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.994    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.188ns  (logic 0.302ns (9.474%)  route 2.886ns (90.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 118.350 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.892    99.790    DISPLAY/P2S_SEG/rst_all
    SLICE_X79Y140        LUT5 (Prop_lut5_I4_O)        0.043    99.833 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.994   100.827    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.256   118.350    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.832   117.519    
                         clock uncertainty           -0.215   117.304    
    SLICE_X74Y140        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.028    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.028    
                         arrival time                        -100.827    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.188ns  (logic 0.302ns (9.474%)  route 2.886ns (90.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 118.350 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.892    99.790    DISPLAY/P2S_SEG/rst_all
    SLICE_X79Y140        LUT5 (Prop_lut5_I4_O)        0.043    99.833 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.994   100.827    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.256   118.350    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.832   117.519    
                         clock uncertainty           -0.215   117.304    
    SLICE_X74Y140        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.028    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.028    
                         arrival time                        -100.827    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.188ns  (logic 0.302ns (9.474%)  route 2.886ns (90.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 118.350 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.892    99.790    DISPLAY/P2S_SEG/rst_all
    SLICE_X79Y140        LUT5 (Prop_lut5_I4_O)        0.043    99.833 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.994   100.827    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.256   118.350    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.832   117.519    
                         clock uncertainty           -0.215   117.304    
    SLICE_X74Y140        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.028    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.028    
                         arrival time                        -100.827    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.188ns  (logic 0.302ns (9.474%)  route 2.886ns (90.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 118.350 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.892    99.790    DISPLAY/P2S_SEG/rst_all
    SLICE_X79Y140        LUT5 (Prop_lut5_I4_O)        0.043    99.833 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.994   100.827    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.256   118.350    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y140        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.832   117.519    
                         clock uncertainty           -0.215   117.304    
    SLICE_X74Y140        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.028    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.028    
                         arrival time                        -100.827    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.129ns  (logic 0.302ns (9.650%)  route 2.827ns (90.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 118.362 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.468   100.366    DISPLAY/P2S_LED/rst_all
    SLICE_X102Y118       LUT4 (Prop_lut4_I0_O)        0.043   100.409 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.360   100.768    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X103Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.268   118.362    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X103Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r/C
                         clock pessimism             -0.832   117.531    
                         clock uncertainty           -0.215   117.316    
    SLICE_X103Y118       FDRE (Setup_fdre_C_R)       -0.304   117.012    DISPLAY/P2S_LED/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.012    
                         arrival time                        -100.768    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.244ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.129ns  (logic 0.302ns (9.650%)  route 2.827ns (90.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 118.362 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.468   100.366    DISPLAY/P2S_LED/rst_all
    SLICE_X102Y118       LUT4 (Prop_lut4_I0_O)        0.043   100.409 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.360   100.768    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X103Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.268   118.362    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X103Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_0/C
                         clock pessimism             -0.832   117.531    
                         clock uncertainty           -0.215   117.316    
    SLICE_X103Y118       FDRE (Setup_fdre_C_R)       -0.304   117.012    DISPLAY/P2S_LED/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.012    
                         arrival time                        -100.768    
  -------------------------------------------------------------------
                         slack                                 16.244    

Slack (MET) :             16.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.129ns  (logic 0.302ns (9.650%)  route 2.827ns (90.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 118.362 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.468   100.366    DISPLAY/P2S_LED/rst_all
    SLICE_X102Y118       LUT4 (Prop_lut4_I0_O)        0.043   100.409 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.360   100.768    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.268   118.362    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.531    
                         clock uncertainty           -0.215   117.316    
    SLICE_X102Y118       FDRE (Setup_fdre_C_R)       -0.281   117.035    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.035    
                         arrival time                        -100.768    
  -------------------------------------------------------------------
                         slack                                 16.267    

Slack (MET) :             16.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.129ns  (logic 0.302ns (9.650%)  route 2.827ns (90.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 118.362 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.468   100.366    DISPLAY/P2S_LED/rst_all
    SLICE_X102Y118       LUT4 (Prop_lut4_I0_O)        0.043   100.409 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.360   100.768    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.268   118.362    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_1/C
                         clock pessimism             -0.832   117.531    
                         clock uncertainty           -0.215   117.316    
    SLICE_X102Y118       FDRE (Setup_fdre_C_R)       -0.281   117.035    DISPLAY/P2S_LED/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        117.035    
                         arrival time                        -100.768    
  -------------------------------------------------------------------
                         slack                                 16.267    

Slack (MET) :             16.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.129ns  (logic 0.302ns (9.650%)  route 2.827ns (90.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 118.362 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.468   100.366    DISPLAY/P2S_LED/rst_all
    SLICE_X102Y118       LUT4 (Prop_lut4_I0_O)        0.043   100.409 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.360   100.768    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.268   118.362    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_2/C
                         clock pessimism             -0.832   117.531    
                         clock uncertainty           -0.215   117.316    
    SLICE_X102Y118       FDRE (Setup_fdre_C_R)       -0.281   117.035    DISPLAY/P2S_LED/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.035    
                         arrival time                        -100.768    
  -------------------------------------------------------------------
                         slack                                 16.267    

Slack (MET) :             16.267ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.129ns  (logic 0.302ns (9.650%)  route 2.827ns (90.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 118.362 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 97.639 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    97.639    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    97.898 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.468   100.366    DISPLAY/P2S_LED/rst_all
    SLICE_X102Y118       LUT4 (Prop_lut4_I0_O)        0.043   100.409 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.360   100.768    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.268   118.362    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X102Y118       FDRE                                         r  DISPLAY/P2S_LED/buff_reg_r_3/C
                         clock pessimism             -0.832   117.531    
                         clock uncertainty           -0.215   117.316    
    SLICE_X102Y118       FDRE (Setup_fdre_C_R)       -0.281   117.035    DISPLAY/P2S_LED/buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        117.035    
                         arrival time                        -100.768    
  -------------------------------------------------------------------
                         slack                                 16.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.118ns (17.433%)  route 0.559ns (82.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.559     0.031    DISPLAY/rst_all
    SLICE_X83Y137        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.810    -0.648    DISPLAY/CLK_OUT3
    SLICE_X83Y137        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X83Y137        FDRE (Hold_fdre_C_R)        -0.014    -0.109    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.118ns (17.433%)  route 0.559ns (82.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.559     0.031    DISPLAY/rst_all
    SLICE_X83Y137        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.810    -0.648    DISPLAY/CLK_OUT3
    SLICE_X83Y137        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X83Y137        FDRE (Hold_fdre_C_R)        -0.014    -0.109    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.118ns (15.102%)  route 0.663ns (84.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.663     0.136    DISPLAY/rst_all
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y136        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.118ns (15.102%)  route 0.663ns (84.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.663     0.136    DISPLAY/rst_all
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y136        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.118ns (15.102%)  route 0.663ns (84.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.663     0.136    DISPLAY/rst_all
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y136        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.118ns (15.102%)  route 0.663ns (84.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.663     0.136    DISPLAY/rst_all
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y136        FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y136        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.118ns (15.035%)  route 0.667ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.667     0.139    DISPLAY/rst_all
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y135        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.118ns (15.035%)  route 0.667ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.667     0.139    DISPLAY/rst_all
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y135        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.118ns (15.035%)  route 0.667ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.667     0.139    DISPLAY/rst_all
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y135        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.118ns (15.035%)  route 0.667ns (84.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.667     0.139    DISPLAY/rst_all
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.809    -0.649    DISPLAY/CLK_OUT3
    SLICE_X83Y135        FDRE                                         r  DISPLAY/clk_count_reg[15]/C
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X83Y135        FDRE (Hold_fdre_C_R)        -0.014    -0.110    DISPLAY/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.671ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 0.259ns (2.920%)  route 8.610ns (97.080%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.610     6.508    core/register/rst_all
    SLICE_X71Y216        FDCE                                         f  core/register/register_reg[4][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/register/debug_clk
    SLICE_X71Y216        FDCE                                         r  core/register/register_reg[4][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.481    
                         clock uncertainty           -0.095    49.386    
    SLICE_X71Y216        FDCE (Recov_fdce_C_CLR)     -0.208    49.178    core/register/register_reg[4][31]
  -------------------------------------------------------------------
                         required time                         49.178    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 42.671    

Slack (MET) :             42.697ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 0.259ns (2.921%)  route 8.606ns (97.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 50.192 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.606     6.504    core/register/rst_all
    SLICE_X69Y199        FDCE                                         f  core/register/register_reg[27][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.089    50.192    core/register/debug_clk
    SLICE_X69Y199        FDCE                                         r  core/register/register_reg[27][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.504    
                         clock uncertainty           -0.095    49.409    
    SLICE_X69Y199        FDCE (Recov_fdce_C_CLR)     -0.208    49.201    core/register/register_reg[27][4]
  -------------------------------------------------------------------
                         required time                         49.201    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                 42.697    

Slack (MET) :             42.727ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.259ns (2.936%)  route 8.563ns (97.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.178ns = ( 50.178 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.563     6.461    core/register/rst_all
    SLICE_X60Y204        FDCE                                         f  core/register/register_reg[14][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.075    50.178    core/register/debug_clk
    SLICE_X60Y204        FDCE                                         r  core/register/register_reg[14][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.490    
                         clock uncertainty           -0.095    49.395    
    SLICE_X60Y204        FDCE (Recov_fdce_C_CLR)     -0.208    49.187    core/register/register_reg[14][8]
  -------------------------------------------------------------------
                         required time                         49.187    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 42.727    

Slack (MET) :             42.728ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 0.259ns (2.920%)  route 8.610ns (97.080%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.610     6.508    core/register/rst_all
    SLICE_X70Y216        FDCE                                         f  core/register/register_reg[22][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/register/debug_clk
    SLICE_X70Y216        FDCE                                         r  core/register/register_reg[22][27]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.481    
                         clock uncertainty           -0.095    49.386    
    SLICE_X70Y216        FDCE (Recov_fdce_C_CLR)     -0.151    49.235    core/register/register_reg[22][27]
  -------------------------------------------------------------------
                         required time                         49.235    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 42.728    

Slack (MET) :             42.728ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 0.259ns (2.920%)  route 8.610ns (97.080%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.610     6.508    core/register/rst_all
    SLICE_X70Y216        FDCE                                         f  core/register/register_reg[22][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/register/debug_clk
    SLICE_X70Y216        FDCE                                         r  core/register/register_reg[22][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.481    
                         clock uncertainty           -0.095    49.386    
    SLICE_X70Y216        FDCE (Recov_fdce_C_CLR)     -0.151    49.235    core/register/register_reg[22][28]
  -------------------------------------------------------------------
                         required time                         49.235    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 42.728    

Slack (MET) :             42.728ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 0.259ns (2.920%)  route 8.610ns (97.080%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.610     6.508    core/register/rst_all
    SLICE_X70Y216        FDCE                                         f  core/register/register_reg[22][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/register/debug_clk
    SLICE_X70Y216        FDCE                                         r  core/register/register_reg[22][29]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.481    
                         clock uncertainty           -0.095    49.386    
    SLICE_X70Y216        FDCE (Recov_fdce_C_CLR)     -0.151    49.235    core/register/register_reg[22][29]
  -------------------------------------------------------------------
                         required time                         49.235    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 42.728    

Slack (MET) :             42.728ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 0.259ns (2.920%)  route 8.610ns (97.080%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.610     6.508    core/register/rst_all
    SLICE_X70Y216        FDCE                                         f  core/register/register_reg[22][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.066    50.169    core/register/debug_clk
    SLICE_X70Y216        FDCE                                         r  core/register/register_reg[22][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.481    
                         clock uncertainty           -0.095    49.386    
    SLICE_X70Y216        FDCE (Recov_fdce_C_CLR)     -0.151    49.235    core/register/register_reg[22][31]
  -------------------------------------------------------------------
                         required time                         49.235    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 42.728    

Slack (MET) :             42.819ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 0.259ns (2.969%)  route 8.465ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.173ns = ( 50.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.465     6.363    core/register/rst_all
    SLICE_X71Y210        FDCE                                         f  core/register/register_reg[21][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.070    50.173    core/register/debug_clk
    SLICE_X71Y210        FDCE                                         r  core/register/register_reg[21][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.485    
                         clock uncertainty           -0.095    49.390    
    SLICE_X71Y210        FDCE (Recov_fdce_C_CLR)     -0.208    49.182    core/register/register_reg[21][10]
  -------------------------------------------------------------------
                         required time                         49.182    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 42.819    

Slack (MET) :             42.819ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 0.259ns (2.969%)  route 8.465ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.173ns = ( 50.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.465     6.363    core/register/rst_all
    SLICE_X71Y210        FDCE                                         f  core/register/register_reg[21][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.070    50.173    core/register/debug_clk
    SLICE_X71Y210        FDCE                                         r  core/register/register_reg[21][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.485    
                         clock uncertainty           -0.095    49.390    
    SLICE_X71Y210        FDCE (Recov_fdce_C_CLR)     -0.208    49.182    core/register/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         49.182    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 42.819    

Slack (MET) :             42.819ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 0.259ns (2.969%)  route 8.465ns (97.031%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.173ns = ( 50.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.233    -2.361    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.102 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.465     6.363    core/register/rst_all
    SLICE_X71Y210        FDCE                                         f  core/register/register_reg[21][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.398    48.492    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.036    48.528 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.492    49.020    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.103 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.070    50.173    core/register/debug_clk
    SLICE_X71Y210        FDCE                                         r  core/register/register_reg[21][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.485    
                         clock uncertainty           -0.095    49.390    
    SLICE_X71Y210        FDCE (Recov_fdce_C_CLR)     -0.208    49.182    core/register/register_reg[21][19]
  -------------------------------------------------------------------
                         required time                         49.182    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 42.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.118ns (5.858%)  route 1.896ns (94.142%))
  Logic Levels:           0  
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.896     1.369    core/reg_EXE_MEM/rst_all
    SLICE_X88Y191        FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.745     0.626    core/reg_EXE_MEM/debug_clk
    SLICE_X88Y191        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                         clock pessimism              0.266     0.891    
    SLICE_X88Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.822    core/reg_EXE_MEM/PCurrent_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.118ns (5.815%)  route 1.911ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        1.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.911     1.384    core/reg_ID_EX/rst_all
    SLICE_X82Y185        FDCE                                         f  core/reg_ID_EX/IR_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.737     0.618    core/reg_ID_EX/debug_clk
    SLICE_X82Y185        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[2]/C
                         clock pessimism              0.266     0.883    
    SLICE_X82Y185        FDCE (Remov_fdce_C_CLR)     -0.050     0.833    core/reg_ID_EX/IR_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.118ns (5.815%)  route 1.911ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        1.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.911     1.384    core/reg_ID_EX/rst_all
    SLICE_X82Y185        FDCE                                         f  core/reg_ID_EX/IR_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.737     0.618    core/reg_ID_EX/debug_clk
    SLICE_X82Y185        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[3]/C
                         clock pessimism              0.266     0.883    
    SLICE_X82Y185        FDCE (Remov_fdce_C_CLR)     -0.050     0.833    core/reg_ID_EX/IR_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.118ns (5.575%)  route 1.998ns (94.425%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        1.998     1.471    core/reg_EXE_MEM/rst_all
    SLICE_X97Y193        FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.750     0.631    core/reg_EXE_MEM/debug_clk
    SLICE_X97Y193        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
                         clock pessimism              0.266     0.896    
    SLICE_X97Y193        FDCE (Remov_fdce_C_CLR)     -0.069     0.827    core/reg_EXE_MEM/IR_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.118ns (5.328%)  route 2.097ns (94.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.097     1.569    core/reg_EXE_MEM/rst_all
    SLICE_X97Y195        FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.750     0.631    core/reg_EXE_MEM/debug_clk
    SLICE_X97Y195        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                         clock pessimism              0.266     0.896    
    SLICE_X97Y195        FDCE (Remov_fdce_C_CLR)     -0.069     0.827    core/reg_EXE_MEM/PCurrent_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.118ns (5.147%)  route 2.174ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.174     1.647    core/reg_ID_EX/rst_all
    SLICE_X97Y202        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.742     0.623    core/reg_ID_EX/debug_clk
    SLICE_X97Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[12]/C
                         clock pessimism              0.266     0.888    
    SLICE_X97Y202        FDCE (Remov_fdce_C_CLR)     -0.069     0.819    core/reg_ID_EX/PCurrent_EX_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.118ns (5.147%)  route 2.174ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.174     1.647    core/reg_ID_EX/rst_all
    SLICE_X97Y202        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.742     0.623    core/reg_ID_EX/debug_clk
    SLICE_X97Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[13]/C
                         clock pessimism              0.266     0.888    
    SLICE_X97Y202        FDCE (Remov_fdce_C_CLR)     -0.069     0.819    core/reg_ID_EX/PCurrent_EX_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.118ns (5.143%)  route 2.177ns (94.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.177     1.649    core/reg_ID_EX/rst_all
    SLICE_X96Y202        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.742     0.623    core/reg_ID_EX/debug_clk
    SLICE_X96Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[14]/C
                         clock pessimism              0.266     0.888    
    SLICE_X96Y202        FDCE (Remov_fdce_C_CLR)     -0.069     0.819    core/reg_ID_EX/PCurrent_EX_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.118ns (5.143%)  route 2.177ns (94.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.177     1.649    core/reg_ID_EX/rst_all
    SLICE_X96Y202        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.742     0.623    core/reg_ID_EX/debug_clk
    SLICE_X96Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[15]/C
                         clock pessimism              0.266     0.888    
    SLICE_X96Y202        FDCE (Remov_fdce_C_CLR)     -0.069     0.819    core/reg_ID_EX/PCurrent_EX_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.118ns (4.999%)  route 2.243ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.547    -0.646    clk_cpu
    SLICE_X90Y155        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.528 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.243     1.715    core/reg_ID_EX/rst_all
    SLICE_X98Y202        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.964    -0.495    BTN_SCAN/CLK_OUT4
    SLICE_X81Y189        LUT3 (Prop_lut3_I2_O)        0.035    -0.460 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.310    -0.149    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.119 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.742     0.623    core/reg_ID_EX/debug_clk
    SLICE_X98Y202        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[30]/C
                         clock pessimism              0.266     0.888    
    SLICE_X98Y202        FDCE (Remov_fdce_C_CLR)     -0.050     0.838    core/reg_ID_EX/PCurrent_EX_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.877    





