;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @2
	SLT 0, @2
	JMN 0, <-2
	JMN 0, <-2
	SUB 1, <-1
	SUB 1, <-1
	MOV -7, <-20
	SUB @121, 106
	SPL 0, 90
	SUB 1, <-1
	SUB 12, @10
	SUB 300, 91
	SLT 721, 0
	CMP @121, 106
	SLT 0, @42
	SLT 0, @42
	SLT 0, @42
	CMP @121, 106
	SUB 12, @10
	SPL @72, #200
	SLT 130, 9
	SUB 12, @10
	SUB @127, 106
	SUB 100, 9
	MOV -1, <-20
	SUB 1, <-1
	SUB #72, @200
	ADD 330, 509
	SUB 121, 106
	SUB <0, @2
	ADD 130, 9
	SUB #0, 0
	SUB 1, <-1
	MOV -7, <-20
	SPL 0, <-2
	SPL -0, <-2
	SPL <121, 106
	SPL 0, -2
	SUB #72, @200
	SPL -0, <-2
	SPL 0, 90
	DJN -1, @-20
	SPL 0, <-2
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	MOV -1, <-20
