[ { "BlackBox" :
    { "name" : "Clash.Prelude.ROM.Blob.asyncRomBlob#"
    , "kind" : "Declaration"
    , "type" :
"asyncRomBlob#
  :: MemBlob n m  -- ARG[0]
  -> Int          -- ARG[1]
  -> BitVector m"
    , "template" :
"// asyncRomBlob begin
~SIGD[~GENSYM[ROM][0]][0];
assign ~SYM[0] = ~CONST[0];

assign ~RESULT = ~SYM[0][~ARG[1]];
// asyncRomBlob end"
    }
  }
]
