09-28-22 03:29:21 INFO   Starting
09-28-22 03:29:21 INFO   Using Board 10
09-28-22 03:29:22 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5814 C, Res.: 947.71 Ohms
09-28-22 03:29:22 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:29:22 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:29:22 INFO   Configuring ASIC
09-28-22 03:29:24 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:29:24 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:29:25 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 13, 0, 255, 1, 255, 39]
09-28-22 03:29:25 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:29:25 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:29:25 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 50, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:29:26 INFO    phaseSelect: 04, prbs_chk_err_cnt: [38, 0, 255, 255, 255, 255, 255, 255, 12, 255, 255, 255]
09-28-22 03:29:26 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 1, 255, 18, 19, 0, 13, 1, 0]
09-28-22 03:29:26 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:29:26 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:29:26 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 192, 255, 255, 0, 0, 0, 255, 0, 207, 255]
09-28-22 03:29:29 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 95, 255, 255, 255, 255, 255, 255]
09-28-22 03:29:29 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:29:29 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 16, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:29:29 INFO    phaseSelect: 12, prbs_chk_err_cnt: [0, 0, 181, 255, 255, 255, 255, 255, 23, 255, 255, 53]
09-28-22 03:29:30 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 3, 0, 52, 2, 0]
09-28-22 03:29:30 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 164, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:29:30 INFO   Error Array:
array([[255, 255, 255, 255, 255,   0,  13,   0, 255,   1, 255,  39],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  50, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 38,   0, 255, 255, 255, 255, 255, 255,  12, 255, 255, 255],
       [  0,   0,   0,   0,   1, 255,  18,  19,   0,  13,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0, 255,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 192, 255, 255,   0,   0,   0, 255,   0, 207, 255],
       [255, 255, 255, 255, 255,  95, 255, 255, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  16, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  0,   0, 181, 255, 255, 255, 255, 255,  23, 255, 255,  53],
       [  0,   0,   0,   0,   0, 255, 255,   3,   0,  52,   2,   0],
       [  0, 164,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:29:30 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:29:30 INFO   Best phase settings (5-setting window): 5,4,6,5,6,7,6,6,5,6,6,5
09-28-22 03:29:30 DEBUG  Set fixed phase 5,4,6,5,6,7,6,6,5,6,6,5
09-28-22 03:29:31 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:29:31 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:29:32 INFO   FC status_locked: 1
09-28-22 03:29:32 INFO   PUSM status: 9
09-28-22 03:29:35 DEBUG  link_reset_roct: 3500
09-28-22 03:29:35 INFO   Trying alignment with snapshot BX=2
09-28-22 03:29:37 INFO   ASIC
09-28-22 03:29:37 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:29:37 INFO   Trying alignment with snapshot BX=3
09-28-22 03:29:39 INFO   ASIC
09-28-22 03:29:39 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   Good ASIC alignment
09-28-22 03:29:39 INFO   Trying alignment with delay=4
09-28-22 03:29:39 INFO   ASIC
09-28-22 03:29:39 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:29:39 INFO   Emulator
09-28-22 03:29:39 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:29:39 INFO   Good ASIC alignment
09-28-22 03:29:39 INFO   Good emulator alignment
09-28-22 03:29:39 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:29:41 INFO   Good hdr_mm_counters, not increasing: [ 87  76  55 149  56  55  74  66  79  63  56 148]
09-28-22 03:29:41 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:29:44 DEBUG  Num links 13 13
09-28-22 03:29:44 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:29:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:29:46 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:29:46 INFO   Links lc-ASIC are aligned
09-28-22 03:29:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:29:49 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:29:49 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:29:49 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:29:49 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:29:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:49 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:29:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:29:51 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:29:51 DEBUG  Compare BX0
09-28-22 03:29:51 DEBUG  Reference position is same as target 103
09-28-22 03:29:51 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:29:51 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:29:51 INFO   Found BX0 word for ASIC 103
09-28-22 03:29:51 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:29:51 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:29:51 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:29:51 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:29:51 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:51 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:29:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:29:53 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:29:53 DEBUG  Compare BX0
09-28-22 03:29:53 DEBUG  Reference position is 103
09-28-22 03:29:53 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:29:53 DEBUG  Found latency for emulator [0 0 0 0 0 0 0 0 0 0 0 0 0] 
09-28-22 03:29:53 INFO   Found BX0 word for emulator 103 
09-28-22 03:29:53 DEBUG  Num links 13 13
09-28-22 03:29:53 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:53 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:29:53 INFO   Word count 409212, error count 0
09-28-22 03:29:54 INFO   Links are aligned between ASIC and emulator
09-28-22 03:29:57 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:29:57 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:29:57 DEBUG  Stop continous acquire for lc-input
09-28-22 03:29:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:57 INFO   l1a counter 161
09-28-22 03:29:57 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator', 'lc-input']
09-28-22 03:29:57 DEBUG  L1A counter 162
09-28-22 03:29:57 INFO   l1a counter 162
09-28-22 03:29:58 DEBUG  Length of captured data for lc-ASIC: 10
09-28-22 03:29:58 DEBUG  Length of captured data for lc-emulator: 10
09-28-22 03:29:58 DEBUG  Length of captured data for lc-input: 10
09-28-22 03:29:58 INFO   Printing lc-ASIC
09-28-22 03:29:58 INFO   14949999,99999999,e06b81ae,06b81ae0,6b81ae06,b81ae06b,81ae06b8,1a001122,11221122,11221122,11221122,11221122,11221122
09-28-22 03:29:58 INFO   1c90ffff,ffffffff,985f51c9,85f51c98,5f51c985,f51c985f,51c985f5,1c985f51,c985f51c,985f51c9,85f51c98,5f51c985,f51c1922
09-28-22 03:29:58 INFO   24809999,99999999,3f6cfdb3,f6cfdb3f,6cfdb3f6,cfdb3f6c,fdb3f6cf,db002122,21222122,21222122,21222122,21222122,21222122
09-28-22 03:29:58 INFO   2c9bffff,ffffffff,31daa4d3,1daa4d31,daa4d31d,aa4d31da,a4d31daa,4d31daa4,d31daa4d,31daa4d3,1daa4d31,daa4d31d,aa4d2922
09-28-22 03:29:58 INFO   34a5dddd,dddddddd,fdaef7ed,77bf6bbd,fb5defda,ef7ed77b,f6bbdfb5,defdaef7,ed77bf6b,bdfb5de0,31223122,31223122,31223122
09-28-22 03:29:58 INFO   3c92ffff,ffffffff,82c70e98,2c70e982,c70e982c,70e982c7,0e982c70,e982c70e,982c70e9,82c70e98,2c70e982,c70e982c,70e93922
09-28-22 03:29:58 INFO   44837777,77777777,3b6699db,34ced9a6,76cd33b6,699db34c,ed9a676c,d33b6699,db34ced9,a676cd30,41224122,41224122,41224122
09-28-22 03:29:58 INFO   4c98ffff,ffffffff,6aeb7e76,aeb7e76a,eb7e76ae,b7e76aeb,7e76aeb7,e76aeb7e,76aeb7e7,6aeb7e76,aeb7e76a,eb7e76ae,b7e74922
09-28-22 03:29:58 INFO   547dffff,ffffffff,b051a1eb,051a1eb0,51a1eb05,1a1eb051,a1eb051a,1eb051a1,eb051a1e,b051a1eb,051a1eb0,51a1eb05,1a1e5122
09-28-22 03:29:58 INFO   5c62bbbb,bbbbbbbb,5ce4cae7,26573932,b9c995ce,4cae7265,73932b9c,995ce4ca,e7265739,32b9c990,59225922,59225922,59225922
09-28-22 03:29:58 INFO   Printing lc-emulator
09-28-22 03:29:58 INFO   14949999,99999999,e06b81ae,06b81ae0,6b81ae06,b81ae06b,81ae06b8,1a001122,11221122,11221122,11221122,11221122,11221122
09-28-22 03:29:58 INFO   1c90ffff,ffffffff,985f51c9,85f51c98,5f51c985,f51c985f,51c985f5,1c985f51,c985f51c,985f51c9,85f51c98,5f51c985,f51c1922
09-28-22 03:29:58 INFO   24809999,99999999,3f6cfdb3,f6cfdb3f,6cfdb3f6,cfdb3f6c,fdb3f6cf,db002122,21222122,21222122,21222122,21222122,21222122
09-28-22 03:29:58 INFO   2c9bffff,ffffffff,31daa4d3,1daa4d31,daa4d31d,aa4d31da,a4d31daa,4d31daa4,d31daa4d,31daa4d3,1daa4d31,daa4d31d,aa4d2922
09-28-22 03:29:58 INFO   34a5dddd,dddddddd,fdaef7ed,77bf6bbd,fb5defda,ef7ed77b,f6bbdfb5,defdaef7,ed77bf6b,bdfb5de0,31223122,31223122,31223122
09-28-22 03:29:58 INFO   3c92ffff,ffffffff,82c70e98,2c70e982,c70e982c,70e982c7,0e982c70,e982c70e,982c70e9,82c70e98,2c70e982,c70e982c,70e93922
09-28-22 03:29:58 INFO   44837777,77777777,3b6699db,34ced9a6,76cd33b6,699db34c,ed9a676c,d33b6699,db34ced9,a676cd30,41224122,41224122,41224122
09-28-22 03:29:58 INFO   4c98ffff,ffffffff,6aeb7e76,aeb7e76a,eb7e76ae,b7e76aeb,7e76aeb7,e76aeb7e,76aeb7e7,6aeb7e76,aeb7e76a,eb7e76ae,b7e74922
09-28-22 03:29:58 INFO   547dffff,ffffffff,b051a1eb,051a1eb0,51a1eb05,1a1eb051,a1eb051a,1eb051a1,eb051a1e,b051a1eb,051a1eb0,51a1eb05,1a1e5122
09-28-22 03:29:58 INFO   5c62bbbb,bbbbbbbb,5ce4cae7,26573932,b9c995ce,4cae7265,73932b9c,995ce4ca,e7265739,32b9c990,59225922,59225922,59225922
09-28-22 03:29:58 INFO   Printing lc-input
09-28-22 03:29:58 INFO   a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4
09-28-22 03:29:58 INFO   a0638149,a0638149,a0638149,a0638149,a0638149,a0638149,a0638149,a0638149,a0638149,a0638149,a0638149,a0638149
09-28-22 03:29:58 INFO   a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b,a07b611b
09-28-22 03:29:58 INFO   a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d,a465b95d
09-28-22 03:29:58 INFO   a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a,a97cd70a
09-28-22 03:29:58 INFO   af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8,af23e2c8
09-28-22 03:29:58 INFO   a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a,a4eb1a7a
09-28-22 03:29:58 INFO   a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4,a5d1dce4
09-28-22 03:29:58 INFO   aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd,aca5abdd
09-28-22 03:29:58 INFO   af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a,af8cc12a
09-28-22 03:29:58 INFO   Configuring stream compare
09-28-22 03:29:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:29:59 DEBUG  Stop continous acquire for lc-input
09-28-22 03:29:59 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:29:59 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:29:59 DEBUG  Configure continous acquire
09-28-22 03:29:59 INFO   Starting stream compare (CTRL-C to stop and do capture and I2C compare)
09-28-22 03:29:59 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.5313 C, Res.: 947.90 Ohms
09-28-22 03:29:59 INFO   Word count 14508469, error count 0
09-28-22 03:30:00 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_3INPUT_ALL': {'hdr_mm_cntr': (174, 242)}, 'CH_ALIGNER_11INPUT_ALL': {'hdr_mm_cntr': (186, 258)}, 'CH_ERR_12_ALL': {'error_data': (84, 86), 'error_data_err_dat': (20, 22)}}}
09-28-22 03:30:00 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 03:30:00 INFO   RW Matches
09-28-22 03:30:00 INFO   Word count 51662212, error count 140
09-28-22 03:30:00 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:30:00 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:30:00 DEBUG  Stop continous acquire for lc-input
09-28-22 03:30:00 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:30:00 INFO   l1a counter 162
09-28-22 03:30:00 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator', 'lc-input']
09-28-22 03:30:00 DEBUG  L1A counter 163
09-28-22 03:30:00 INFO   l1a counter 163
09-28-22 03:30:01 DEBUG  Length of captured data for lc-ASIC: 10
09-28-22 03:30:01 DEBUG  Length of captured data for lc-emulator: 10
09-28-22 03:30:01 DEBUG  Length of captured data for lc-input: 10
09-28-22 03:30:01 INFO   Printing lc-ASIC
09-28-22 03:30:01 INFO   1470ffff,ffffffff,5311ea65,311ea653,11ea6531,1ea65311,ea65311e,a65311ea,65311ea6,5311ea65,311ea653,11ea6531,1ea61122
09-28-22 03:30:01 INFO   1c9aeeee,eeeeeeee,47d5923e,ac91f564,8fab247d,5923eac9,1f5648fa,b247d592,3eac91f5,648fab20,19221922,19221922,19221922
09-28-22 03:30:01 INFO   2491bbbb,bbbbbbbb,d67a66b3,d3359e99,acf4cd67,a66b3d33,59e99acf,4cd67a66,b3d3359e,99acf4c0,21222122,21222122,21222122
09-28-22 03:30:01 INFO   2c8f7777,77777777,d464fea3,27f5193f,a8c9fd46,4fea327f,5193fa8c,9fd464fe,a327f519,3fa8c9f0,29222922,29222922,29222922
09-28-22 03:30:01 INFO   3487ffff,ffffffff,2b42fb82,b42fb82b,42fb82b4,2fb82b42,fb82b42f,b82b42fb,82b42fb8,2b42fb82,b42fb82b,42fb82b4,2fb83122
09-28-22 03:30:01 INFO   3c99ffff,ffffffff,e192456e,192456e1,92456e19,2456e192,456e1924,56e19245,6e192456,e192456e,192456e1,92456e19,24563922
09-28-22 03:30:01 INFO   44a5ffff,ffffffff,d9f6d43d,9f6d43d9,f6d43d9f,6d43d9f6,d43d9f6d,43d9f6d4,3d9f6d43,d9f6d43d,9f6d43d9,f6d43d9f,6d434122
09-28-22 03:30:01 INFO   4c95eeee,eeeeeeee,6f8b637c,5b1be2d8,df16c6f8,b637c5b1,be2d8df1,6c6f8b63,7c5b1be2,d8df16c0,49224922,49224922,49224922
09-28-22 03:30:01 INFO   5480ffff,ffffffff,b469b97b,469b97b4,69b97b46,9b97b469,b97b469b,97b469b9,7b469b97,b469b97b,469b97b4,69b97b46,9b975122
09-28-22 03:30:01 INFO   5ca4ffff,ffffffff,5973d725,973d7259,73d72597,3d725973,d725973d,725973d7,25973d72,5973d725,973d7259,73d72597,3d725922
09-28-22 03:30:01 INFO   Printing lc-emulator
09-28-22 03:30:01 INFO   1470ffff,ffffffff,5311ea65,311ea653,11ea6531,1ea65311,ea65311e,a65311ea,65311ea6,5311ea65,311ea653,11ea6531,1ea61122
09-28-22 03:30:01 INFO   1c9aeeee,eeeeeeee,47d5923e,ac91f564,8fab247d,5923eac9,1f5648fa,b247d592,3eac91f5,648fab20,19221922,19221922,19221922
09-28-22 03:30:01 INFO   2491bbbb,bbbbbbbb,d67a66b3,d3359e99,acf4cd67,a66b3d33,59e99acf,4cd67a66,b3d3359e,99acf4c0,21222122,21222122,21222122
09-28-22 03:30:01 INFO   2c8f7777,77777777,d464fea3,27f5193f,a8c9fd46,4fea327f,5193fa8c,9fd464fe,a327f519,3fa8c9f0,29222922,29222922,29222922
09-28-22 03:30:01 INFO   3487ffff,ffffffff,2b42fb82,b42fb82b,42fb82b4,2fb82b42,fb82b42f,b82b42fb,82b42fb8,2b42fb82,b42fb82b,42fb82b4,2fb83122
09-28-22 03:30:01 INFO   3c99ffff,ffffffff,e192456e,192456e1,92456e19,2456e192,456e1924,56e19245,6e192456,e192456e,192456e1,92456e19,24563922
09-28-22 03:30:01 INFO   44a5ffff,ffffffff,d9f6d43d,9f6d43d9,f6d43d9f,6d43d9f6,d43d9f6d,43d9f6d4,3d9f6d43,d9f6d43d,9f6d43d9,f6d43d9f,6d434122
09-28-22 03:30:01 INFO   4c95eeee,eeeeeeee,6f8b637c,5b1be2d8,df16c6f8,b637c5b1,be2d8df1,6c6f8b63,7c5b1be2,d8df16c0,49224922,49224922,49224922
09-28-22 03:30:01 INFO   5480ffff,ffffffff,b469b97b,469b97b4,69b97b46,9b97b469,b97b469b,97b469b9,7b469b97,b469b97b,469b97b4,69b97b46,9b975122
09-28-22 03:30:01 INFO   5ca4ffff,ffffffff,5973d725,973d7259,73d72597,3d725973,d725973d,725973d7,25973d72,5973d725,973d7259,73d72597,3d725922
09-28-22 03:30:01 INFO   Printing lc-input
09-28-22 03:30:01 INFO   afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc,afda00dc
09-28-22 03:30:01 INFO   a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb,a02c80eb
09-28-22 03:30:01 INFO   a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1,a027a0d1
09-28-22 03:30:01 INFO   ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5,ac2e48e5
09-28-22 03:30:01 INFO   ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc,ab25dadc
09-28-22 03:30:01 INFO   adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b,adecac6b
09-28-22 03:30:01 INFO   ae978771,ae978771,ae978771,ae978771,ae978771,ae978771,ae978771,ae978771,ae978771,ae978771,ae978771,ae978771
09-28-22 03:30:01 INFO   a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad,a13266ad
09-28-22 03:30:01 INFO   a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06,a57eff06
09-28-22 03:30:01 INFO   a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7,a02140c7
09-28-22 03:30:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:30:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:30:01 DEBUG  Stop continous acquire for lc-input
09-28-22 03:30:01 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 03:30:01 DEBUG  Stop continous acquire for lc-emulator
09-28-22 03:30:01 DEBUG  Configure continous acquire
09-28-22 03:30:01 INFO   Word count 24208, error count 0
09-28-22 03:30:01 INFO   Starting Power Scans ( timestamp 28Sep_033001 )
09-28-22 03:30:01 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:01 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:01 INFO   Setting to 1.08 V
09-28-22 03:30:03 INFO   Power: On, Voltage: 1.0800 V, Current: 0.2822 A, Temp: -13.5595 C, Res.: 947.80 Ohms
09-28-22 03:30:17 INFO   Good PLL settings V=1.08: [27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121, 122, 123]
09-28-22 03:30:17 INFO      CapSel=27, V=1.08, PUSM=9, V=1.07, I=0.2822
09-28-22 03:30:18 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:18 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:23 INFO      CapSel=28, V=1.08, PUSM=9, V=1.08, I=0.2850
09-28-22 03:30:23 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:23 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:28 INFO      CapSel=29, V=1.08, PUSM=9, V=1.08, I=0.2847
09-28-22 03:30:28 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:28 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:33 INFO      CapSel=30, V=1.08, PUSM=9, V=1.08, I=0.2846
09-28-22 03:30:33 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:33 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:39 INFO      CapSel=31, V=1.08, PUSM=9, V=1.08, I=0.2845
09-28-22 03:30:39 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:39 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:44 INFO      CapSel=56, V=1.08, PUSM=9, V=1.07, I=0.2844
09-28-22 03:30:44 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:44 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:49 INFO      CapSel=57, V=1.08, PUSM=9, V=1.08, I=0.2843
09-28-22 03:30:49 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:49 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:30:55 INFO      CapSel=58, V=1.08, PUSM=9, V=1.08, I=0.2842
09-28-22 03:30:55 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:30:55 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:00 INFO      CapSel=59, V=1.08, PUSM=9, V=1.07, I=0.2842
09-28-22 03:31:00 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:00 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:05 INFO      CapSel=60, V=1.08, PUSM=9, V=1.08, I=0.2841
09-28-22 03:31:05 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:05 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:11 INFO      CapSel=61, V=1.08, PUSM=9, V=1.08, I=0.2836
09-28-22 03:31:11 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:11 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:16 INFO      CapSel=62, V=1.08, PUSM=9, V=1.08, I=0.2837
09-28-22 03:31:16 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:16 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:21 INFO      CapSel=63, V=1.08, PUSM=9, V=1.08, I=0.2836
09-28-22 03:31:21 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:21 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:27 INFO      CapSel=120, V=1.08, PUSM=9, V=1.07, I=0.2836
09-28-22 03:31:27 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:27 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:32 INFO      CapSel=121, V=1.08, PUSM=9, V=1.07, I=0.2833
09-28-22 03:31:32 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:32 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:37 INFO      CapSel=122, V=1.08, PUSM=9, V=1.08, I=0.2832
09-28-22 03:31:37 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:37 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:43 INFO      CapSel=123, V=1.08, PUSM=9, V=1.08, I=0.2834
09-28-22 03:31:43 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:31:43 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:31:48 INFO   Setting to 1.32 V
09-28-22 03:31:49 INFO   Power: On, Voltage: 1.3100 V, Current: 0.3132 A, Temp: -13.6367 C, Res.: 947.50 Ohms
09-28-22 03:32:03 INFO   Good PLL settings V=1.32: [2, 14, 24, 25, 26, 27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121]
09-28-22 03:32:04 INFO      CapSel=2, V=1.32, PUSM=7, V=1.32, I=0.3824
09-28-22 03:32:04 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:04 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:09 INFO      CapSel=14, V=1.32, PUSM=4, V=1.31, I=0.3951
09-28-22 03:32:09 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:09 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:14 INFO      CapSel=24, V=1.32, PUSM=9, V=1.31, I=0.3804
09-28-22 03:32:14 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:14 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:19 INFO      CapSel=25, V=1.32, PUSM=9, V=1.31, I=0.3836
09-28-22 03:32:20 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:20 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:25 INFO      CapSel=26, V=1.32, PUSM=9, V=1.31, I=0.3837
09-28-22 03:32:25 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:25 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:30 INFO      CapSel=27, V=1.32, PUSM=9, V=1.31, I=0.3827
09-28-22 03:32:30 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:30 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:35 INFO      CapSel=28, V=1.32, PUSM=9, V=1.31, I=0.3825
09-28-22 03:32:36 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:36 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:41 INFO      CapSel=29, V=1.32, PUSM=9, V=1.32, I=0.3822
09-28-22 03:32:41 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:41 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:46 INFO      CapSel=30, V=1.32, PUSM=9, V=1.31, I=0.3821
09-28-22 03:32:46 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:46 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:51 INFO      CapSel=31, V=1.32, PUSM=9, V=1.32, I=0.3819
09-28-22 03:32:52 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:52 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:32:57 INFO      CapSel=56, V=1.32, PUSM=9, V=1.31, I=0.3817
09-28-22 03:32:57 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:32:57 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:02 INFO      CapSel=57, V=1.32, PUSM=9, V=1.31, I=0.3810
09-28-22 03:33:02 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:02 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:07 INFO      CapSel=58, V=1.32, PUSM=9, V=1.31, I=0.3824
09-28-22 03:33:07 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:07 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:13 INFO      CapSel=59, V=1.32, PUSM=9, V=1.32, I=0.3822
09-28-22 03:33:13 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:13 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:18 INFO      CapSel=60, V=1.32, PUSM=9, V=1.31, I=0.3818
09-28-22 03:33:18 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:18 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:23 INFO      CapSel=61, V=1.32, PUSM=9, V=1.31, I=0.3813
09-28-22 03:33:23 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:23 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:29 INFO      CapSel=62, V=1.32, PUSM=9, V=1.31, I=0.3797
09-28-22 03:33:29 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:29 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:34 INFO      CapSel=63, V=1.32, PUSM=9, V=1.31, I=0.3797
09-28-22 03:33:34 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:34 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:39 INFO      CapSel=120, V=1.32, PUSM=9, V=1.31, I=0.3794
09-28-22 03:33:39 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:39 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:45 INFO      CapSel=121, V=1.32, PUSM=9, V=1.31, I=0.3799
09-28-22 03:33:45 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:33:45 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:33:50 INFO   Setting to 1.2 V
09-28-22 03:33:51 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3297 A, Temp: -13.3901 C, Res.: 948.45 Ohms
09-28-22 03:34:05 INFO   Good PLL settings V=1.20: [25, 26, 27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121, 122]
09-28-22 03:34:05 INFO      CapSel=25, V=1.20, PUSM=9, V=1.19, I=0.3315
09-28-22 03:34:06 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:06 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:11 INFO      CapSel=26, V=1.20, PUSM=9, V=1.20, I=0.3318
09-28-22 03:34:11 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:11 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:16 INFO      CapSel=27, V=1.20, PUSM=9, V=1.20, I=0.3330
09-28-22 03:34:16 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:16 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:21 INFO      CapSel=28, V=1.20, PUSM=9, V=1.19, I=0.3315
09-28-22 03:34:22 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:22 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:27 INFO      CapSel=29, V=1.20, PUSM=9, V=1.19, I=0.3313
09-28-22 03:34:27 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:27 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:32 INFO      CapSel=30, V=1.20, PUSM=9, V=1.20, I=0.3312
09-28-22 03:34:32 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:32 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:37 INFO      CapSel=31, V=1.20, PUSM=9, V=1.20, I=0.3311
09-28-22 03:34:37 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:37 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:43 INFO      CapSel=56, V=1.20, PUSM=9, V=1.20, I=0.3310
09-28-22 03:34:43 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:43 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:48 INFO      CapSel=57, V=1.20, PUSM=9, V=1.20, I=0.3309
09-28-22 03:34:48 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:48 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:53 INFO      CapSel=58, V=1.20, PUSM=9, V=1.19, I=0.3308
09-28-22 03:34:53 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:53 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:34:59 INFO      CapSel=59, V=1.20, PUSM=9, V=1.19, I=0.3304
09-28-22 03:34:59 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:34:59 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:04 INFO      CapSel=60, V=1.20, PUSM=9, V=1.20, I=0.3313
09-28-22 03:35:04 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:04 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:09 INFO      CapSel=61, V=1.20, PUSM=9, V=1.19, I=0.3313
09-28-22 03:35:09 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:09 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:15 INFO      CapSel=62, V=1.20, PUSM=9, V=1.20, I=0.3312
09-28-22 03:35:15 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:15 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:20 INFO      CapSel=63, V=1.20, PUSM=9, V=1.19, I=0.3302
09-28-22 03:35:20 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:20 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:25 INFO      CapSel=120, V=1.20, PUSM=9, V=1.20, I=0.3296
09-28-22 03:35:25 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:25 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:31 INFO      CapSel=121, V=1.20, PUSM=9, V=1.20, I=0.3295
09-28-22 03:35:31 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:31 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:36 INFO      CapSel=122, V=1.20, PUSM=9, V=1.20, I=0.3297
09-28-22 03:35:36 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:35:36 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:41 INFO   Setting PLL VCO CapSelect to 31 with phaseSelect settings of 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:35:42 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:35:44 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:35:44 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:35:44 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:35:47 DEBUG  Num links 13 13
09-28-22 03:35:47 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:35:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:35:49 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:35:49 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:35:49 DEBUG  lc-ASIC link 12: aligned(0), delayready(1), waiting(0), writing(0), aligned_c(1), error_c(255)
09-28-22 03:35:49 ERROR  lc-ASIC: is not aligned:
09-28-22 03:35:49 ERROR  LINK-0: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-1: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-2: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-3: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-4: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-5: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-6: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-7: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-8: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-9: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-10: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-11: is_aligned 1, aligned_counter 128, error_counter 1, bit err 0
09-28-22 03:35:49 ERROR  LINK-12: is_aligned 0, aligned_counter 1, error_counter 255, bit err 0
09-28-22 03:35:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:35:51 DEBUG  Aligning ASIC: Setting phase of enable to 4
09-28-22 03:35:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:35:52 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:35:52 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 03:35:52 INFO   Links lc-ASIC are aligned
09-28-22 03:35:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:35:54 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:35:54 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:35:54 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:35:54 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:35:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:35:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:35:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:35:56 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:35:56 DEBUG  Compare BX0
09-28-22 03:35:56 DEBUG  Reference position is same as target 103
09-28-22 03:35:56 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:35:56 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:35:56 INFO   Found BX0 word for ASIC 103
09-28-22 03:35:56 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:35:56 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:35:56 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:35:56 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:35:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:35:56 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:35:59 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:35:59 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:35:59 DEBUG  Compare BX0
09-28-22 03:35:59 DEBUG  Reference position is 103
09-28-22 03:35:59 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:35:59 DEBUG  Found latency for emulator [0 0 0 0 0 0 0 0 0 0 0 0 0] 
09-28-22 03:35:59 INFO   Found BX0 word for emulator 103 
09-28-22 03:35:59 DEBUG  Num links 13 13
09-28-22 03:35:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:35:59 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:35:59 INFO   Word count 409134, error count 404070
09-28-22 03:35:59 WARNING eTx error count after alignment: 404070
09-28-22 03:36:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:36:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:36:15 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5904 C, Res.: 947.68 Ohms
09-28-22 03:36:15 INFO   Word count 414858840, error count 414858840
09-28-22 03:36:15 INFO   Word count 414907903, error count 414907903
09-28-22 03:36:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:36:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:36:19 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:36:23 ERROR  Errors in 1 consecutive comparisons
09-28-22 03:36:33 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.6624 C, Res.: 947.40 Ohms
09-28-22 03:36:33 INFO   Word count 414722317, error count 414722317
09-28-22 03:36:33 INFO   Word count 414771439, error count 414771439
09-28-22 03:36:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:36:37 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:36:38 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:36:41 ERROR  Errors in 2 consecutive comparisons
09-28-22 03:36:52 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.6060 C, Res.: 947.62 Ohms
09-28-22 03:36:52 INFO   Word count 414855152, error count 414855152
09-28-22 03:36:52 INFO   Word count 414905243, error count 414905243
09-28-22 03:36:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:36:55 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:36:56 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:37:00 ERROR  Errors in 3 consecutive comparisons
09-28-22 03:37:00 WARNING Starting Reset Process
09-28-22 03:37:00 INFO   Word count 82383, error count 82383
09-28-22 03:37:00 WARNING     Step 1 - Realign Output
09-28-22 03:37:00 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:37:03 DEBUG  Num links 13 13
09-28-22 03:37:03 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:37:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:04 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:04 INFO   Links lc-ASIC are aligned
09-28-22 03:37:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:06 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:37:06 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:37:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:06 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:09 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:37:09 DEBUG  Compare BX0
09-28-22 03:37:09 DEBUG  Reference position is same as target 102
09-28-22 03:37:09 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:37:09 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:09 INFO   Found BX0 word for ASIC 102
09-28-22 03:37:09 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:37:09 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:37:09 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:09 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:09 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:09 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:37:11 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:37:11 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:37:11 DEBUG  Compare BX0
09-28-22 03:37:11 DEBUG  Reference position is 102
09-28-22 03:37:11 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:37:11 INFO   Trying to find ASIC latency again
09-28-22 03:37:11 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:37:11 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:37:11 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:11 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:37:13 DEBUG  Compare BX0
09-28-22 03:37:13 DEBUG  Reference position is 103
09-28-22 03:37:13 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:37:13 DEBUG  Reference position is 103
09-28-22 03:37:13 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:37:13 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:37:13 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:37:13 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:37:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:37:15 DEBUG  Compare BX0
09-28-22 03:37:15 DEBUG  Reference position is same as target 103
09-28-22 03:37:15 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:37:15 DEBUG  Num links 13 13
09-28-22 03:37:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:15 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:37:15 INFO   Word count 409067, error count 403999
09-28-22 03:37:15 WARNING eTx error count after alignment: 403999
09-28-22 03:37:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:37:22 INFO   Word count 40062715, error count 40062715
09-28-22 03:37:22 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 03:37:26 DEBUG  link_reset_roct: 3500
09-28-22 03:37:26 INFO   Trying alignment with snapshot BX=2
09-28-22 03:37:28 INFO   ASIC
09-28-22 03:37:28 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:37:28 INFO   Trying alignment with snapshot BX=3
09-28-22 03:37:31 INFO   ASIC
09-28-22 03:37:31 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   Good ASIC alignment
09-28-22 03:37:31 INFO   Trying alignment with delay=4
09-28-22 03:37:31 INFO   ASIC
09-28-22 03:37:31 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:37:31 INFO   Emulator
09-28-22 03:37:31 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:37:31 INFO   Good ASIC alignment
09-28-22 03:37:31 INFO   Good emulator alignment
09-28-22 03:37:31 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:37:33 INFO   Good hdr_mm_counters, not increasing: [118  54  55  58  62  54  54  54  54  54  61  56]
09-28-22 03:37:33 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:37:36 DEBUG  Num links 13 13
09-28-22 03:37:36 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:37:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:37 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:37:37 INFO   Links lc-ASIC are aligned
09-28-22 03:37:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:40 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:37:40 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:37:40 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:40 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:40 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:42 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:37:42 DEBUG  Compare BX0
09-28-22 03:37:42 DEBUG  Reference position is same as target 102
09-28-22 03:37:42 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:37:42 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:42 INFO   Found BX0 word for ASIC 102
09-28-22 03:37:42 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:37:42 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:37:42 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:42 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:42 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:42 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:37:44 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:37:44 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:37:44 DEBUG  Compare BX0
09-28-22 03:37:44 DEBUG  Reference position is 102
09-28-22 03:37:44 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:37:44 INFO   Trying to find ASIC latency again
09-28-22 03:37:44 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:37:44 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:37:44 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:44 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:37:44 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:44 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:46 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:46 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:37:46 DEBUG  Compare BX0
09-28-22 03:37:46 DEBUG  Reference position is 103
09-28-22 03:37:46 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:37:46 DEBUG  Reference position is 103
09-28-22 03:37:46 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:37:46 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:37:46 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:37:46 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:37:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:37:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:48 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:37:48 DEBUG  Compare BX0
09-28-22 03:37:48 DEBUG  Reference position is same as target 103
09-28-22 03:37:48 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:37:48 DEBUG  Num links 13 13
09-28-22 03:37:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:37:48 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:37:48 INFO   Word count 408957, error count 403887
09-28-22 03:37:48 WARNING eTx error count after alignment: 403887
09-28-22 03:37:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:37:52 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:37:55 INFO   Word count 40066858, error count 40066858
09-28-22 03:37:55 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 03:37:59 DEBUG  link_reset_roct: 3500
09-28-22 03:37:59 INFO   Trying alignment with snapshot BX=2
09-28-22 03:38:02 INFO   ASIC
09-28-22 03:38:02 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:02 INFO   Trying alignment with snapshot BX=3
09-28-22 03:38:04 INFO   ASIC
09-28-22 03:38:04 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   Good ASIC alignment
09-28-22 03:38:04 INFO   Trying alignment with delay=4
09-28-22 03:38:04 INFO   ASIC
09-28-22 03:38:04 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:04 INFO   Emulator
09-28-22 03:38:04 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:04 INFO   Good ASIC alignment
09-28-22 03:38:04 INFO   Good emulator alignment
09-28-22 03:38:04 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:38:06 INFO   Good hdr_mm_counters, not increasing: [124  55  57  57  59  55  55  55  55  55  59  57]
09-28-22 03:38:07 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:38:10 DEBUG  Num links 13 13
09-28-22 03:38:10 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:38:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:38:11 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:11 INFO   Links lc-ASIC are aligned
09-28-22 03:38:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:38:13 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:38:13 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:38:13 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:13 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:38:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:38:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:38:15 DEBUG  Compare BX0
09-28-22 03:38:15 DEBUG  Reference position is same as target 102
09-28-22 03:38:15 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:38:15 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:15 INFO   Found BX0 word for ASIC 102
09-28-22 03:38:15 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:38:15 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:38:15 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:15 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:15 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:38:17 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:38:17 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:38:17 DEBUG  Compare BX0
09-28-22 03:38:17 DEBUG  Reference position is 102
09-28-22 03:38:17 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:38:17 INFO   Trying to find ASIC latency again
09-28-22 03:38:17 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:38:17 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:38:17 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:17 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:17 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:18 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:38:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:38:20 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:38:20 DEBUG  Compare BX0
09-28-22 03:38:20 DEBUG  Reference position is 103
09-28-22 03:38:20 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:38:20 DEBUG  Reference position is 103
09-28-22 03:38:20 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:38:20 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:38:20 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:38:20 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:38:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:38:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:38:22 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:38:22 DEBUG  Compare BX0
09-28-22 03:38:22 DEBUG  Reference position is same as target 103
09-28-22 03:38:22 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:38:22 DEBUG  Num links 13 13
09-28-22 03:38:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:22 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:38:22 INFO   Word count 409225, error count 404158
09-28-22 03:38:22 WARNING eTx error count after alignment: 404158
09-28-22 03:38:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:38:25 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:38:29 INFO   Word count 40063097, error count 40063097
09-28-22 03:38:29 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 03:38:33 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:38:33 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:38:33 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 2, 15, 1, 0, 0, 0, 31, 0, 0, 0]
09-28-22 03:38:34 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 6, 255, 8, 255, 157, 255, 255]
09-28-22 03:38:34 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:38:34 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 76, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:38:34 INFO    phaseSelect: 04, prbs_chk_err_cnt: [96, 0, 255, 255, 255, 255, 255, 255, 38, 255, 255, 255]
09-28-22 03:38:34 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 26, 27, 0, 14, 3, 0]
09-28-22 03:38:35 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:38:35 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 43, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:38:35 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 1, 2, 0, 0, 0, 1, 0, 0, 0]
09-28-22 03:38:35 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 16, 20, 255, 0, 255, 255]
09-28-22 03:38:35 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:38:36 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 12, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:38:36 INFO    phaseSelect: 12, prbs_chk_err_cnt: [0, 0, 255, 255, 255, 255, 255, 255, 45, 255, 255, 72]
09-28-22 03:38:36 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 6, 0, 141, 2, 0]
09-28-22 03:38:36 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:38:36 INFO   Error Array:
array([[255, 255,   2,  15,   1,   0,   0,   0,  31,   0,   0,   0],
       [255, 255, 255, 255, 255,   6, 255,   8, 255, 157, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  76, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 96,   0, 255, 255, 255, 255, 255, 255,  38, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  26,  27,   0,  14,   3,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  43,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   1,   2,   0,   0,   0,   1,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  16,  20, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  12, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  0,   0, 255, 255, 255, 255, 255, 255,  45, 255, 255,  72],
       [  0,   0,   0,   0,   0, 255, 255,   6,   0, 141,   2,   0],
       [  0,   1,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:38:36 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 03:38:36 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:38:37 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:38:39 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:38:39 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:38:40 INFO   FC status_locked: 1
09-28-22 03:38:40 INFO   PUSM status: 9
09-28-22 03:38:44 DEBUG  link_reset_roct: 3500
09-28-22 03:38:44 INFO   Trying alignment with snapshot BX=2
09-28-22 03:38:46 INFO   ASIC
09-28-22 03:38:46 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:38:46 INFO   Trying alignment with snapshot BX=3
09-28-22 03:38:49 INFO   ASIC
09-28-22 03:38:49 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   Good ASIC alignment
09-28-22 03:38:49 INFO   Trying alignment with delay=4
09-28-22 03:38:49 INFO   ASIC
09-28-22 03:38:49 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:38:49 INFO   Emulator
09-28-22 03:38:49 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:38:49 INFO   Good ASIC alignment
09-28-22 03:38:49 INFO   Good emulator alignment
09-28-22 03:38:49 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:38:51 INFO   Good hdr_mm_counters, not increasing: [125  55  56  56  61  55  55  55  55  55  61  56]
09-28-22 03:38:51 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:38:54 DEBUG  Num links 13 13
09-28-22 03:38:54 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:38:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:38:55 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:38:55 INFO   Links lc-ASIC are aligned
09-28-22 03:38:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:38:58 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:38:58 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:38:58 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:58 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:38:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:38:58 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:39:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:39:00 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:39:00 DEBUG  Compare BX0
09-28-22 03:39:00 DEBUG  Reference position is same as target 102
09-28-22 03:39:00 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:39:00 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:39:00 INFO   Found BX0 word for ASIC 102
09-28-22 03:39:00 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:39:00 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:39:00 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:39:00 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:39:00 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:39:00 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:39:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:39:02 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:39:02 DEBUG  Compare BX0
09-28-22 03:39:02 DEBUG  Reference position is 102
09-28-22 03:39:02 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:39:02 INFO   Trying to find ASIC latency again
09-28-22 03:39:02 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:39:02 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:39:02 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:39:02 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:39:02 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:39:02 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:39:04 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:39:04 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:39:04 DEBUG  Compare BX0
09-28-22 03:39:04 DEBUG  Reference position is 103
09-28-22 03:39:04 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:39:04 DEBUG  Reference position is 103
09-28-22 03:39:04 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:39:04 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:39:04 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:39:04 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:39:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:39:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:39:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:39:06 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:39:06 DEBUG  Compare BX0
09-28-22 03:39:06 DEBUG  Reference position is same as target 103
09-28-22 03:39:06 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:39:06 DEBUG  Num links 13 13
09-28-22 03:39:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:39:06 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:39:06 INFO   Word count 409044, error count 403981
09-28-22 03:39:06 WARNING eTx error count after alignment: 403981
09-28-22 03:39:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:39:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:39:13 INFO   Word count 40063226, error count 40063226
09-28-22 03:39:24 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.5772 C, Res.: 947.73 Ohms
09-28-22 03:39:24 INFO   Word count 414729366, error count 414729366
09-28-22 03:39:24 INFO   Word count 414783861, error count 414783861
09-28-22 03:39:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:39:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:39:28 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:39:32 ERROR  Errors in 1 consecutive comparisons
09-28-22 03:39:42 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5277 C, Res.: 947.92 Ohms
09-28-22 03:39:42 INFO   Word count 414811417, error count 414811417
09-28-22 03:39:42 INFO   Word count 414861386, error count 414861386
09-28-22 03:39:44 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:39:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:39:46 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:39:50 ERROR  Errors in 2 consecutive comparisons
09-28-22 03:40:00 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.7081 C, Res.: 947.22 Ohms
09-28-22 03:40:00 INFO   Word count 414349535, error count 414349535
09-28-22 03:40:00 INFO   Word count 414398173, error count 414398173
09-28-22 03:40:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:04 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:40:05 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:40:09 ERROR  Errors in 3 consecutive comparisons
09-28-22 03:40:09 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (71, 99)}, 'CH_ALIGNER_1INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (59, 0)}, 'CH_ALIGNER_2INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (10, 0)}, 'CH_ALIGNER_3INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (242, 0)}, 'CH_ALIGNER_4INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (20, 0)}, 'CH_ALIGNER_5INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (4, 0)}, 'CH_ALIGNER_6INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (57, 0)}, 'CH_ALIGNER_7INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (53, 0)}, 'CH_ALIGNER_8INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (61, 0)}, 'CH_ALIGNER_9INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (45, 0)}, 'CH_ALIGNER_10INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (22, 0)}, 'CH_ALIGNER_11INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (258, 0)}, 'CH_ERR_12_ALL': {'error_data': (86, 84), 'error_data_err_dat': (22, 20)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (210, 214), 'status_phaseSelect': (4, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'ALIGNER_ALL': {'status': (255, 254), 'status_done': (1, 0)}, 'ERRTOP_ALL': {'err_dat_top': (8191, 4097), 'err_dat_top_err_dat_top': (8191, 4097)}, 'PLL_ALL': {'pll_read_bytes_2to0': (974878, 974990), 'pll_read_bytes_2to0_lfLossOfLockCount': (1, 8)}}}
09-28-22 03:40:09 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 03:40:09 ERROR  RW Mismatches: {'CH_EPRXGRP_1INPUT_ALL': {'config': ('0x20', '0x28'), 'config_phaseSelect': ('0x4', '0x5')}, 'CH_EPRXGRP_3INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_6INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_7INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_8INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_9INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_11INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'PLL_ALL': {'pll_bytes_17to13': ('0xd90d82998', '0xf90d82998'), 'pll_bytes_17to13_fromMemToLJCDR_CBOvcoCapSelect': ('0x1b', '0x1f')}}
09-28-22 03:40:09 WARNING Starting Reset Process
09-28-22 03:40:09 INFO   Word count 37330401, error count 37330401
09-28-22 03:40:09 WARNING     Step 1 - Realign Output
09-28-22 03:40:09 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:40:13 DEBUG  Num links 13 13
09-28-22 03:40:13 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:40:14 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:14 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:14 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:14 INFO   Links lc-ASIC are aligned
09-28-22 03:40:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:16 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:40:16 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:40:16 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:16 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:16 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:16 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:18 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:18 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:40:18 DEBUG  Compare BX0
09-28-22 03:40:18 DEBUG  Reference position is same as target 102
09-28-22 03:40:18 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:40:18 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:18 INFO   Found BX0 word for ASIC 102
09-28-22 03:40:18 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:40:18 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:40:18 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:18 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:18 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:40:20 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:40:20 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:40:20 DEBUG  Compare BX0
09-28-22 03:40:20 DEBUG  Reference position is 102
09-28-22 03:40:20 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:40:20 INFO   Trying to find ASIC latency again
09-28-22 03:40:20 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:40:20 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:40:20 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:20 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:23 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:40:23 DEBUG  Compare BX0
09-28-22 03:40:23 DEBUG  Reference position is 103
09-28-22 03:40:23 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:40:23 DEBUG  Reference position is 103
09-28-22 03:40:23 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:40:23 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:40:23 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:40:23 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:40:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:25 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:40:25 DEBUG  Compare BX0
09-28-22 03:40:25 DEBUG  Reference position is same as target 103
09-28-22 03:40:25 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:40:25 DEBUG  Num links 13 13
09-28-22 03:40:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:25 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:40:25 INFO   Word count 409078, error count 404008
09-28-22 03:40:25 WARNING eTx error count after alignment: 404008
09-28-22 03:40:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:28 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:40:32 INFO   Word count 40062213, error count 40062213
09-28-22 03:40:32 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 03:40:35 DEBUG  link_reset_roct: 3500
09-28-22 03:40:35 INFO   Trying alignment with snapshot BX=2
09-28-22 03:40:38 INFO   ASIC
09-28-22 03:40:38 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:40:38 INFO   Trying alignment with snapshot BX=3
09-28-22 03:40:40 INFO   ASIC
09-28-22 03:40:40 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   Good ASIC alignment
09-28-22 03:40:40 INFO   Trying alignment with delay=4
09-28-22 03:40:40 INFO   ASIC
09-28-22 03:40:40 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:40:40 INFO   Emulator
09-28-22 03:40:40 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:40:40 INFO   Good ASIC alignment
09-28-22 03:40:40 INFO   Good emulator alignment
09-28-22 03:40:40 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:40:42 INFO   Good hdr_mm_counters, not increasing: [124  55  56  56  58  55  55  55  55  55  58  56]
09-28-22 03:40:43 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:40:46 DEBUG  Num links 13 13
09-28-22 03:40:46 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:40:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:47 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:40:47 INFO   Links lc-ASIC are aligned
09-28-22 03:40:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:49 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:40:49 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:40:49 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:49 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:49 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:51 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:40:51 DEBUG  Compare BX0
09-28-22 03:40:51 DEBUG  Reference position is same as target 102
09-28-22 03:40:51 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:40:51 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:51 INFO   Found BX0 word for ASIC 102
09-28-22 03:40:51 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:40:51 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:40:51 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:51 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:51 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:51 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:40:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:40:53 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:40:53 DEBUG  Compare BX0
09-28-22 03:40:53 DEBUG  Reference position is 102
09-28-22 03:40:53 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:40:53 INFO   Trying to find ASIC latency again
09-28-22 03:40:53 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:40:53 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:40:53 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:53 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:40:53 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:53 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:56 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:40:56 DEBUG  Compare BX0
09-28-22 03:40:56 DEBUG  Reference position is 103
09-28-22 03:40:56 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:40:56 DEBUG  Reference position is 103
09-28-22 03:40:56 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:40:56 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:40:56 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:40:56 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:40:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:56 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:40:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:40:58 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:40:58 DEBUG  Compare BX0
09-28-22 03:40:58 DEBUG  Reference position is same as target 103
09-28-22 03:40:58 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:40:58 DEBUG  Num links 13 13
09-28-22 03:40:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:40:58 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:40:58 INFO   Word count 409138, error count 404075
09-28-22 03:40:58 WARNING eTx error count after alignment: 404075
09-28-22 03:41:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:41:01 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:41:05 INFO   Word count 40063730, error count 40063730
09-28-22 03:41:05 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 03:41:09 DEBUG  link_reset_roct: 3500
09-28-22 03:41:09 INFO   Trying alignment with snapshot BX=2
09-28-22 03:41:11 INFO   ASIC
09-28-22 03:41:11 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:11 INFO   Trying alignment with snapshot BX=3
09-28-22 03:41:14 INFO   ASIC
09-28-22 03:41:14 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   Good ASIC alignment
09-28-22 03:41:14 INFO   Trying alignment with delay=4
09-28-22 03:41:14 INFO   ASIC
09-28-22 03:41:14 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:14 INFO   Emulator
09-28-22 03:41:14 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:14 INFO   Good ASIC alignment
09-28-22 03:41:14 INFO   Good emulator alignment
09-28-22 03:41:14 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:41:16 INFO   Good hdr_mm_counters, not increasing: [124  55  56  56  61  55  55  55  55  55  63  55]
09-28-22 03:41:16 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:41:19 DEBUG  Num links 13 13
09-28-22 03:41:19 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:41:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:41:21 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:41:21 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:41:21 INFO   Links lc-ASIC are aligned
09-28-22 03:41:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:41:23 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:41:23 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:41:23 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:23 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:41:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:41:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:41:25 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:41:25 DEBUG  Compare BX0
09-28-22 03:41:25 DEBUG  Reference position is same as target 102
09-28-22 03:41:25 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:41:25 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:25 INFO   Found BX0 word for ASIC 102
09-28-22 03:41:25 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:41:25 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:41:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:25 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:41:25 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:41:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:41:27 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:41:27 DEBUG  Compare BX0
09-28-22 03:41:27 DEBUG  Reference position is 102
09-28-22 03:41:27 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:41:27 INFO   Trying to find ASIC latency again
09-28-22 03:41:27 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:41:27 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:41:27 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:27 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:41:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:41:27 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:41:29 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:41:29 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:41:29 DEBUG  Compare BX0
09-28-22 03:41:29 DEBUG  Reference position is 103
09-28-22 03:41:29 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:41:29 DEBUG  Reference position is 103
09-28-22 03:41:29 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:41:29 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:41:29 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:41:29 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:41:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:41:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:41:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:41:31 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:41:31 DEBUG  Compare BX0
09-28-22 03:41:31 DEBUG  Reference position is same as target 103
09-28-22 03:41:31 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:41:31 DEBUG  Num links 13 13
09-28-22 03:41:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:41:31 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:41:31 INFO   Word count 409153, error count 404076
09-28-22 03:41:31 WARNING eTx error count after alignment: 404076
09-28-22 03:41:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:41:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:41:38 INFO   Word count 40063824, error count 40063824
09-28-22 03:41:38 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 03:41:42 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:41:42 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:41:43 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 0, 16, 2, 0, 0, 0, 26, 0, 0, 0]
09-28-22 03:41:43 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 5, 255, 3, 255, 158, 255, 255]
09-28-22 03:41:43 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:41:44 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 78, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:41:44 INFO    phaseSelect: 04, prbs_chk_err_cnt: [96, 0, 255, 255, 255, 255, 255, 255, 44, 255, 255, 255]
09-28-22 03:41:44 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 32, 37, 0, 18, 1, 0]
09-28-22 03:41:44 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:41:44 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 48, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:41:44 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 2, 3, 0, 0, 0, 0, 0, 0, 1]
09-28-22 03:41:45 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 16, 18, 255, 0, 255, 255]
09-28-22 03:41:45 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:41:45 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 19, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:41:45 INFO    phaseSelect: 12, prbs_chk_err_cnt: [3, 0, 255, 255, 255, 255, 255, 255, 60, 255, 255, 80]
09-28-22 03:41:45 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 6, 0, 128, 2, 0]
09-28-22 03:41:46 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:41:46 INFO   Error Array:
array([[255, 255,   0,  16,   2,   0,   0,   0,  26,   0,   0,   0],
       [255, 255, 255, 255, 255,   5, 255,   3, 255, 158, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  78, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 96,   0, 255, 255, 255, 255, 255, 255,  44, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  32,  37,   0,  18,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  48,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   2,   3,   0,   0,   0,   0,   0,   0,   1],
       [255, 255, 255, 255, 255,   0,  16,  18, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  19, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  3,   0, 255, 255, 255, 255, 255, 255,  60, 255, 255,  80],
       [  0,   0,   0,   1,   0, 255, 255,   6,   0, 128,   2,   0],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:41:46 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 03:41:46 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:41:47 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:41:48 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:41:48 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:41:50 INFO   FC status_locked: 1
09-28-22 03:41:50 INFO   PUSM status: 9
09-28-22 03:41:53 DEBUG  link_reset_roct: 3500
09-28-22 03:41:53 INFO   Trying alignment with snapshot BX=2
09-28-22 03:41:56 INFO   ASIC
09-28-22 03:41:56 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:41:56 INFO   Trying alignment with snapshot BX=3
09-28-22 03:41:58 INFO   ASIC
09-28-22 03:41:58 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   Good ASIC alignment
09-28-22 03:41:58 INFO   Trying alignment with delay=4
09-28-22 03:41:58 INFO   ASIC
09-28-22 03:41:58 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:41:58 INFO   Emulator
09-28-22 03:41:58 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:41:58 INFO   Good ASIC alignment
09-28-22 03:41:58 INFO   Good emulator alignment
09-28-22 03:41:58 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:42:00 INFO   Good hdr_mm_counters, not increasing: [118  55  58  59  62  57  55  55  55  55  62  59]
09-28-22 03:42:00 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:42:04 DEBUG  Num links 13 13
09-28-22 03:42:04 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:42:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:42:05 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:42:05 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:42:05 INFO   Links lc-ASIC are aligned
09-28-22 03:42:07 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:07 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:42:07 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:42:07 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:07 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:07 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:42:07 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:42:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:09 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:42:09 DEBUG  Compare BX0
09-28-22 03:42:09 DEBUG  Reference position is same as target 102
09-28-22 03:42:09 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:42:09 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:09 INFO   Found BX0 word for ASIC 102
09-28-22 03:42:09 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:42:09 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:42:09 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:09 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:09 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:42:09 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:42:11 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:42:11 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:42:11 DEBUG  Compare BX0
09-28-22 03:42:11 DEBUG  Reference position is 102
09-28-22 03:42:11 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:42:11 INFO   Trying to find ASIC latency again
09-28-22 03:42:11 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:42:11 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:42:11 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:11 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:42:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:42:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:42:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:42:13 DEBUG  Compare BX0
09-28-22 03:42:13 DEBUG  Reference position is 103
09-28-22 03:42:13 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:42:13 DEBUG  Reference position is 103
09-28-22 03:42:13 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:42:13 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:42:13 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:42:13 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:42:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:42:14 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:42:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:16 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:42:16 DEBUG  Compare BX0
09-28-22 03:42:16 DEBUG  Reference position is same as target 103
09-28-22 03:42:16 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:42:16 DEBUG  Num links 13 13
09-28-22 03:42:16 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:42:16 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:42:16 INFO   Word count 408978, error count 403915
09-28-22 03:42:16 WARNING eTx error count after alignment: 403915
09-28-22 03:42:18 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:19 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:42:23 INFO   Word count 40064596, error count 40064596
09-28-22 03:42:33 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5392 C, Res.: 947.87 Ohms
09-28-22 03:42:33 INFO   Word count 414650747, error count 414650747
09-28-22 03:42:33 INFO   Word count 414703764, error count 414703764
09-28-22 03:42:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:42:37 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:42:41 ERROR  Errors in 1 consecutive comparisons
09-28-22 03:42:52 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.5141 C, Res.: 947.97 Ohms
09-28-22 03:42:52 INFO   Word count 414804918, error count 414804918
09-28-22 03:42:52 INFO   Word count 414853730, error count 414853730
09-28-22 03:42:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:42:55 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:42:56 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:43:00 ERROR  Errors in 2 consecutive comparisons
09-28-22 03:43:10 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5742 C, Res.: 947.74 Ohms
09-28-22 03:43:10 INFO   Word count 414812916, error count 414812916
09-28-22 03:43:10 INFO   Word count 414862224, error count 414862224
09-28-22 03:43:12 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:13 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:43:14 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:43:18 ERROR  Errors in 3 consecutive comparisons
09-28-22 03:43:18 WARNING Starting Reset Process
09-28-22 03:43:18 INFO   Word count 80228, error count 80228
09-28-22 03:43:18 WARNING     Step 1 - Realign Output
09-28-22 03:43:18 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:43:21 DEBUG  Num links 13 13
09-28-22 03:43:21 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:43:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:43:22 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:22 INFO   Links lc-ASIC are aligned
09-28-22 03:43:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:25 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:43:25 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:43:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:25 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:25 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:43:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:27 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:43:27 DEBUG  Compare BX0
09-28-22 03:43:27 DEBUG  Reference position is same as target 102
09-28-22 03:43:27 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:43:27 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:27 INFO   Found BX0 word for ASIC 102
09-28-22 03:43:27 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:43:27 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:43:27 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:27 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:27 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:43:29 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:43:29 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:43:29 DEBUG  Compare BX0
09-28-22 03:43:29 DEBUG  Reference position is 102
09-28-22 03:43:29 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:43:29 INFO   Trying to find ASIC latency again
09-28-22 03:43:29 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:43:29 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:43:29 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:29 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:43:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:31 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:43:31 DEBUG  Compare BX0
09-28-22 03:43:31 DEBUG  Reference position is 103
09-28-22 03:43:31 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:43:31 DEBUG  Reference position is 103
09-28-22 03:43:31 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:43:31 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:43:31 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:43:31 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:43:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:31 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:43:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:33 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:43:33 DEBUG  Compare BX0
09-28-22 03:43:33 DEBUG  Reference position is same as target 103
09-28-22 03:43:33 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:43:33 DEBUG  Num links 13 13
09-28-22 03:43:33 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:33 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:43:33 INFO   Word count 409101, error count 404025
09-28-22 03:43:33 WARNING eTx error count after alignment: 404025
09-28-22 03:43:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:37 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:43:40 INFO   Word count 40062674, error count 40062674
09-28-22 03:43:40 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 03:43:44 DEBUG  link_reset_roct: 3500
09-28-22 03:43:44 INFO   Trying alignment with snapshot BX=2
09-28-22 03:43:46 INFO   ASIC
09-28-22 03:43:46 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:43:46 INFO   Trying alignment with snapshot BX=3
09-28-22 03:43:49 INFO   ASIC
09-28-22 03:43:49 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   Good ASIC alignment
09-28-22 03:43:49 INFO   Trying alignment with delay=4
09-28-22 03:43:49 INFO   ASIC
09-28-22 03:43:49 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:43:49 INFO   Emulator
09-28-22 03:43:49 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:43:49 INFO   Good ASIC alignment
09-28-22 03:43:49 INFO   Good emulator alignment
09-28-22 03:43:49 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:43:51 INFO   Good hdr_mm_counters, not increasing: [123  55  55  55  57  55  55  55  55  55  57  55]
09-28-22 03:43:51 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:43:54 DEBUG  Num links 13 13
09-28-22 03:43:54 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:43:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:56 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:43:56 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:43:56 INFO   Links lc-ASIC are aligned
09-28-22 03:43:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:43:58 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:43:58 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:43:58 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:58 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:43:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:43:58 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:00 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:44:00 DEBUG  Compare BX0
09-28-22 03:44:00 DEBUG  Reference position is same as target 102
09-28-22 03:44:00 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:44:00 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:00 INFO   Found BX0 word for ASIC 102
09-28-22 03:44:00 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:44:00 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:44:00 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:00 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:00 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:00 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:44:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:44:02 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:44:02 DEBUG  Compare BX0
09-28-22 03:44:02 DEBUG  Reference position is 102
09-28-22 03:44:02 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:44:02 INFO   Trying to find ASIC latency again
09-28-22 03:44:02 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:44:02 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:44:02 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:02 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:02 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:02 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:04 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:04 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:44:04 DEBUG  Compare BX0
09-28-22 03:44:04 DEBUG  Reference position is 103
09-28-22 03:44:04 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:44:04 DEBUG  Reference position is 103
09-28-22 03:44:04 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:44:04 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:44:04 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:44:04 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:44:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:06 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:44:06 DEBUG  Compare BX0
09-28-22 03:44:06 DEBUG  Reference position is same as target 103
09-28-22 03:44:06 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:44:06 DEBUG  Num links 13 13
09-28-22 03:44:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:06 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:44:06 INFO   Word count 409118, error count 404049
09-28-22 03:44:06 WARNING eTx error count after alignment: 404049
09-28-22 03:44:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:44:13 INFO   Word count 40062762, error count 40062762
09-28-22 03:44:13 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 03:44:17 DEBUG  link_reset_roct: 3500
09-28-22 03:44:17 INFO   Trying alignment with snapshot BX=2
09-28-22 03:44:20 INFO   ASIC
09-28-22 03:44:20 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:44:20 INFO   Trying alignment with snapshot BX=3
09-28-22 03:44:22 INFO   ASIC
09-28-22 03:44:22 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   Good ASIC alignment
09-28-22 03:44:22 INFO   Trying alignment with delay=4
09-28-22 03:44:22 INFO   ASIC
09-28-22 03:44:22 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:44:22 INFO   Emulator
09-28-22 03:44:22 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:44:22 INFO   Good ASIC alignment
09-28-22 03:44:22 INFO   Good emulator alignment
09-28-22 03:44:22 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:44:24 INFO   Good hdr_mm_counters, not increasing: [120  55  56  57  58  55  55  55  55  55  58  56]
09-28-22 03:44:25 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:44:28 DEBUG  Num links 13 13
09-28-22 03:44:28 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:44:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:29 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:44:29 INFO   Links lc-ASIC are aligned
09-28-22 03:44:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:31 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:44:31 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:44:31 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:31 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:31 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:33 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:44:33 DEBUG  Compare BX0
09-28-22 03:44:33 DEBUG  Reference position is same as target 102
09-28-22 03:44:33 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:44:33 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:33 INFO   Found BX0 word for ASIC 102
09-28-22 03:44:33 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:44:33 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:44:33 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:33 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:33 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:33 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:44:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:44:36 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:44:36 DEBUG  Compare BX0
09-28-22 03:44:36 DEBUG  Reference position is 102
09-28-22 03:44:36 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:44:36 INFO   Trying to find ASIC latency again
09-28-22 03:44:36 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:44:36 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:44:36 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:36 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:44:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:36 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:38 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:38 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:44:38 DEBUG  Compare BX0
09-28-22 03:44:38 DEBUG  Reference position is 103
09-28-22 03:44:38 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:44:38 DEBUG  Reference position is 103
09-28-22 03:44:38 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:44:38 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:44:38 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:44:38 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:44:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:44:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:40 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:44:40 DEBUG  Compare BX0
09-28-22 03:44:40 DEBUG  Reference position is same as target 103
09-28-22 03:44:40 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:44:40 DEBUG  Num links 13 13
09-28-22 03:44:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:44:40 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:44:40 INFO   Word count 408945, error count 403868
09-28-22 03:44:40 WARNING eTx error count after alignment: 403868
09-28-22 03:44:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:44:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:44:47 INFO   Word count 40064813, error count 40064813
09-28-22 03:44:47 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 03:44:51 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:44:51 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:44:51 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 0, 14, 1, 0, 0, 0, 26, 0, 0, 0]
09-28-22 03:44:52 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 3, 255, 1, 255, 140, 255, 255]
09-28-22 03:44:52 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:44:52 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 96, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:44:52 INFO    phaseSelect: 04, prbs_chk_err_cnt: [104, 0, 255, 255, 255, 255, 255, 255, 46, 255, 255, 255]
09-28-22 03:44:52 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 23, 25, 0, 11, 1, 0]
09-28-22 03:44:53 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:44:53 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 27, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:44:53 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:44:53 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 15, 21, 255, 1, 255, 255]
09-28-22 03:44:53 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:44:54 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 29, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:44:54 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 45, 255, 255, 63]
09-28-22 03:44:54 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 1, 0, 127, 2, 0]
09-28-22 03:44:54 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:44:54 INFO   Error Array:
array([[255, 255,   0,  14,   1,   0,   0,   0,  26,   0,   0,   0],
       [255, 255, 255, 255, 255,   3, 255,   1, 255, 140, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  96, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [104,   0, 255, 255, 255, 255, 255, 255,  46, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  23,  25,   0,  11,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  27,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   1,   1,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  15,  21, 255,   1, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  29, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  45, 255, 255,  63],
       [  0,   0,   0,   1,   0, 255, 255,   1,   0, 127,   2,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:44:54 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 03:44:54 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:44:55 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:44:57 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:44:57 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:44:58 INFO   FC status_locked: 1
09-28-22 03:44:58 INFO   PUSM status: 9
09-28-22 03:45:02 DEBUG  link_reset_roct: 3500
09-28-22 03:45:02 INFO   Trying alignment with snapshot BX=2
09-28-22 03:45:04 INFO   ASIC
09-28-22 03:45:04 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:45:04 INFO   Trying alignment with snapshot BX=3
09-28-22 03:45:06 INFO   ASIC
09-28-22 03:45:06 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:06 INFO   Good ASIC alignment
09-28-22 03:45:06 INFO   Trying alignment with delay=4
09-28-22 03:45:07 INFO   ASIC
09-28-22 03:45:07 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:45:07 INFO   Emulator
09-28-22 03:45:07 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:45:07 INFO   Good ASIC alignment
09-28-22 03:45:07 INFO   Good emulator alignment
09-28-22 03:45:07 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:45:09 INFO   Good hdr_mm_counters, not increasing: [126  55  56  57  63  56  55  55  55  55  63  57]
09-28-22 03:45:09 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:45:12 DEBUG  Num links 13 13
09-28-22 03:45:12 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:45:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:45:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:45:13 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:45:13 INFO   Links lc-ASIC are aligned
09-28-22 03:45:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:45:15 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:45:15 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:45:15 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:15 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:45:15 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:45:18 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:45:18 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:45:18 DEBUG  Compare BX0
09-28-22 03:45:18 DEBUG  Reference position is same as target 102
09-28-22 03:45:18 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:45:18 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:18 INFO   Found BX0 word for ASIC 102
09-28-22 03:45:18 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:45:18 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:45:18 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:18 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:45:18 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:45:20 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:45:20 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:45:20 DEBUG  Compare BX0
09-28-22 03:45:20 DEBUG  Reference position is 102
09-28-22 03:45:20 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:45:20 INFO   Trying to find ASIC latency again
09-28-22 03:45:20 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:45:20 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:45:20 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:20 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:45:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:45:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:45:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:45:22 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:45:22 DEBUG  Compare BX0
09-28-22 03:45:22 DEBUG  Reference position is 103
09-28-22 03:45:22 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:45:22 DEBUG  Reference position is 103
09-28-22 03:45:22 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:45:22 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:45:22 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:45:22 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:45:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:45:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:45:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:45:24 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:45:24 DEBUG  Compare BX0
09-28-22 03:45:24 DEBUG  Reference position is same as target 103
09-28-22 03:45:24 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:45:24 DEBUG  Num links 13 13
09-28-22 03:45:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:45:24 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:45:24 INFO   Word count 409301, error count 404231
09-28-22 03:45:24 WARNING eTx error count after alignment: 404231
09-28-22 03:45:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:45:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:45:31 INFO   Word count 40062289, error count 40062289
09-28-22 03:45:42 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.6911 C, Res.: 947.29 Ohms
09-28-22 03:45:42 INFO   Word count 414570028, error count 414570028
09-28-22 03:45:42 INFO   Word count 414622409, error count 414622409
09-28-22 03:45:44 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:45:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:45:46 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:45:50 ERROR  Errors in 1 consecutive comparisons
09-28-22 03:46:00 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5954 C, Res.: 947.66 Ohms
09-28-22 03:46:00 INFO   Word count 414689958, error count 414689958
09-28-22 03:46:00 INFO   Word count 414738477, error count 414738477
09-28-22 03:46:02 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:03 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:46:04 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:46:08 ERROR  Errors in 2 consecutive comparisons
09-28-22 03:46:18 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.6394 C, Res.: 947.49 Ohms
09-28-22 03:46:18 INFO   Word count 414932043, error count 414932043
09-28-22 03:46:18 INFO   Word count 414984372, error count 414984372
09-28-22 03:46:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:22 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:46:23 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:46:26 ERROR  Errors in 3 consecutive comparisons
09-28-22 03:46:27 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'hdr_mm_cntr': (99, 110)}, 'CH_ERR_0INPUT_ALL': {'error_data': (0, 96), 'error_data_err_out': (0, 1), 'error_data_err_dat': (0, 32)}}}
09-28-22 03:46:27 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 03:46:27 INFO   RW Matches
09-28-22 03:46:27 WARNING Starting Reset Process
09-28-22 03:46:27 INFO   Word count 37408881, error count 37408881
09-28-22 03:46:27 WARNING     Step 1 - Realign Output
09-28-22 03:46:27 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:46:30 DEBUG  Num links 13 13
09-28-22 03:46:30 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:46:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:46:32 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:46:32 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:46:32 INFO   Links lc-ASIC are aligned
09-28-22 03:46:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:34 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:46:34 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:46:34 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:34 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:46:34 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:46:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:36 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:46:36 DEBUG  Compare BX0
09-28-22 03:46:36 DEBUG  Reference position is same as target 102
09-28-22 03:46:36 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:46:36 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:36 INFO   Found BX0 word for ASIC 102
09-28-22 03:46:36 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:46:36 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:46:36 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:36 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:46:36 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:46:38 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:46:38 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:46:38 DEBUG  Compare BX0
09-28-22 03:46:38 DEBUG  Reference position is 102
09-28-22 03:46:38 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:46:38 INFO   Trying to find ASIC latency again
09-28-22 03:46:38 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:46:38 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:46:38 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:38 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:46:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:46:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:46:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:40 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:46:40 DEBUG  Compare BX0
09-28-22 03:46:40 DEBUG  Reference position is 103
09-28-22 03:46:40 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:46:40 DEBUG  Reference position is 103
09-28-22 03:46:40 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:46:40 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:46:40 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:46:40 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:46:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:46:40 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:46:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:43 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:46:43 DEBUG  Compare BX0
09-28-22 03:46:43 DEBUG  Reference position is same as target 103
09-28-22 03:46:43 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:46:43 DEBUG  Num links 13 13
09-28-22 03:46:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:46:43 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:46:43 INFO   Word count 409171, error count 404095
09-28-22 03:46:43 WARNING eTx error count after alignment: 404095
09-28-22 03:46:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:46:46 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:46:50 INFO   Word count 40062115, error count 40062115
09-28-22 03:46:50 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 03:46:53 DEBUG  link_reset_roct: 3500
09-28-22 03:46:53 INFO   Trying alignment with snapshot BX=2
09-28-22 03:46:56 INFO   ASIC
09-28-22 03:46:56 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:46:56 INFO   Trying alignment with snapshot BX=3
09-28-22 03:46:58 INFO   ASIC
09-28-22 03:46:58 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   Good ASIC alignment
09-28-22 03:46:58 INFO   Trying alignment with delay=4
09-28-22 03:46:58 INFO   ASIC
09-28-22 03:46:58 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:46:58 INFO   Emulator
09-28-22 03:46:58 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:46:58 INFO   Good ASIC alignment
09-28-22 03:46:58 INFO   Good emulator alignment
09-28-22 03:46:58 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:47:00 INFO   Good hdr_mm_counters, not increasing: [126  55  55  55  59  55  55  55  55  55  62  55]
09-28-22 03:47:00 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:47:04 DEBUG  Num links 13 13
09-28-22 03:47:04 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:47:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:05 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:05 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:05 INFO   Links lc-ASIC are aligned
09-28-22 03:47:07 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:07 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:47:07 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:47:07 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:07 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:07 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:07 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:09 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:09 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:47:09 DEBUG  Compare BX0
09-28-22 03:47:09 DEBUG  Reference position is same as target 102
09-28-22 03:47:09 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:47:09 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:09 INFO   Found BX0 word for ASIC 102
09-28-22 03:47:09 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:47:09 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:47:09 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:09 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:09 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:09 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:47:11 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:47:11 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:47:11 DEBUG  Compare BX0
09-28-22 03:47:11 DEBUG  Reference position is 102
09-28-22 03:47:11 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:47:11 INFO   Trying to find ASIC latency again
09-28-22 03:47:11 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:47:11 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:47:11 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:11 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:11 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:11 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:14 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:47:14 DEBUG  Compare BX0
09-28-22 03:47:14 DEBUG  Reference position is 103
09-28-22 03:47:14 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:47:14 DEBUG  Reference position is 103
09-28-22 03:47:14 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:47:14 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:47:14 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:47:14 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:47:14 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:14 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:16 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:47:16 DEBUG  Compare BX0
09-28-22 03:47:16 DEBUG  Reference position is same as target 103
09-28-22 03:47:16 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:47:16 DEBUG  Num links 13 13
09-28-22 03:47:16 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:16 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:47:16 INFO   Word count 408940, error count 403879
09-28-22 03:47:16 WARNING eTx error count after alignment: 403879
09-28-22 03:47:18 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:19 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:47:23 INFO   Word count 40063595, error count 40063595
09-28-22 03:47:23 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 03:47:27 DEBUG  link_reset_roct: 3500
09-28-22 03:47:27 INFO   Trying alignment with snapshot BX=2
09-28-22 03:47:29 INFO   ASIC
09-28-22 03:47:29 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:47:29 INFO   Trying alignment with snapshot BX=3
09-28-22 03:47:32 INFO   ASIC
09-28-22 03:47:32 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   Good ASIC alignment
09-28-22 03:47:32 INFO   Trying alignment with delay=4
09-28-22 03:47:32 INFO   ASIC
09-28-22 03:47:32 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:47:32 INFO   Emulator
09-28-22 03:47:32 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:47:32 INFO   Good ASIC alignment
09-28-22 03:47:32 INFO   Good emulator alignment
09-28-22 03:47:32 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:47:34 INFO   Good hdr_mm_counters, not increasing: [115  55  59  59  66  56  55  55  55  55  65  58]
09-28-22 03:47:34 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:47:37 DEBUG  Num links 13 13
09-28-22 03:47:37 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:47:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:38 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:47:38 INFO   Links lc-ASIC are aligned
09-28-22 03:47:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:41 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:47:41 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:47:41 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:41 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:41 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:43 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:47:43 DEBUG  Compare BX0
09-28-22 03:47:43 DEBUG  Reference position is same as target 102
09-28-22 03:47:43 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:47:43 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:43 INFO   Found BX0 word for ASIC 102
09-28-22 03:47:43 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:47:43 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:47:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:43 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:43 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:47:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:47:45 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:47:45 DEBUG  Compare BX0
09-28-22 03:47:45 DEBUG  Reference position is 102
09-28-22 03:47:45 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:47:45 INFO   Trying to find ASIC latency again
09-28-22 03:47:45 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:47:45 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:47:45 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:45 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:47:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:47 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:47 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:47:47 DEBUG  Compare BX0
09-28-22 03:47:47 DEBUG  Reference position is 103
09-28-22 03:47:47 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:47:47 DEBUG  Reference position is 103
09-28-22 03:47:47 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:47:47 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:47:47 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:47:47 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:47:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:47:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:49 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:47:49 DEBUG  Compare BX0
09-28-22 03:47:49 DEBUG  Reference position is same as target 103
09-28-22 03:47:49 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:47:49 DEBUG  Num links 13 13
09-28-22 03:47:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:47:49 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:47:49 INFO   Word count 408927, error count 403854
09-28-22 03:47:49 WARNING eTx error count after alignment: 403854
09-28-22 03:47:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:47:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:47:56 INFO   Word count 40062212, error count 40062212
09-28-22 03:47:56 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 03:48:00 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:48:00 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:48:01 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 0, 26, 0, 0, 0, 0, 27, 0, 0, 0]
09-28-22 03:48:01 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 4, 255, 2, 255, 161, 255, 255]
09-28-22 03:48:01 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:48:01 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 97, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:48:02 INFO    phaseSelect: 04, prbs_chk_err_cnt: [83, 0, 255, 255, 255, 255, 255, 255, 29, 255, 255, 255]
09-28-22 03:48:02 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 27, 31, 0, 23, 2, 0]
09-28-22 03:48:02 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:48:02 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 37, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:48:02 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:48:03 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 18, 26, 255, 0, 255, 255]
09-28-22 03:48:03 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:48:03 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 13, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:48:03 INFO    phaseSelect: 12, prbs_chk_err_cnt: [4, 0, 255, 255, 255, 255, 255, 255, 63, 255, 255, 107]
09-28-22 03:48:03 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 4, 0, 152, 2, 0]
09-28-22 03:48:04 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:48:04 INFO   Error Array:
array([[255, 255,   0,  26,   0,   0,   0,   0,  27,   0,   0,   0],
       [255, 255, 255, 255, 255,   4, 255,   2, 255, 161, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  97, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 83,   0, 255, 255, 255, 255, 255, 255,  29, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  27,  31,   0,  23,   2,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  37,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  18,  26, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  13, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  4,   0, 255, 255, 255, 255, 255, 255,  63, 255, 255, 107],
       [  0,   0,   0,   0,   0, 255, 255,   4,   0, 152,   2,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:48:04 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 03:48:04 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:48:05 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:48:06 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:48:06 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:48:08 INFO   FC status_locked: 1
09-28-22 03:48:08 INFO   PUSM status: 9
09-28-22 03:48:11 DEBUG  link_reset_roct: 3500
09-28-22 03:48:11 INFO   Trying alignment with snapshot BX=2
09-28-22 03:48:14 INFO   ASIC
09-28-22 03:48:14 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:48:14 INFO   Trying alignment with snapshot BX=3
09-28-22 03:48:16 INFO   ASIC
09-28-22 03:48:16 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   Good ASIC alignment
09-28-22 03:48:16 INFO   Trying alignment with delay=4
09-28-22 03:48:16 INFO   ASIC
09-28-22 03:48:16 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:48:16 INFO   Emulator
09-28-22 03:48:16 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:48:16 INFO   Good ASIC alignment
09-28-22 03:48:16 INFO   Good emulator alignment
09-28-22 03:48:16 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:48:18 INFO   Good hdr_mm_counters, not increasing: [119  55  55  55  58  55  55  55  55  55  60  56]
09-28-22 03:48:18 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:48:21 DEBUG  Num links 13 13
09-28-22 03:48:21 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:48:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:48:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:48:23 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:48:23 INFO   Links lc-ASIC are aligned
09-28-22 03:48:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:48:25 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:48:25 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:48:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:25 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:48:25 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:48:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:48:27 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:48:27 DEBUG  Compare BX0
09-28-22 03:48:27 DEBUG  Reference position is same as target 102
09-28-22 03:48:27 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:48:27 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:27 INFO   Found BX0 word for ASIC 102
09-28-22 03:48:27 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:48:27 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:48:27 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:27 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:48:27 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:48:29 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:48:29 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:48:29 DEBUG  Compare BX0
09-28-22 03:48:29 DEBUG  Reference position is 102
09-28-22 03:48:29 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:48:29 INFO   Trying to find ASIC latency again
09-28-22 03:48:29 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:48:29 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:48:29 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:29 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:48:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:48:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:48:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:48:31 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:48:31 DEBUG  Compare BX0
09-28-22 03:48:31 DEBUG  Reference position is 103
09-28-22 03:48:31 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:48:31 DEBUG  Reference position is 103
09-28-22 03:48:31 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:48:31 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:48:31 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:48:31 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:48:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:48:31 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:48:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:48:34 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:48:34 DEBUG  Compare BX0
09-28-22 03:48:34 DEBUG  Reference position is same as target 103
09-28-22 03:48:34 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:48:34 DEBUG  Num links 13 13
09-28-22 03:48:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:48:34 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:48:34 INFO   Word count 409135, error count 404067
09-28-22 03:48:34 WARNING eTx error count after alignment: 404067
09-28-22 03:48:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:48:37 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:48:41 INFO   Word count 40063046, error count 40063046
09-28-22 03:48:51 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5889 C, Res.: 947.68 Ohms
09-28-22 03:48:51 INFO   Word count 415062415, error count 415062415
09-28-22 03:48:51 INFO   Word count 415121490, error count 415121490
09-28-22 03:48:53 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:48:54 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:48:55 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:48:59 ERROR  Errors in 1 consecutive comparisons
09-28-22 03:49:10 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.5826 C, Res.: 947.71 Ohms
09-28-22 03:49:10 INFO   Word count 415010064, error count 415010064
09-28-22 03:49:10 INFO   Word count 415065870, error count 415065870
09-28-22 03:49:12 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:13 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:49:14 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:49:18 ERROR  Errors in 2 consecutive comparisons
09-28-22 03:49:28 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.6399 C, Res.: 947.49 Ohms
09-28-22 03:49:28 INFO   Word count 414767264, error count 414767264
09-28-22 03:49:28 INFO   Word count 414817293, error count 414817293
09-28-22 03:49:30 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:31 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:49:32 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:49:36 ERROR  Errors in 3 consecutive comparisons
09-28-22 03:49:36 WARNING Starting Reset Process
09-28-22 03:49:36 INFO   Word count 83460, error count 83460
09-28-22 03:49:36 WARNING     Step 1 - Realign Output
09-28-22 03:49:36 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:49:39 DEBUG  Num links 13 13
09-28-22 03:49:39 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:49:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:49:40 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:49:40 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:49:40 INFO   Links lc-ASIC are aligned
09-28-22 03:49:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:43 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:49:43 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:49:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:43 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:49:43 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:49:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:45 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:49:45 DEBUG  Compare BX0
09-28-22 03:49:45 DEBUG  Reference position is same as target 102
09-28-22 03:49:45 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:49:45 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:45 INFO   Found BX0 word for ASIC 102
09-28-22 03:49:45 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:49:45 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:49:45 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:45 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:49:45 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:49:47 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:49:47 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:49:47 DEBUG  Compare BX0
09-28-22 03:49:47 DEBUG  Reference position is 102
09-28-22 03:49:47 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:49:47 INFO   Trying to find ASIC latency again
09-28-22 03:49:47 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:49:47 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:49:47 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:47 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:49:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:49:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:49:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:49 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:49:49 DEBUG  Compare BX0
09-28-22 03:49:49 DEBUG  Reference position is 103
09-28-22 03:49:49 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:49:49 DEBUG  Reference position is 103
09-28-22 03:49:49 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:49:49 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:49:49 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:49:49 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:49:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:49:49 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:49:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:51 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:49:51 DEBUG  Compare BX0
09-28-22 03:49:51 DEBUG  Reference position is same as target 103
09-28-22 03:49:51 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:49:51 DEBUG  Num links 13 13
09-28-22 03:49:51 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:49:51 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:49:51 INFO   Word count 408946, error count 403875
09-28-22 03:49:51 WARNING eTx error count after alignment: 403875
09-28-22 03:49:53 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:49:55 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:49:58 INFO   Word count 40062521, error count 40062521
09-28-22 03:49:58 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 03:50:02 DEBUG  link_reset_roct: 3500
09-28-22 03:50:02 INFO   Trying alignment with snapshot BX=2
09-28-22 03:50:04 INFO   ASIC
09-28-22 03:50:04 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:04 INFO   Trying alignment with snapshot BX=3
09-28-22 03:50:07 INFO   ASIC
09-28-22 03:50:07 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   Good ASIC alignment
09-28-22 03:50:07 INFO   Trying alignment with delay=4
09-28-22 03:50:07 INFO   ASIC
09-28-22 03:50:07 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:07 INFO   Emulator
09-28-22 03:50:07 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:07 INFO   Good ASIC alignment
09-28-22 03:50:07 INFO   Good emulator alignment
09-28-22 03:50:07 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:50:09 INFO   Good hdr_mm_counters, not increasing: [130  55  56  56  64  55  55  55  55  55  63  56]
09-28-22 03:50:09 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:50:12 DEBUG  Num links 13 13
09-28-22 03:50:12 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:50:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:14 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:14 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:14 INFO   Links lc-ASIC are aligned
09-28-22 03:50:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:16 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:50:16 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:50:16 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:16 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:16 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:16 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:18 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:18 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:50:18 DEBUG  Compare BX0
09-28-22 03:50:18 DEBUG  Reference position is same as target 102
09-28-22 03:50:18 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:50:18 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:18 INFO   Found BX0 word for ASIC 102
09-28-22 03:50:18 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:50:18 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:50:18 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:18 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:18 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:18 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:50:20 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:50:20 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:50:20 DEBUG  Compare BX0
09-28-22 03:50:20 DEBUG  Reference position is 102
09-28-22 03:50:20 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:50:20 INFO   Trying to find ASIC latency again
09-28-22 03:50:20 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:50:20 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:50:20 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:20 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:22 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:50:22 DEBUG  Compare BX0
09-28-22 03:50:22 DEBUG  Reference position is 103
09-28-22 03:50:22 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:50:22 DEBUG  Reference position is 103
09-28-22 03:50:22 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:50:22 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:50:22 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:50:22 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:50:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:24 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:50:24 DEBUG  Compare BX0
09-28-22 03:50:24 DEBUG  Reference position is same as target 103
09-28-22 03:50:24 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:50:24 DEBUG  Num links 13 13
09-28-22 03:50:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:24 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:50:24 INFO   Word count 409127, error count 404056
09-28-22 03:50:24 WARNING eTx error count after alignment: 404056
09-28-22 03:50:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:28 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:50:31 INFO   Word count 40063989, error count 40063989
09-28-22 03:50:31 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 03:50:35 DEBUG  link_reset_roct: 3500
09-28-22 03:50:35 INFO   Trying alignment with snapshot BX=2
09-28-22 03:50:38 INFO   ASIC
09-28-22 03:50:38 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:50:38 INFO   Trying alignment with snapshot BX=3
09-28-22 03:50:40 INFO   ASIC
09-28-22 03:50:40 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   Good ASIC alignment
09-28-22 03:50:40 INFO   Trying alignment with delay=4
09-28-22 03:50:40 INFO   ASIC
09-28-22 03:50:40 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:50:40 INFO   Emulator
09-28-22 03:50:40 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:50:40 INFO   Good ASIC alignment
09-28-22 03:50:40 INFO   Good emulator alignment
09-28-22 03:50:40 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:50:43 INFO   Good hdr_mm_counters, not increasing: [126  54  54  54  62  54  54  54  54  54  62  54]
09-28-22 03:50:43 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:50:46 DEBUG  Num links 13 13
09-28-22 03:50:46 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:50:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:47 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:47 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:50:47 INFO   Links lc-ASIC are aligned
09-28-22 03:50:49 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:49 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:50:49 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:50:49 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:49 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:49 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:51 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:50:51 DEBUG  Compare BX0
09-28-22 03:50:51 DEBUG  Reference position is same as target 102
09-28-22 03:50:51 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:50:51 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:51 INFO   Found BX0 word for ASIC 102
09-28-22 03:50:51 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:50:51 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:50:51 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:51 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:51 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:51 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:50:54 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:50:54 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:50:54 DEBUG  Compare BX0
09-28-22 03:50:54 DEBUG  Reference position is 102
09-28-22 03:50:54 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:50:54 INFO   Trying to find ASIC latency again
09-28-22 03:50:54 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:50:54 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:50:54 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:54 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:50:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:56 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:50:56 DEBUG  Compare BX0
09-28-22 03:50:56 DEBUG  Reference position is 103
09-28-22 03:50:56 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:50:56 DEBUG  Reference position is 103
09-28-22 03:50:56 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:50:56 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:50:56 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:50:56 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:50:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:56 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:50:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:50:58 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:50:58 DEBUG  Compare BX0
09-28-22 03:50:58 DEBUG  Reference position is same as target 103
09-28-22 03:50:58 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:50:58 DEBUG  Num links 13 13
09-28-22 03:50:58 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:50:58 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:50:58 INFO   Word count 409065, error count 403988
09-28-22 03:50:58 WARNING eTx error count after alignment: 403988
09-28-22 03:51:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:51:01 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:51:05 INFO   Word count 40064738, error count 40064738
09-28-22 03:51:05 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 03:51:09 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:51:09 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:51:10 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 1, 16, 1, 0, 0, 0, 23, 0, 0, 0]
09-28-22 03:51:10 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 4, 255, 7, 255, 138, 255, 255]
09-28-22 03:51:10 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:51:10 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 93, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:51:10 INFO    phaseSelect: 04, prbs_chk_err_cnt: [97, 0, 255, 255, 255, 255, 255, 255, 61, 255, 255, 255]
09-28-22 03:51:11 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 36, 48, 0, 19, 2, 0]
09-28-22 03:51:11 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:51:11 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 45, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:51:11 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:51:11 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 7, 13, 255, 0, 255, 255]
09-28-22 03:51:12 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:51:12 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 26, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:51:12 INFO    phaseSelect: 12, prbs_chk_err_cnt: [4, 0, 255, 255, 255, 255, 255, 255, 90, 255, 255, 127]
09-28-22 03:51:12 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 2, 0, 255, 255, 6, 0, 176, 3, 0]
09-28-22 03:51:12 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:51:12 INFO   Error Array:
array([[255, 255,   1,  16,   1,   0,   0,   0,  23,   0,   0,   0],
       [255, 255, 255, 255, 255,   4, 255,   7, 255, 138, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  93, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 97,   0, 255, 255, 255, 255, 255, 255,  61, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  36,  48,   0,  19,   2,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  45,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   1,   1,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,   7,  13, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  26, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  4,   0, 255, 255, 255, 255, 255, 255,  90, 255, 255, 127],
       [  0,   0,   0,   2,   0, 255, 255,   6,   0, 176,   3,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:51:12 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 03:51:12 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:51:14 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:51:15 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:51:15 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:51:16 INFO   FC status_locked: 1
09-28-22 03:51:16 INFO   PUSM status: 9
09-28-22 03:51:20 DEBUG  link_reset_roct: 3500
09-28-22 03:51:20 INFO   Trying alignment with snapshot BX=2
09-28-22 03:51:22 INFO   ASIC
09-28-22 03:51:22 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:51:22 INFO   Trying alignment with snapshot BX=3
09-28-22 03:51:25 INFO   ASIC
09-28-22 03:51:25 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   Good ASIC alignment
09-28-22 03:51:25 INFO   Trying alignment with delay=4
09-28-22 03:51:25 INFO   ASIC
09-28-22 03:51:25 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:51:25 INFO   Emulator
09-28-22 03:51:25 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:51:25 INFO   Good ASIC alignment
09-28-22 03:51:25 INFO   Good emulator alignment
09-28-22 03:51:25 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:51:27 INFO   Good hdr_mm_counters, not increasing: [121  55  60  60  66  56  55  55  55  55  67  59]
09-28-22 03:51:27 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:51:30 DEBUG  Num links 13 13
09-28-22 03:51:30 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:51:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:51:32 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:51:32 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:51:32 INFO   Links lc-ASIC are aligned
09-28-22 03:51:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:51:34 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:51:34 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:51:34 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:34 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:51:34 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:51:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:51:36 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:51:36 DEBUG  Compare BX0
09-28-22 03:51:36 DEBUG  Reference position is same as target 102
09-28-22 03:51:36 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:51:36 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:36 INFO   Found BX0 word for ASIC 102
09-28-22 03:51:36 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:51:36 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:51:36 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:36 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:51:36 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:51:38 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:51:38 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:51:38 DEBUG  Compare BX0
09-28-22 03:51:38 DEBUG  Reference position is 102
09-28-22 03:51:38 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:51:38 INFO   Trying to find ASIC latency again
09-28-22 03:51:38 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:51:38 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:51:38 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:38 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:51:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:51:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:51:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:51:40 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:51:40 DEBUG  Compare BX0
09-28-22 03:51:40 DEBUG  Reference position is 103
09-28-22 03:51:40 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:51:40 DEBUG  Reference position is 103
09-28-22 03:51:40 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:51:40 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:51:40 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:51:40 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:51:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:51:40 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:51:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:51:42 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:51:42 DEBUG  Compare BX0
09-28-22 03:51:42 DEBUG  Reference position is same as target 103
09-28-22 03:51:42 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:51:42 DEBUG  Num links 13 13
09-28-22 03:51:42 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:51:42 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:51:42 INFO   Word count 409136, error count 404070
09-28-22 03:51:42 WARNING eTx error count after alignment: 404070
09-28-22 03:51:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:51:46 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:51:49 INFO   Word count 40062450, error count 40062450
09-28-22 03:52:00 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5711 C, Res.: 947.75 Ohms
09-28-22 03:52:00 INFO   Word count 414717408, error count 414717408
09-28-22 03:52:00 INFO   Word count 414770659, error count 414770659
09-28-22 03:52:02 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:52:03 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:52:04 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:52:08 ERROR  Errors in 1 consecutive comparisons
09-28-22 03:52:18 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3278 A, Temp: -13.5770 C, Res.: 947.73 Ohms
09-28-22 03:52:18 INFO   Word count 414812594, error count 414812594
09-28-22 03:52:18 INFO   Word count 414864191, error count 414864191
09-28-22 03:52:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:52:21 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:52:23 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:52:26 ERROR  Errors in 2 consecutive comparisons
09-28-22 03:52:37 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.5872 C, Res.: 947.69 Ohms
09-28-22 03:52:37 INFO   Word count 414764132, error count 414764132
09-28-22 03:52:37 INFO   Word count 414812873, error count 414812873
09-28-22 03:52:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:52:40 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:52:41 DEBUG  Length of captured data for lc-input: 511
09-28-22 03:52:45 ERROR  Errors in 3 consecutive comparisons
09-28-22 03:52:46 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'hdr_mm_cntr': (110, 132)}, 'CH_ERR_0INPUT_ALL': {'error_data': (96, 0), 'error_data_err_out': (1, 0), 'error_data_err_dat': (32, 0)}}}
09-28-22 03:52:46 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 03:52:46 INFO   RW Matches
09-28-22 03:52:46 WARNING Starting Reset Process
09-28-22 03:52:46 INFO   Word count 37226332, error count 37226332
09-28-22 03:52:46 WARNING     Step 1 - Realign Output
09-28-22 03:52:46 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:52:49 DEBUG  Num links 13 13
09-28-22 03:52:49 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:52:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:52:50 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:52:50 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:52:50 INFO   Links lc-ASIC are aligned
09-28-22 03:52:52 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:52:52 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:52:52 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:52:52 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:52 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:52:52 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:52:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:52:54 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:52:54 DEBUG  Compare BX0
09-28-22 03:52:54 DEBUG  Reference position is same as target 102
09-28-22 03:52:54 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:52:54 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:54 INFO   Found BX0 word for ASIC 102
09-28-22 03:52:54 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:52:54 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:52:54 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:54 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:52:55 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:52:57 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:52:57 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:52:57 DEBUG  Compare BX0
09-28-22 03:52:57 DEBUG  Reference position is 102
09-28-22 03:52:57 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:52:57 INFO   Trying to find ASIC latency again
09-28-22 03:52:57 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:52:57 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:52:57 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:57 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:52:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:52:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:52:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:52:59 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:52:59 DEBUG  Compare BX0
09-28-22 03:52:59 DEBUG  Reference position is 103
09-28-22 03:52:59 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:52:59 DEBUG  Reference position is 103
09-28-22 03:52:59 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:52:59 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:52:59 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:52:59 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:52:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:52:59 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:53:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:01 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:53:01 DEBUG  Compare BX0
09-28-22 03:53:01 DEBUG  Reference position is same as target 103
09-28-22 03:53:01 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:53:01 DEBUG  Num links 13 13
09-28-22 03:53:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:01 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:53:01 INFO   Word count 409239, error count 404171
09-28-22 03:53:01 WARNING eTx error count after alignment: 404171
09-28-22 03:53:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:04 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:53:08 INFO   Word count 40062299, error count 40062299
09-28-22 03:53:08 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 03:53:12 DEBUG  link_reset_roct: 3500
09-28-22 03:53:12 INFO   Trying alignment with snapshot BX=2
09-28-22 03:53:14 INFO   ASIC
09-28-22 03:53:14 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:14 INFO   Trying alignment with snapshot BX=3
09-28-22 03:53:16 INFO   ASIC
09-28-22 03:53:16 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:16 INFO   Good ASIC alignment
09-28-22 03:53:16 INFO   Trying alignment with delay=4
09-28-22 03:53:17 INFO   ASIC
09-28-22 03:53:17 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:17 INFO   Emulator
09-28-22 03:53:17 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:17 INFO   Good ASIC alignment
09-28-22 03:53:17 INFO   Good emulator alignment
09-28-22 03:53:17 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:53:19 INFO   Good hdr_mm_counters, not increasing: [118  54  56  55  58  54  54  54  54  54  58  56]
09-28-22 03:53:19 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:53:22 DEBUG  Num links 13 13
09-28-22 03:53:22 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:53:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:23 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:53:23 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:23 INFO   Links lc-ASIC are aligned
09-28-22 03:53:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:25 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:53:25 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:53:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:25 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:25 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:53:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:28 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:53:28 DEBUG  Compare BX0
09-28-22 03:53:28 DEBUG  Reference position is same as target 102
09-28-22 03:53:28 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:53:28 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:28 INFO   Found BX0 word for ASIC 102
09-28-22 03:53:28 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:53:28 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:53:28 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:28 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:28 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:28 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:53:30 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:53:30 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:53:30 DEBUG  Compare BX0
09-28-22 03:53:30 DEBUG  Reference position is 102
09-28-22 03:53:30 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:53:30 INFO   Trying to find ASIC latency again
09-28-22 03:53:30 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:53:30 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:53:30 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:30 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:30 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:53:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:32 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:53:32 DEBUG  Compare BX0
09-28-22 03:53:32 DEBUG  Reference position is 103
09-28-22 03:53:32 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:53:32 DEBUG  Reference position is 103
09-28-22 03:53:32 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:53:32 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:53:32 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:53:32 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:53:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:32 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:53:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:34 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:53:34 DEBUG  Compare BX0
09-28-22 03:53:34 DEBUG  Reference position is same as target 103
09-28-22 03:53:34 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:53:34 DEBUG  Num links 13 13
09-28-22 03:53:34 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:34 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:53:34 INFO   Word count 409215, error count 404146
09-28-22 03:53:34 WARNING eTx error count after alignment: 404146
09-28-22 03:53:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:37 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:53:41 INFO   Word count 40042048, error count 40042048
09-28-22 03:53:41 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 03:53:45 DEBUG  link_reset_roct: 3500
09-28-22 03:53:45 INFO   Trying alignment with snapshot BX=2
09-28-22 03:53:48 INFO   ASIC
09-28-22 03:53:48 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:53:48 INFO   Trying alignment with snapshot BX=3
09-28-22 03:53:50 INFO   ASIC
09-28-22 03:53:50 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   Good ASIC alignment
09-28-22 03:53:50 INFO   Trying alignment with delay=4
09-28-22 03:53:50 INFO   ASIC
09-28-22 03:53:50 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:53:50 INFO   Emulator
09-28-22 03:53:50 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:53:50 INFO   Good ASIC alignment
09-28-22 03:53:50 INFO   Good emulator alignment
09-28-22 03:53:50 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:53:52 INFO   Good hdr_mm_counters, not increasing: [115  55  56  57  63  56  55  55  55  55  62  57]
09-28-22 03:53:52 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:53:56 DEBUG  Num links 13 13
09-28-22 03:53:56 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:53:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:53:57 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:53:57 INFO   Links lc-ASIC are aligned
09-28-22 03:53:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:53:59 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:53:59 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:53:59 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:59 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:53:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:53:59 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:01 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:54:01 DEBUG  Compare BX0
09-28-22 03:54:01 DEBUG  Reference position is same as target 102
09-28-22 03:54:01 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:54:01 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:01 INFO   Found BX0 word for ASIC 102
09-28-22 03:54:01 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:54:01 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:54:01 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:01 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:01 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:54:03 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:54:03 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:54:03 DEBUG  Compare BX0
09-28-22 03:54:03 DEBUG  Reference position is 102
09-28-22 03:54:03 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:54:03 INFO   Trying to find ASIC latency again
09-28-22 03:54:03 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:54:03 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:54:03 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:03 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:03 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:05 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:54:05 DEBUG  Compare BX0
09-28-22 03:54:05 DEBUG  Reference position is 103
09-28-22 03:54:05 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:54:05 DEBUG  Reference position is 103
09-28-22 03:54:05 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:54:05 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:54:05 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:54:05 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:54:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:08 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:54:08 DEBUG  Compare BX0
09-28-22 03:54:08 DEBUG  Reference position is same as target 103
09-28-22 03:54:08 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:54:08 DEBUG  Num links 13 13
09-28-22 03:54:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:08 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:54:08 INFO   Word count 408991, error count 403927
09-28-22 03:54:08 WARNING eTx error count after alignment: 403927
09-28-22 03:54:10 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:11 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:54:15 INFO   Word count 40063250, error count 40063250
09-28-22 03:54:15 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 03:54:19 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 03:54:19 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:54:19 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 1, 23, 1, 0, 0, 0, 27, 0, 0, 0]
09-28-22 03:54:19 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 4, 255, 1, 255, 158, 255, 255]
09-28-22 03:54:20 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:54:20 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 77, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:54:20 INFO    phaseSelect: 04, prbs_chk_err_cnt: [83, 0, 255, 255, 255, 255, 255, 255, 49, 255, 255, 255]
09-28-22 03:54:20 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 19, 24, 0, 4, 0, 0]
09-28-22 03:54:20 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:54:21 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 43, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:54:21 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1]
09-28-22 03:54:21 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 9, 11, 255, 0, 255, 255]
09-28-22 03:54:21 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:54:21 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 17, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 03:54:22 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 62, 255, 255, 89]
09-28-22 03:54:22 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 3, 0, 149, 5, 0]
09-28-22 03:54:22 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 03:54:22 INFO   Error Array:
array([[255, 255,   1,  23,   1,   0,   0,   0,  27,   0,   0,   0],
       [255, 255, 255, 255, 255,   4, 255,   1, 255, 158, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  77, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 83,   0, 255, 255, 255, 255, 255, 255,  49, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  19,  24,   0,   4,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  43,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   1,   1,   1,   0,   0,   0,   1,   0,   0,   1],
       [255, 255, 255, 255, 255,   0,   9,  11, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  17, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  62, 255, 255,  89],
       [  0,   0,   0,   1,   0, 255, 255,   3,   0, 149,   5,   0],
       [  0,   1,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 03:54:22 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:54:22 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:54:23 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 03:54:25 DEBUG  Sending 28 bit PRBS w headers
09-28-22 03:54:25 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 03:54:26 INFO   FC status_locked: 1
09-28-22 03:54:26 INFO   PUSM status: 9
09-28-22 03:54:29 DEBUG  link_reset_roct: 3500
09-28-22 03:54:29 INFO   Trying alignment with snapshot BX=2
09-28-22 03:54:32 INFO   ASIC
09-28-22 03:54:32 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 03:54:32 INFO   Trying alignment with snapshot BX=3
09-28-22 03:54:34 INFO   ASIC
09-28-22 03:54:34 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:34 INFO   Good ASIC alignment
09-28-22 03:54:34 INFO   Trying alignment with delay=4
09-28-22 03:54:35 INFO   ASIC
09-28-22 03:54:35 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 03:54:35 INFO   Emulator
09-28-22 03:54:35 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 03:54:35 INFO   Good ASIC alignment
09-28-22 03:54:35 INFO   Good emulator alignment
09-28-22 03:54:35 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 03:54:37 INFO   Good hdr_mm_counters, not increasing: [125  55  60  60  70  59  55  55  55  55  69  63]
09-28-22 03:54:37 DEBUG  Setting bypass switch output_select to 1
09-28-22 03:54:40 DEBUG  Num links 13 13
09-28-22 03:54:40 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 03:54:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:41 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:41 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 03:54:41 INFO   Links lc-ASIC are aligned
09-28-22 03:54:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:43 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 03:54:43 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:54:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:43 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:43 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:46 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:54:46 DEBUG  Compare BX0
09-28-22 03:54:46 DEBUG  Reference position is same as target 102
09-28-22 03:54:46 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 03:54:46 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:46 INFO   Found BX0 word for ASIC 102
09-28-22 03:54:46 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 03:54:46 DEBUG  Setting latency for lc-emulator to 0
09-28-22 03:54:46 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:46 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:46 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 03:54:48 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:54:48 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:54:48 DEBUG  Compare BX0
09-28-22 03:54:48 DEBUG  Reference position is 102
09-28-22 03:54:48 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 03:54:48 INFO   Trying to find ASIC latency again
09-28-22 03:54:48 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 03:54:48 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 03:54:48 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:48 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 03:54:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:48 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:50 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 03:54:50 DEBUG  Compare BX0
09-28-22 03:54:50 DEBUG  Reference position is 103
09-28-22 03:54:50 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 03:54:50 DEBUG  Reference position is 103
09-28-22 03:54:50 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 03:54:50 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 03:54:50 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:54:50 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 03:54:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:50 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 03:54:52 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:52 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 03:54:52 DEBUG  Compare BX0
09-28-22 03:54:52 DEBUG  Reference position is same as target 103
09-28-22 03:54:52 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 03:54:52 DEBUG  Num links 13 13
09-28-22 03:54:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 03:54:52 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 03:54:52 INFO   Word count 408947, error count 403890
09-28-22 03:54:52 WARNING eTx error count after alignment: 403890
09-28-22 03:54:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 03:54:55 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 03:54:59 INFO   Word count 40062175, error count 40062175
09-28-22 03:55:09 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3278 A, Temp: -13.5872 C, Res.: 947.69 Ohms
09-28-22 03:55:09 ERROR  Stopping because of exception
Traceback (most recent call last):
  File "XrayTID_Testing.py", line 382, in <module>
    logger.error("TOO MANY FAILED RESET ATTEMPTS, STOPPING DAQ COMPARISON")
NameError: name 'logger' is not defined
09-28-22 03:55:11 INFO   Word count 476214546, error count 476214546
