{"hardware prediction of os run length for fine grained resource customization": {"filter": "Header Section", "author": ["David W. Nellans", "Kshitij Sudan", "Rajeev Balasubramonian", "Erik Brunvand"]}, "simulation environment for studying overlap of communication and computation": {"filter": "Header Section", "author": ["Vladimir Subotic", "Jesus Labarta", "Mateo Valero"]}, "influences of simd architectures for scattered data interpolation algorithm": {"filter": "Header Section", "author": ["Jean-Charles Tournier", "Martin Naef"]}, "incorporating instruction based sampling into amd codeanalyst": {"filter": "Header Section", "author": ["Paul J. Drongowski", "Lei Yu", "Frank Swehosky", "Suravee Suthikulpanit", "Robert Richter"]}, "the big pileup": {"filter": "Header Section", "author": ["Nick Mitchell"]}, "program behavior characterization in large memory systems": {"filter": "Header Section", "author": ["Parijat Dube", "Michael Tsao", "Dan E. Poff", "Li Zhang", "Alan Bivens"]}, "using special purpose hardware to achieve a hundred fold speedup in molecular dynamics simulations of proteins": {"filter": "Header Section", "author": ["David Shaw"]}, "scalability comparison of commodity operating systems on multi cores": {"filter": "Header Section", "author": ["Yan Cui", "Yu Chen", "Yuanchun Shi", "Qingbo Wu"]}}