Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "axi4lite_0_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Work\FPGA\Embedded_Design\Lab4\pcores\" "D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "D:\FPGA\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/axi4lite_0_wrapper.ngc"

---- Source Options
Top Module Name                    : axi4lite_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/axi4lite_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_axi3_conv.v\" into library axi_interconnect_v1_02_a
Parsing module <a_axi3_conv>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_downsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <a_downsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_upsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <a_upsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter.v\" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v\" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter_sasd>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v\" into library axi_interconnect_v1_02_a
Parsing module <addr_decoder>.
INFO:HDLCompiler:1666 - "D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" Line 115. Declaration of multiple ports on the same line is valid but can affect code readability
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/arbiter_resp.v\" into library axi_interconnect_v1_02_a
Parsing module <arbiter_resp>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi3_conv.v\" into library axi_interconnect_v1_02_a
Parsing module <axi3_conv>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v\" into library axi_interconnect_v1_02_a
Parsing module <axi_data_fifo>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_downsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <axi_downsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v\" into library axi_interconnect_v1_02_a
Parsing module <axi_interconnect>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v\" into library axi_interconnect_v1_02_a
Parsing module <axi_register_slice>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_upsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <axi_upsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_fifo.v\" into library axi_interconnect_v1_02_a
Parsing module <axic_fifo>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_reg_srl_fifo.v\" into library axi_interconnect_v1_02_a
Parsing module <axic_reg_srl_fifo>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v\" into library axi_interconnect_v1_02_a
Parsing module <axic_register_slice>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_srl_fifo.v\" into library axi_interconnect_v1_02_a
Parsing module <axic_srl_fifo>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v\" into library axi_interconnect_v1_02_a
Parsing module <axilite_conv>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/b_downsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <b_downsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry.v\" into library axi_interconnect_v1_02_a
Parsing module <carry>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v\" into library axi_interconnect_v1_02_a
Parsing module <carry_and>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_and.v\" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_and>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_or.v\" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_or>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_or.v\" into library axi_interconnect_v1_02_a
Parsing module <carry_or>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v\" into library axi_interconnect_v1_02_a
Parsing module <clock_conv>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v\" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_accel>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v\" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_decel>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/command_fifo.v\" into library axi_interconnect_v1_02_a
Parsing module <command_fifo>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask_static.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask_static>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask_static.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask_static>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_static.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_static>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v\" into library axi_interconnect_v1_02_a
Parsing module <comparator_static>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v\" into library axi_interconnect_v1_02_a
Parsing module <converter_bank>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar.v\" into library axi_interconnect_v1_02_a
Parsing module <crossbar>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v\" into library axi_interconnect_v1_02_a
Parsing module <crossbar_sasd>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v\" into library axi_interconnect_v1_02_a
Parsing module <data_fifo_bank>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v\" into library axi_interconnect_v1_02_a
Parsing module <decerr_slave>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v\" into library axi_interconnect_v1_02_a
Parsing module <FIFO_GENERATOR_V8_1>.
Parsing module <fifo_gen>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux.v\" into library axi_interconnect_v1_02_a
Parsing module <mux>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v\" into library axi_interconnect_v1_02_a
Parsing module <mux_enc>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/ndeep_srl.v\" into library axi_interconnect_v1_02_a
Parsing module <ndeep_srl>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/nto1_mux.v\" into library axi_interconnect_v1_02_a
Parsing module <nto1_mux>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v\" into library axi_interconnect_v1_02_a
Parsing module <protocol_conv_bank>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_axi3_conv.v\" into library axi_interconnect_v1_02_a
Parsing module <r_axi3_conv>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_downsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <r_downsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_upsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <r_upsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v\" into library axi_interconnect_v1_02_a
Parsing module <register_slice_bank>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/si_transactor.v\" into library axi_interconnect_v1_02_a
Parsing module <si_transactor>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v\" into library axi_interconnect_v1_02_a
Parsing module <splitter>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_axi3_conv.v\" into library axi_interconnect_v1_02_a
Parsing module <w_axi3_conv>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_downsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <w_downsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_upsizer.v\" into library axi_interconnect_v1_02_a
Parsing module <w_upsizer>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_mux.v\" into library axi_interconnect_v1_02_a
Parsing module <wdata_mux>.
Analyzing Verilog file \"D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_router.v\" into library axi_interconnect_v1_02_a
Parsing module <wdata_router>.
Analyzing Verilog file \"D:\Work\FPGA\Embedded_Design\Lab4\hdl\axi4lite_0_wrapper.v\" into library work
Parsing module <axi4lite_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <axi4lite_0_wrapper>.

Elaborating module
<axi_interconnect(C_BASEFAMILY="spartan6",C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=6,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
00000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_INTERCONNECT_DATA_WIDTH=32,C_S_AXI_PROTOCOL=512'b010,C_M_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000100100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000111000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110100100000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b010000010010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110100100000001111111111111111,C_S_AXI_BASE_ID=512'b0,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_ACLK_RATIO=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000
00100000101111101011110000100000000,C_S_AXI_IS_ACLK_ASYNC=16'b0,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000,C_M_AXI_IS_ACLK_ASYNC=16'b0,C_INTERCONNECT_ACLK_RATIO=50000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111110,C_M_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111111,C_S_AXI_WRITE_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000
000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_READ_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_WRITE_ISSUING=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000
0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_S_AXI_WRITE_FIFO_DEPTH=512'b0,C_S_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_S_AXI_WRITE_FIFO_DELAY=16'b0,C_S_AXI_READ_FIFO_DEPTH=512'b0,C_S_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_S_AXI_READ_FIFO_DELAY=16'b0,C_M_AXI_WRITE_FIFO_DEPTH=512'b0,C_M_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_M_AXI_WRITE_FIFO_DELAY=16'b0,C_M_AXI_READ_FIFO_DEPTH=51
2'b0,C_M_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_M_AXI_READ_FIFO_DELAY=16'b0,C_S_AXI_AW_REGISTER=512'b01,C_S_AXI_AR_REGISTER=512'b01,C_S_AXI_W_REGISTER=512'b01,C_S_AXI_R_REGISTER=512'b01,C_S_AXI_B_REGISTER=512'b01,C_M_AXI_AW_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_AR_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_W_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_R_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_B_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_INTERCONNECT_R_REGISTER=0,C_INTERCONNECT_CONNECTIVITY_MODE=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_DEBUG=0>.

Elaborating module
<register_slice_bank(C_FAMILY="spartan6",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000
000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b01,C_AXI_AR_REGISTER=512'b01,C_AXI_W_REGISTER=512'b01,C_AXI_R_REGISTER=512'b01,C_AXI_B_REGISTER=512'b01)>.

Elaborating module <axi_register_slice(C_FAMILY="spartan6",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b01,C_REG_CONFIG_AR=32'b01,C_REG_CONFIG_B=32'b01,C_REG_CONFIG_W=32'b01,C_REG_CONFIG_R=32'b01)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0111111,C_REG_CONFIG=32'b01)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'b01)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb011,C_REG_CONFIG=32'b01)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100100,C_REG_CONFIG=32'b01)>.

Elaborating module
<register_slice_bank(C_FAMILY="spartan6",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000
000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_AR_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_W_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_R_REGISTER=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_B_REGISTER=512'b01000000
000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001)>.

Elaborating module <axi_register_slice(C_FAMILY="spartan6",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0111111,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb011,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100100,C_REG_CONFIG=32'b0)>.

Elaborating module
<protocol_conv_bank(C_FAMILY="spartan6",C_NUM_SLOTS=6,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDT
H=1)>.

Elaborating module <axilite_conv(C_FAMILY="spartan6",C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="spartan6",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000
000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=32'b0100000,C_AXI_PROTOCOL=512'b010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b010111110101111000010000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="si")>.

Elaborating module <clock_conv(C_FAMILY="spartan6",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b010111110101111000010000000,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module <clock_sync_decel(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0111111,C_MODE=0)>.

Elaborating module <clock_sync_decel(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100101,C_MODE=0)>.

Elaborating module <clock_sync_accel(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb011,C_MODE=0)>.

Elaborating module <clock_sync_accel(C_FAMILY="spartan6",C_DATA_WIDTH=32'sb0100100,C_MODE=0)>.

Elaborating module
<converter_bank(C_FAMILY="spartan6",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=192'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000
000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=192'b0101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000,C_M_AXI_ACLK_RATIO=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
0000000001000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="mi")>.

Elaborating module <clock_conv(C_FAMILY="spartan6",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b010111110101111000010000000,C_M_AXI_ACLK_RATIO=32'b010111110101111000010000000,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<data_fifo_bank(C_FAMILY="spartan6",C_NUM_SLOTS=1,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b111111
1111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <axi_data_fifo(C_FAMILY="spartan6",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<data_fifo_bank(C_FAMILY="spartan6",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=192'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C
_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module
<crossbar_sasd(C_MAX_NUM_SLOTS=16,C_NUM_ADDR_RANGES=16,C_FAMILY="spartan6",C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=6,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_PROTOCOL=512'b010,C_M_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000100100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000111000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110100100000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b010000010010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110100100000001111111111111111,C_S_AXI_BASE_ID=1024'b0,C_S_AXI_HIGH_ID=1024'b0,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_INTERCONNECT_R_REGISTER=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL
_DATA_WIDTH=32>.

Elaborating module <addr_arbiter_sasd(C_FAMILY="spartan6",C_NUM_S=1,C_NUM_S_LOG=1,C_AMESG_WIDTH=60,C_GRANT_ENC=1,C_ARB_PRIORITY=512'b0)>.

Elaborating module
<addr_decoder(C_FAMILY="spartan6",C_NUM_TARGETS=6,C_NUM_TARGETS_LOG=32'sb011,C_NUM_RANGES=16,C_ADDR_WIDTH=32,C_TARGET_ENC=1,C_TARGET_HOT=1,C_REGION_ENC=1,C_BASE_ADDR=16384'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000100100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000111000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110100100000000000000000000000,C_HIGH_ADDR=16384'b010000010010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110100100000001111111111111111,C_TARGET_QUAL=6'b111111,C_RESOLUTION=12>.

Elaborating module <comparator_static(C_FAMILY="spartan6",C_VALUE=20'b01110100100000000000,C_DATA_WIDTH=20)>.

Elaborating module <carry_and(C_FAMILY="spartan6")>.

Elaborating module <MUXCY>.

Elaborating module <comparator_static(C_FAMILY="spartan6",C_VALUE=20'b01000000011000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="spartan6",C_VALUE=20'b01000000000000100000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="spartan6",C_VALUE=20'b01000000000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="spartan6",C_VALUE=20'b01000001110000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="spartan6",C_VALUE=20'b01000001001000000000,C_DATA_WIDTH=20)>.
WARNING:HDLCompiler:413 - "D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" Line 212: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <splitter(C_NUM_M=3)>.

Elaborating module <splitter(C_NUM_M=2)>.
WARNING:HDLCompiler:413 - "D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 651: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 664: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <mux_enc(C_FAMILY="spartan6",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=1)>.

Elaborating module <MUXF7>.

Elaborating module <mux_enc(C_FAMILY="spartan6",C_RATIO=1,C_SEL_WIDTH=1,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="spartan6",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=36)>.

Elaborating module <axic_register_slice(C_FAMILY="spartan6",C_DATA_WIDTH=36,C_REG_CONFIG=0)>.

Elaborating module <mux_enc(C_FAMILY="spartan6",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=3)>.

Elaborating module <decerr_slave(C_AXI_ID_WIDTH=1,C_AXI_DATA_WIDTH=32,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.
WARNING:HDLCompiler:413 - "D:/FPGA/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" Line 208: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <axi4lite_0_wrapper>.
    Related source file is "d:/work/fpga/embedded_design/lab4/hdl/axi4lite_0_wrapper.v".
    Summary:
	no macro.
Unit <axi4lite_0_wrapper> synthesized.

Synthesizing Unit <axi_interconnect>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v".
        C_BASEFAMILY = "spartan6"
        C_NUM_SLAVE_SLOTS = 1
        C_NUM_MASTER_SLOTS = 6
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_INTERCONNECT_DATA_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000100100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000111000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010010000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000111000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010010000000111111111
1111111
        C_S_AXI_BASE_ID = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_S_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000
        C_M_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_INTERCONNECT_ACLK_RATIO = 50000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111110
        C_M_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111111
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_S_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_S_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_S_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_S_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_S_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_M_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_INTERCONNECT_CONNECTIVITY_MODE = 0
        C_DEBUG = 0
    Set property "syn_keep = 1" for signal <INTERCONNECT_ARESETN>.
    Set property "KEEP = TRUE" for signal <INTERCONNECT_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RLAST> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_AWREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_WID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_ARREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_WUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_RESET_OUT_N> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_AWREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_ARREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <S_AXI_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <INTERCONNECT_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_AWREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_ARREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_interconnect> synthesized.

Synthesizing Unit <register_slice_bank_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
    Summary:
	no macro.
Unit <register_slice_bank_1> synthesized.

Synthesizing Unit <axi_register_slice_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000001
        C_REG_CONFIG_W = 32'b00000000000000000000000000000001
        C_REG_CONFIG_B = 32'b00000000000000000000000000000001
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000001
        C_REG_CONFIG_R = 32'b00000000000000000000000000000001
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 63-bit register for signal <storage_data1>.
    Found 63-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axic_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 38-bit register for signal <storage_data1>.
    Found 38-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axic_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_3>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 3-bit register for signal <storage_data1>.
    Found 3-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axic_register_slice_3> synthesized.

Synthesizing Unit <axic_register_slice_4>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 32'b00000000000000000000000000000001
    Found 36-bit register for signal <storage_data1>.
    Found 36-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axic_register_slice_4> synthesized.

Synthesizing Unit <register_slice_bank_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
    Summary:
	no macro.
Unit <register_slice_bank_2> synthesized.

Synthesizing Unit <axi_register_slice_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_5>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_5> synthesized.

Synthesizing Unit <axic_register_slice_6>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_6> synthesized.

Synthesizing Unit <axic_register_slice_7>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_7> synthesized.

Synthesizing Unit <axic_register_slice_8>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_8> synthesized.

Synthesizing Unit <protocol_conv_bank>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 6
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
WARNING:Xst:647 - Input <S_AXI_AWLEN<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWREGION<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARREGION<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <protocol_conv_bank> synthesized.

Synthesizing Unit <axilite_conv>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
    Found 1-bit register for signal <write_active>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <s_axid>.
    Found 1-bit register for signal <read_active>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axilite_conv> synthesized.

Synthesizing Unit <converter_bank_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000010111110101111000010000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "si"
    Summary:
	no macro.
Unit <converter_bank_1> synthesized.

Synthesizing Unit <clock_conv_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000010111110101111000010000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LOCAL_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <m_axi_reset_resync>.
    Found 3-bit register for signal <s_axi_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
    Found 3-bit register for signal <m_axi_reset_pipe>.
    Found 3-bit register for signal <s_axi_reset_pipe>.
    Found 1-bit register for signal <slow_div2>.
    Found 1-bit register for signal <slow_div2_d1>.
    Found 1-bit register for signal <sample>.
    Found 2-bit register for signal <accel_reset>.
    Found 1-bit register for signal <reset_wait>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal M_AXI_ACLK may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <clock_conv_1> synthesized.

Synthesizing Unit <clock_sync_decel_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 63
        C_MODE = 0
    Found 63-bit register for signal <storage_data1>.
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <areset_d1>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <clock_sync_decel_1> synthesized.

Synthesizing Unit <clock_sync_decel_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 37
        C_MODE = 0
    Found 37-bit register for signal <storage_data1>.
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <areset_d1>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <clock_sync_decel_2> synthesized.

Synthesizing Unit <clock_sync_accel_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 3
        C_MODE = 0
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 1-bit register for signal <areset_d1>.
    Found 3-bit register for signal <storage_data1>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <clock_sync_accel_1> synthesized.

Synthesizing Unit <clock_sync_accel_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 36
        C_MODE = 0
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_valid_i>.
    Found 1-bit register for signal <areset_d1>.
    Found 36-bit register for signal <storage_data1>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <clock_sync_accel_2> synthesized.

Synthesizing Unit <converter_bank_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 192'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 192'b000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "mi"
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[2].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[3].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[4].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[5].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <converter_bank_2> synthesized.

Synthesizing Unit <clock_conv_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000010111110101111000010000000
        C_M_AXI_ACLK_RATIO = 32'b00000010111110101111000010000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <clock_conv_2> synthesized.

Synthesizing Unit <data_fifo_bank_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 1
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_1> synthesized.

Synthesizing Unit <axi_data_fifo>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v".
        C_FAMILY = "spartan6"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_data_fifo> synthesized.

Synthesizing Unit <data_fifo_bank_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "spartan6"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 192'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_2> synthesized.

Synthesizing Unit <crossbar_sasd>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v".
        C_MAX_NUM_SLOTS = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "spartan6"
        C_NUM_SLAVE_SLOTS = 1
        C_NUM_MASTER_SLOTS = 6
        C_AXI_ID_WIDTH = 1
        C_S_AXI_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_ADDR_WIDTH = 32
        C_INTERCONNECT_DATA_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000100100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000111000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010010000000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000111000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010010000000111111111
1111111
        C_S_AXI_BASE_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_HIGH_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
WARNING:Xst:647 - Input <S_AXI_AWID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_BID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_RID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <m_atarget_enc>.
    Found 7-bit register for signal <m_atarget_hot>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <crossbar_sasd> synthesized.

Synthesizing Unit <addr_arbiter_sasd>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v".
        C_FAMILY = "spartan6"
        C_NUM_S = 1
        C_NUM_S_LOG = 1
        C_AMESG_WIDTH = 60
        C_GRANT_ENC = 1
        C_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 1-bit register for signal <s_arvalid_reg>.
    Found 1-bit register for signal <m_valid_i>.
    Found 1-bit register for signal <s_ready_i>.
    Found 1-bit register for signal <m_grant_enc_i>.
    Found 1-bit register for signal <m_grant_hot_i>.
    Found 1-bit register for signal <grant_rnw>.
    Found 60-bit register for signal <m_amesg_i>.
    Found 1-bit register for signal <s_awvalid_reg>.
    Summary:
	inferred  67 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <addr_arbiter_sasd> synthesized.

Synthesizing Unit <addr_decoder>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v".
        C_FAMILY = "spartan6"
        C_NUM_TARGETS = 6
        C_NUM_TARGETS_LOG = 3
        C_NUM_RANGES = 16
        C_ADDR_WIDTH = 32
        C_TARGET_ENC = 1
        C_TARGET_HOT = 1
        C_REGION_ENC = 1
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000100100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000111000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111010010000000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000111000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010010000000111111111
1111111
        C_TARGET_QUAL = 6'b111111
        C_RESOLUTION = 12
        C_COMPARATOR_THRESHOLD = 6
WARNING:Xst:647 - Input <ADDR<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <addr_decoder> synthesized.

Synthesizing Unit <comparator_static_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "spartan6"
        C_VALUE = 20'b01110100100000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_1> synthesized.

Synthesizing Unit <carry_and>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v".
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <carry_and> synthesized.

Synthesizing Unit <comparator_static_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "spartan6"
        C_VALUE = 20'b01000000011000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_2> synthesized.

Synthesizing Unit <comparator_static_3>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "spartan6"
        C_VALUE = 20'b01000000000000100000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_3> synthesized.

Synthesizing Unit <comparator_static_4>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "spartan6"
        C_VALUE = 20'b01000000000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_4> synthesized.

Synthesizing Unit <comparator_static_5>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "spartan6"
        C_VALUE = 20'b01000001110000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_5> synthesized.

Synthesizing Unit <comparator_static_6>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "spartan6"
        C_VALUE = 20'b01000001001000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_6> synthesized.

Synthesizing Unit <splitter_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 3
    Found 3-bit register for signal <m_ready_d>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <splitter_1> synthesized.

Synthesizing Unit <splitter_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 2
    Found 2-bit register for signal <m_ready_d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <splitter_2> synthesized.

Synthesizing Unit <mux_enc_1>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "spartan6"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 1
    Summary:
	inferred   2 Multiplexer(s).
Unit <mux_enc_1> synthesized.

Synthesizing Unit <mux_enc_2>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "spartan6"
        C_RATIO = 1
        C_SEL_WIDTH = 1
        C_DATA_WIDTH = 1
WARNING:Xst:647 - Input <S<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mux_enc_2> synthesized.

Synthesizing Unit <mux_enc_3>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "spartan6"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 36
    Summary:
	inferred   2 Multiplexer(s).
Unit <mux_enc_3> synthesized.

Synthesizing Unit <axic_register_slice_9>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_9> synthesized.

Synthesizing Unit <mux_enc_4>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "spartan6"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 3
    Summary:
	inferred   2 Multiplexer(s).
Unit <mux_enc_4> synthesized.

Synthesizing Unit <decerr_slave>.
    Related source file is "d:/fpga/xilinx/13.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v".
        C_AXI_ID_WIDTH = 1
        C_AXI_DATA_WIDTH = 32
        C_AXI_BUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
    Found 1-bit register for signal <s_axi_awready_i>.
    Found 1-bit register for signal <s_axi_wready_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 1-bit register for signal <s_axi_bid_i>.
    Found 1-bit register for signal <read_cs>.
    Found 1-bit register for signal <s_axi_arready_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 1-bit register for signal <s_axi_rlast_i>.
    Found 1-bit register for signal <s_axi_rid_i>.
    Found 8-bit register for signal <read_cnt>.
    Found 2-bit register for signal <write_cs>.
    Found finite state machine <FSM_6> for signal <write_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESET (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_49_o_GND_49_o_sub_20_OUT<7:0>> created at line 208.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <decerr_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Registers                                            : 201
 1-bit register                                        : 96
 2-bit register                                        : 27
 3-bit register                                        : 31
 36-bit register                                       : 11
 37-bit register                                       : 1
 38-bit register                                       : 10
 60-bit register                                       : 1
 63-bit register                                       : 22
 7-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 104
 1-bit 2-to-1 multiplexer                              : 64
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 8
 36-bit 2-to-1 multiplexer                             : 7
 38-bit 2-to-1 multiplexer                             : 5
 60-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 10
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 29
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decerr_slave>.
The following registers are absorbed into counter <read_cnt>: 1 register on signal <read_cnt>.
Unit <decerr_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit down counter                                    : 1
# Registers                                            : 2509
 Flip-Flops                                            : 2509
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 37
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 8
 36-bit 2-to-1 multiplexer                             : 7
 38-bit 2-to-1 multiplexer                             : 5
 60-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 10
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 29
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <m_grant_enc_i_0> (without init value) has a constant value of 0 in block <addr_arbiter_sasd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <read_cs_0> in Unit <decerr_slave> is equivalent to the following FF/Latch, which will be removed : <s_axi_rvalid_i> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 10    | 00
 11    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/FSM_1> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/FSM_1> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/FSM_1> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/FSM_1> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/b_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/b_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/FSM_2> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/FSM_3> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/FSM_3> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/FSM_3> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/FSM_3> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/FSM_3> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 10    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/FSM_4> on signal <state[1:1]> with sequential encoding.
Optimizing FSM <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/FSM_4> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 10    | 0
 11    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/FSM_5> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 10    | 0
 11    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/FSM_6> on signal <write_cs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <m_amesg_i_0> (without init value) has a constant value of 0 in block <addr_arbiter_sasd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <axi4lite_0_wrapper> ...

Optimizing unit <axi_interconnect> ...

Optimizing unit <axic_register_slice_1> ...

Optimizing unit <axic_register_slice_2> ...

Optimizing unit <axic_register_slice_3> ...

Optimizing unit <axic_register_slice_4> ...

Optimizing unit <clock_conv_1> ...

Optimizing unit <clock_sync_decel_1> ...

Optimizing unit <clock_sync_decel_2> ...

Optimizing unit <clock_sync_accel_1> ...

Optimizing unit <clock_sync_accel_2> ...

Optimizing unit <protocol_conv_bank> ...

Optimizing unit <axilite_conv> ...

Optimizing unit <clock_conv_2> ...

Optimizing unit <crossbar_sasd> ...

Optimizing unit <addr_arbiter_sasd> ...

Optimizing unit <decerr_slave> ...

Optimizing unit <splitter_1> ...

Optimizing unit <splitter_2> ...

Optimizing unit <mux_enc_3> ...

Optimizing unit <mux_enc_4> ...

Optimizing unit <addr_decoder> ...
WARNING:Xst:1303 - From in and out of unit axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst, both signals S_AXI_ACLK and axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals S_AXI_ACLK and axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst, both signals S_AXI_ACLK and axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst, both signals S_AXI_ACLK and axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst, both signals S_AXI_ACLK and axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst, both signals S_AXI_ACLK and axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_33> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data2_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data2_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data1_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data2_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data2_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data2_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data2_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data1_37> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_11> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_12> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_13> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_14> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_15> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_16> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_18> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data2_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_62> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_26> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_27> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_28> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_29> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_19> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_21> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_22> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_23> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_24> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_25> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_62> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_18> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_17> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_16> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_15> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_14> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_13> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_12> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_11> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_7> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_6> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_5> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_4> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_3> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_62> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_18> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_17> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_16> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_15> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_14> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_13> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_12> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_11> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_7> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_6> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_5> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_4> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_3> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_62> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_18> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_17> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_16> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_15> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_14> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_13> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_12> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_11> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_7> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_6> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_5> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_4> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_3> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_62> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_18> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_17> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_16> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_15> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_14> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_13> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_12> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_11> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_7> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_6> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_5> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_4> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_3> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_37> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_37> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/b_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/b_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/b_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/b_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data2_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data2_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data1_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data2_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data2_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_62> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_18> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_17> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_16> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_15> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_14> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_13> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_12> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_11> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_7> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_6> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_5> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_4> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_3> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_62> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_18> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_17> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_16> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_15> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_14> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_13> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_12> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_11> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_7> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_6> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_5> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_4> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_3> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_accel.b_accel/storage_data1_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_35> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_59> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_58> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_57> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_56> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_55> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_54> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_51> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_50> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_49> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data1_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data1_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_17> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/storage_data1_20> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_0> (without init value) has a constant value of 1 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_20> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_20> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_20> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_20> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:2677 - Node <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42> of sequential type is unconnected in block <axi4lite_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_4> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_5> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_6> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_7> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/areset_d_0> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/b_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/areset_d_1> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/b_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/areset_d_0> <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/areset_d_0> <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/areset_d_0> <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/areset_d_1> <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/areset_d_1> <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/areset_d_1> <axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/areset_d1> in Unit <axi4lite_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/areset_d1> <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/areset_d1> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i> in Unit <axi4lite_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/areset_d_0> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/areset_d_1> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/b_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/areset_d_0> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/areset_d_1> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_accel.b_accel/areset_d1> in Unit <axi4lite_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/areset_d1> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/areset_d_0> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/b_pipe/areset_d_0> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/areset_d_1> in Unit <axi4lite_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/b_pipe/areset_d_1> <axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/r_pipe/areset_d_1> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block axi4lite_0_wrapper, actual ratio is 31.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw has been replicated 2 time(s)
FlipFlop axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i has been replicated 2 time(s)
FlipFlop axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 has been replicated 2 time(s)
FlipFlop axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 has been replicated 3 time(s)
FlipFlop axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1 has been replicated 3 time(s)
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1811
 Flip-Flops                                            : 1811

=========================================================================
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi4lite_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : axi4lite_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1292
#      GND                         : 1
#      INV                         : 11
#      LUT2                        : 50
#      LUT3                        : 739
#      LUT4                        : 128
#      LUT5                        : 54
#      LUT6                        : 236
#      MUXCY                       : 24
#      MUXF7                       : 48
#      VCC                         : 1
# FlipFlops/Latches                : 1811
#      FD                          : 47
#      FDE                         : 1597
#      FDP                         : 27
#      FDR                         : 109
#      FDRE                        : 5
#      FDS                         : 24
#      FDSE                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1811  out of  18224     9%  
 Number of Slice LUTs:                 1218  out of   9112    13%  
    Number used as Logic:              1218  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2075
   Number with an unused Flip Flop:     264  out of   2075    12%  
   Number with an unused LUT:           857  out of   2075    41%  
   Number of fully used LUT-FF pairs:   954  out of   2075    45%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                        1676
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                            | Clock buffer(FF name)                                                                             | Load  |
------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------+
axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/ar_pipe/state_FSM_FFd2)| 305   |
axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/ar_pipe/state_FSM_FFd2)| 305   |
axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/state_FSM_FFd2)| 305   |
axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/state_FSM_FFd2)| 305   |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK| NONE(axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/state_FSM_FFd2)| 470   |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset)            | 113   |
axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset)            | 4     |
axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK| NONE(axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset)            | 4     |
------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.690ns (Maximum Frequency: 175.750MHz)
   Minimum input arrival time before clock: 4.475ns
   Maximum output required time after clock: 3.739ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Clock period: 4.540ns (frequency: 220.263MHz)
  Total number of paths / destination ports: 1213 / 445
-------------------------------------------------------------------------
Delay:               4.540ns (Levels of Logic = 2)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_61 (FF)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy to axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            4   0.203   0.912  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_req1 (axi4lite_0/mp_mr_awvalid<3>)
     LUT4:I1->O           35   0.205   1.334  axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/aw_pipe/storage_data1_8
    ----------------------------------------
    Total                      4.540ns (1.177ns logic, 3.363ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Clock period: 4.540ns (frequency: 220.263MHz)
  Total number of paths / destination ports: 1208 / 445
-------------------------------------------------------------------------
Delay:               4.540ns (Levels of Logic = 2)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_61 (FF)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy to axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            4   0.203   0.912  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_req1 (axi4lite_0/mp_mr_awvalid<2>)
     LUT4:I1->O           35   0.205   1.334  axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/aw_pipe/storage_data1_8
    ----------------------------------------
    Total                      4.540ns (1.177ns logic, 3.363ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Clock period: 4.540ns (frequency: 220.263MHz)
  Total number of paths / destination ports: 1208 / 445
-------------------------------------------------------------------------
Delay:               4.540ns (Levels of Logic = 2)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_61 (FF)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy to axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            4   0.203   0.912  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_req1 (axi4lite_0/mp_mr_awvalid<1>)
     LUT4:I1->O           35   0.205   1.334  axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/aw_pipe/storage_data1_8
    ----------------------------------------
    Total                      4.540ns (1.177ns logic, 3.363ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 4.540ns (frequency: 220.263MHz)
  Total number of paths / destination ports: 1208 / 445
-------------------------------------------------------------------------
Delay:               4.540ns (Levels of Logic = 2)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy (FF)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_61 (FF)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy to axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy)
     LUT5:I0->O            4   0.203   0.912  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_req1 (axi4lite_0/mp_mr_awvalid<0>)
     LUT4:I1->O           35   0.205   1.334  axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_8
    ----------------------------------------
    Total                      4.540ns (1.177ns logic, 3.363ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Clock period: 4.098ns (frequency: 244.001MHz)
  Total number of paths / destination ports: 1642 / 793
-------------------------------------------------------------------------
Delay:               4.098ns (Levels of Logic = 1)
  Source:            axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/m_valid_i (FF)
  Destination:       axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_61 (FF)
  Source Clock:      axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising
  Destination Clock: axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/m_valid_i to axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            43   0.447   1.793  axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/m_valid_i (axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/m_valid_i)
     LUT5:I0->O           35   0.203   1.334  axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/pop_state[1]_OR_45_o1 (axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/pop_state[1]_OR_45_o)
     FDE:CE                    0.322          axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_8
    ----------------------------------------
    Total                      4.098ns (0.972ns logic, 3.126ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 5.690ns (frequency: 175.750MHz)
  Total number of paths / destination ports: 2137 / 159
-------------------------------------------------------------------------
Delay:               5.690ns (Levels of Logic = 6)
  Source:            axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Destination:       axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 to axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   0.982  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2)
     LUT3:I2->O           11   0.205   0.883  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_valid_i<2>1 (axi4lite_0/gen_sasd.crossbar_sasd_0/n0266<2>)
     LUT6:I5->O            1   0.205   0.827  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l2 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l2)
     LUT5:I1->O            1   0.203   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l9 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           5   0.131   0.715  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i)
     LUT6:I5->O            1   0.205   0.580  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi4lite_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.205   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set)
     FDR:D                     0.102          axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ----------------------------------------
    Total                      5.690ns (1.703ns logic, 3.987ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Clock period: 3.073ns (frequency: 325.457MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               3.073ns (Levels of Logic = 2)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.174  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            1   0.203   0.944  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n009811 (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.203   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                     0.102          axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      3.073ns (0.955ns logic, 2.118ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Clock period: 3.083ns (frequency: 324.380MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               3.083ns (Levels of Logic = 2)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active to axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.147  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.203   0.981  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n009811 (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n00981)
     LUT6:I0->O            1   0.203   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active_glue_set (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                     0.102          axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      3.083ns (0.955ns logic, 2.128ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 267 / 265
-------------------------------------------------------------------------
Offset:              2.238ns (Levels of Logic = 1)
  Source:            M_AXI_WREADY<3> (PAD)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data1_36 (FF)
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_WREADY<3> to axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data1_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           36   0.203   1.348  axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/storage_data1_1
    ----------------------------------------
    Total                      2.238ns (0.890ns logic, 1.348ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 265 / 265
-------------------------------------------------------------------------
Offset:              2.238ns (Levels of Logic = 1)
  Source:            M_AXI_WREADY<2> (PAD)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_36 (FF)
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_WREADY<2> to axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           36   0.203   1.348  axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_1
    ----------------------------------------
    Total                      2.238ns (0.890ns logic, 1.348ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 265 / 265
-------------------------------------------------------------------------
Offset:              2.238ns (Levels of Logic = 1)
  Source:            M_AXI_WREADY<1> (PAD)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data1_36 (FF)
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_WREADY<1> to axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data1_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           36   0.203   1.348  axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/storage_data1_1
    ----------------------------------------
    Total                      2.238ns (0.890ns logic, 1.348ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 265 / 265
-------------------------------------------------------------------------
Offset:              2.238ns (Levels of Logic = 1)
  Source:            M_AXI_WREADY<0> (PAD)
  Destination:       axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36 (FF)
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_WREADY<0> to axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           36   0.203   1.348  axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s11 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/load_s1)
     FDE:CE                    0.322          axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_1
    ----------------------------------------
    Total                      2.238ns (0.890ns logic, 1.348ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 636 / 557
-------------------------------------------------------------------------
Offset:              3.729ns (Levels of Logic = 5)
  Source:            M_AXI_RVALID<4> (PAD)
  Destination:       axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/m_valid_i (FF)
  Destination Clock: axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: M_AXI_RVALID<4> to axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/m_valid_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O            1   0.205   0.944  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/Mmux_gen_fpga.hh1_SW0 (N54)
     LUT6:I0->O            1   0.203   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/Mmux_gen_fpga.hh1 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/gen_fpga.hh)
     MUXF7:I1->O           2   0.140   0.864  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/o_i)
     LUT5:I1->O            2   0.203   0.864  axi4lite_0/gen_sasd.crossbar_sasd_0/si_rvalid1 (axi4lite_0/sf_cb_rvalid)
     LUT6:I2->O            1   0.203   0.000  axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i_glue_set (axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i_glue_set)
     FDRE:D                    0.102          axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i
    ----------------------------------------
    Total                      3.729ns (1.057ns logic, 2.672ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 118 / 35
-------------------------------------------------------------------------
Offset:              4.475ns (Levels of Logic = 6)
  Source:            M_AXI_BVALID<4> (PAD)
  Destination:       axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination Clock: axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_BVALID<4> to axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O            1   0.205   0.944  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/Mmux_gen_fpga.hh1_SW0 (N50)
     LUT6:I0->O            1   0.203   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/Mmux_gen_fpga.hh1 (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.hh)
     MUXF7:I1->O           4   0.140   0.684  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i)
     LUT5:I4->O            7   0.205   0.774  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0 (N62)
     LUT5:I4->O            1   0.205   0.808  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2 (N89)
     LUT6:I3->O            3   0.205   0.000  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                     0.102          axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      4.475ns (1.266ns logic, 3.209ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              1.683ns (Levels of Logic = 2)
  Source:            M_AXI_BVALID<5> (PAD)
  Destination:       axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_BVALID<5> to axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.203   0.808  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_42_o1 (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_42_o)
     LUT3:I0->O            1   0.205   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                     0.102          axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.683ns (0.875ns logic, 0.808ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              1.683ns (Levels of Logic = 2)
  Source:            M_AXI_BVALID<4> (PAD)
  Destination:       axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: M_AXI_BVALID<4> to axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.203   0.808  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_42_o1 (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_42_o)
     LUT3:I0->O            1   0.205   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                     0.102          axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.683ns (0.875ns logic, 0.808ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              2.368ns (Levels of Logic = 1)
  Source:            axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i (FF)
  Destination:       M_AXI_RREADY<5> (PAD)
  Source Clock:      axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK rising

  Data Path: axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i to M_AXI_RREADY<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            60   0.447   1.718  axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i (axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i)
     LUT6:I4->O            0   0.203   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/M_AXI_RREADY1 (M_AXI_RREADY<5>)
    ----------------------------------------
    Total                      2.368ns (0.650ns logic, 1.718ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 194 / 156
-------------------------------------------------------------------------
Offset:              3.739ns (Levels of Logic = 2)
  Source:            axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:       M_AXI_AWVALID<5> (PAD)
  Source Clock:      axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to M_AXI_AWVALID<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              87   0.447   2.020  axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw)
     LUT4:I1->O            2   0.205   0.864  axi4lite_0/gen_sasd.crossbar_sasd_0/mi_awvalid<4>1 (axi4lite_0/cb_mf_awvalid<4>)
     LUT6:I2->O            0   0.203   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_req1 (M_AXI_AWVALID<4>)
    ----------------------------------------
    Total                      3.739ns (0.855ns logic, 2.884ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 111 / 111
-------------------------------------------------------------------------
Offset:              1.367ns (Levels of Logic = 1)
  Source:            axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/state_FSM_FFd2 (FF)
  Destination:       M_AXI_WVALID<3> (PAD)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/state_FSM_FFd2 to M_AXI_WVALID<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.447   0.714  axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/state_FSM_FFd2 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/state_FSM_FFd2)
     INV:I->O              0   0.206   0.000  axi4lite_0/mi_register_slice_bank/gen_reg_slot[3].register_slice_inst/w_pipe/state_m_valid_i1_INV_0 (M_AXI_WVALID<3>)
    ----------------------------------------
    Total                      1.367ns (0.653ns logic, 0.714ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 111 / 111
-------------------------------------------------------------------------
Offset:              1.367ns (Levels of Logic = 1)
  Source:            axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/state_FSM_FFd2 (FF)
  Destination:       M_AXI_WVALID<2> (PAD)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/state_FSM_FFd2 to M_AXI_WVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.447   0.714  axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/state_FSM_FFd2 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/state_FSM_FFd2)
     INV:I->O              0   0.206   0.000  axi4lite_0/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/state_m_valid_i1_INV_0 (M_AXI_WVALID<2>)
    ----------------------------------------
    Total                      1.367ns (0.653ns logic, 0.714ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 111 / 111
-------------------------------------------------------------------------
Offset:              1.367ns (Levels of Logic = 1)
  Source:            axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/state_FSM_FFd2 (FF)
  Destination:       M_AXI_WVALID<1> (PAD)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/state_FSM_FFd2 to M_AXI_WVALID<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.447   0.714  axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/state_FSM_FFd2 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/state_FSM_FFd2)
     INV:I->O              0   0.206   0.000  axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/w_pipe/state_m_valid_i1_INV_0 (M_AXI_WVALID<1>)
    ----------------------------------------
    Total                      1.367ns (0.653ns logic, 0.714ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 111 / 111
-------------------------------------------------------------------------
Offset:              1.367ns (Levels of Logic = 1)
  Source:            axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2 (FF)
  Destination:       M_AXI_WVALID<0> (PAD)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2 to M_AXI_WVALID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.447   0.714  axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2 (axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2)
     INV:I->O              0   0.206   0.000  axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_m_valid_i1_INV_0 (M_AXI_WVALID<0>)
    ----------------------------------------
    Total                      1.367ns (0.653ns logic, 0.714ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              1.824ns (Levels of Logic = 1)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       M_AXI_BREADY<5> (PAD)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to M_AXI_BREADY<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.174  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            0   0.203   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/M_AXI_BREADY1 (M_AXI_BREADY<5>)
    ----------------------------------------
    Total                      1.824ns (0.650ns logic, 1.174ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              1.797ns (Levels of Logic = 1)
  Source:            axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       M_AXI_BREADY<4> (PAD)
  Source Clock:      axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active to M_AXI_BREADY<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.147  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            0   0.203   0.000  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/M_AXI_BREADY1 (M_AXI_BREADY<4>)
    ----------------------------------------
    Total                      1.797ns (0.650ns logic, 1.147ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    4.540|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    6.435|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    5.034|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    4.540|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    6.435|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    5.034|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    4.540|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    6.435|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    5.034|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    4.540|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    6.435|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    5.034|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    3.083|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    4.968|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    4.138|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    3.073|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    4.968|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    4.138|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    5.800|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    5.698|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    5.768|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    5.671|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    5.825|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    5.506|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    5.690|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    4.607|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    5.051|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    4.937|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    5.071|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    4.954|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    5.022|         |         |         |
axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    4.018|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    5.396|         |         |         |
axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK|    4.098|         |         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.12 secs
 
--> 

Total memory usage is 273924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1006 (   0 filtered)
Number of infos    :   43 (   0 filtered)

