VHDL Modelling and FPGA implementation of...

|component|designFile|Testbench|edaplayground|
|-|-|-|-|
|MUX 4x1| | | (mux4x1)[https://edaplayground.com/x/8w58]|
