
F446-3_Task_Parameters.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dd8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08005fa8  08005fa8  00015fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006058  08006058  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006058  08006058  00016058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006060  08006060  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006060  08006060  00016060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006064  08006064  00016064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006068  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b48  2000006c  080060d4  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bb4  080060d4  00024bb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001737b  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003475  00000000  00000000  0003745a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  0003a8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001034  00000000  00000000  0003bdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004abf  00000000  00000000  0003cde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000171ac  00000000  00000000  000418a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc9be  00000000  00000000  00058a4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f60  00000000  00000000  00135410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0013b370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005f90 	.word	0x08005f90

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08005f90 	.word	0x08005f90

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af02      	add	r7, sp, #8
  HAL_Init();
 80005b2:	f000 fb61 	bl	8000c78 <HAL_Init>

  SystemClock_Config();
 80005b6:	f000 f889 	bl	80006cc <SystemClock_Config>

  MX_GPIO_Init();
 80005ba:	f000 f911 	bl	80007e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005be:	f000 f8e5 	bl	800078c <MX_USART2_UART_Init>

  xTaskCreate(vBlueLedTask,"BlueLedTask",128,NULL,1,NULL);
 80005c2:	2300      	movs	r3, #0
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	2280      	movs	r2, #128	; 0x80
 80005ce:	4916      	ldr	r1, [pc, #88]	; (8000628 <main+0x7c>)
 80005d0:	4816      	ldr	r0, [pc, #88]	; (800062c <main+0x80>)
 80005d2:	f002 ffa6 	bl	8003522 <xTaskCreate>
  xTaskCreate(vRedLedTask,"RedLedTask",128,NULL,1,NULL);
 80005d6:	2300      	movs	r3, #0
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	2301      	movs	r3, #1
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2300      	movs	r3, #0
 80005e0:	2280      	movs	r2, #128	; 0x80
 80005e2:	4913      	ldr	r1, [pc, #76]	; (8000630 <main+0x84>)
 80005e4:	4813      	ldr	r0, [pc, #76]	; (8000634 <main+0x88>)
 80005e6:	f002 ff9c 	bl	8003522 <xTaskCreate>
  xTaskCreate(vGreenLedTask,"GreenLedTask",128,NULL,1,NULL);
 80005ea:	2300      	movs	r3, #0
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	2300      	movs	r3, #0
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	4910      	ldr	r1, [pc, #64]	; (8000638 <main+0x8c>)
 80005f8:	4810      	ldr	r0, [pc, #64]	; (800063c <main+0x90>)
 80005fa:	f002 ff92 	bl	8003522 <xTaskCreate>
  xTaskCreate(vOrangeLedTask,"OrangeLedTask",128,NULL,1,NULL);
 80005fe:	2300      	movs	r3, #0
 8000600:	9301      	str	r3, [sp, #4]
 8000602:	2301      	movs	r3, #1
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2300      	movs	r3, #0
 8000608:	2280      	movs	r2, #128	; 0x80
 800060a:	490d      	ldr	r1, [pc, #52]	; (8000640 <main+0x94>)
 800060c:	480d      	ldr	r0, [pc, #52]	; (8000644 <main+0x98>)
 800060e:	f002 ff88 	bl	8003522 <xTaskCreate>
  vTaskStartScheduler();
 8000612:	f003 f8cb 	bl	80037ac <vTaskStartScheduler>

  while (1)
  {
    printf("Hello From F446 !\n\r");
 8000616:	480c      	ldr	r0, [pc, #48]	; (8000648 <main+0x9c>)
 8000618:	f004 fe3a 	bl	8005290 <iprintf>
    HAL_Delay (1000);
 800061c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000620:	f000 fb6c 	bl	8000cfc <HAL_Delay>
    printf("Hello From F446 !\n\r");
 8000624:	e7f7      	b.n	8000616 <main+0x6a>
 8000626:	bf00      	nop
 8000628:	08005fa8 	.word	0x08005fa8
 800062c:	0800068d 	.word	0x0800068d
 8000630:	08005fb4 	.word	0x08005fb4
 8000634:	0800066d 	.word	0x0800066d
 8000638:	08005fc0 	.word	0x08005fc0
 800063c:	0800064d 	.word	0x0800064d
 8000640:	08005fd0 	.word	0x08005fd0
 8000644:	080006ad 	.word	0x080006ad
 8000648:	08005fe0 	.word	0x08005fe0

0800064c <vGreenLedTask>:
  }

}

void vGreenLedTask(void *pvParameters){
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  while(1){
//    GreenTaskProfiler++;
    HAL_GPIO_TogglePin (GPIOD, GREEN);
 8000654:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000658:	4803      	ldr	r0, [pc, #12]	; (8000668 <vGreenLedTask+0x1c>)
 800065a:	f000 fe02 	bl	8001262 <HAL_GPIO_TogglePin>
    HAL_Delay (1000);
 800065e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000662:	f000 fb4b 	bl	8000cfc <HAL_Delay>
    HAL_GPIO_TogglePin (GPIOD, GREEN);
 8000666:	e7f5      	b.n	8000654 <vGreenLedTask+0x8>
 8000668:	40020c00 	.word	0x40020c00

0800066c <vRedLedTask>:
  }
}

void vRedLedTask(void *pvParameters){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  while(1){
//    RedTaskProfiler++;
    HAL_GPIO_TogglePin (GPIOD, RED);
 8000674:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <vRedLedTask+0x1c>)
 800067a:	f000 fdf2 	bl	8001262 <HAL_GPIO_TogglePin>
    HAL_Delay (1000);
 800067e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000682:	f000 fb3b 	bl	8000cfc <HAL_Delay>
    HAL_GPIO_TogglePin (GPIOD, RED);
 8000686:	e7f5      	b.n	8000674 <vRedLedTask+0x8>
 8000688:	40020c00 	.word	0x40020c00

0800068c <vBlueLedTask>:
  }
}

void vBlueLedTask(void *pvParameters){
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  while(1){
//    BlueTaskProfiler++;
    HAL_GPIO_TogglePin (GPIOD, BLUE);
 8000694:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000698:	4803      	ldr	r0, [pc, #12]	; (80006a8 <vBlueLedTask+0x1c>)
 800069a:	f000 fde2 	bl	8001262 <HAL_GPIO_TogglePin>
    HAL_Delay (1000);
 800069e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006a2:	f000 fb2b 	bl	8000cfc <HAL_Delay>
    HAL_GPIO_TogglePin (GPIOD, BLUE);
 80006a6:	e7f5      	b.n	8000694 <vBlueLedTask+0x8>
 80006a8:	40020c00 	.word	0x40020c00

080006ac <vOrangeLedTask>:
  }
}

void vOrangeLedTask(void *pvParameters){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  while(1){
//    OrangeTaskProfiler++;
    HAL_GPIO_TogglePin (GPIOD, ORANGE);
 80006b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b8:	4803      	ldr	r0, [pc, #12]	; (80006c8 <vOrangeLedTask+0x1c>)
 80006ba:	f000 fdd2 	bl	8001262 <HAL_GPIO_TogglePin>
    HAL_Delay (1000);
 80006be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006c2:	f000 fb1b 	bl	8000cfc <HAL_Delay>
    HAL_GPIO_TogglePin (GPIOD, ORANGE);
 80006c6:	e7f5      	b.n	80006b4 <vOrangeLedTask+0x8>
 80006c8:	40020c00 	.word	0x40020c00

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	; 0x50
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	2234      	movs	r2, #52	; 0x34
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f004 fdea 	bl	80052b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	f107 0308 	add.w	r3, r7, #8
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f0:	2300      	movs	r3, #0
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	4b23      	ldr	r3, [pc, #140]	; (8000784 <SystemClock_Config+0xb8>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f8:	4a22      	ldr	r2, [pc, #136]	; (8000784 <SystemClock_Config+0xb8>)
 80006fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000700:	4b20      	ldr	r3, [pc, #128]	; (8000784 <SystemClock_Config+0xb8>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000704:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800070c:	2300      	movs	r3, #0
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <SystemClock_Config+0xbc>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000718:	4a1b      	ldr	r2, [pc, #108]	; (8000788 <SystemClock_Config+0xbc>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b19      	ldr	r3, [pc, #100]	; (8000788 <SystemClock_Config+0xbc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072c:	2302      	movs	r3, #2
 800072e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000730:	2301      	movs	r3, #1
 8000732:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000734:	2310      	movs	r3, #16
 8000736:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000738:	2300      	movs	r3, #0
 800073a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4618      	mov	r0, r3
 8000742:	f001 f89f 	bl	8001884 <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800074c:	f000 f8a8 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000750:	230f      	movs	r3, #15
 8000752:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000754:	2300      	movs	r3, #0
 8000756:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f000 fd94 	bl	8001298 <HAL_RCC_ClockConfig>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000776:	f000 f893 	bl	80008a0 <Error_Handler>
  }
}
 800077a:	bf00      	nop
 800077c:	3750      	adds	r7, #80	; 0x50
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800
 8000788:	40007000 	.word	0x40007000

0800078c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000790:	4b11      	ldr	r3, [pc, #68]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 8000792:	4a12      	ldr	r2, [pc, #72]	; (80007dc <MX_USART2_UART_Init+0x50>)
 8000794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000796:	4b10      	ldr	r3, [pc, #64]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 8000798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800079c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b0e      	ldr	r3, [pc, #56]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b0b      	ldr	r3, [pc, #44]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b09      	ldr	r3, [pc, #36]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007c2:	4805      	ldr	r0, [pc, #20]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007c4:	f001 fdaa 	bl	800231c <HAL_UART_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ce:	f000 f867 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000088 	.word	0x20000088
 80007dc:	40004400 	.word	0x40004400

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	4b22      	ldr	r3, [pc, #136]	; (8000874 <MX_GPIO_Init+0x94>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a21      	ldr	r2, [pc, #132]	; (8000874 <MX_GPIO_Init+0x94>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b1f      	ldr	r3, [pc, #124]	; (8000874 <MX_GPIO_Init+0x94>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]

  /*Enable the clock access to GPIO D port*/
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b1b      	ldr	r3, [pc, #108]	; (8000874 <MX_GPIO_Init+0x94>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a1a      	ldr	r2, [pc, #104]	; (8000874 <MX_GPIO_Init+0x94>)
 800080c:	f043 0308 	orr.w	r3, r3, #8
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b18      	ldr	r3, [pc, #96]	; (8000874 <MX_GPIO_Init+0x94>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0308 	and.w	r3, r3, #8
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  //or HAL_GPIO_WritePin (GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN RESET) ;
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000824:	4814      	ldr	r0, [pc, #80]	; (8000878 <MX_GPIO_Init+0x98>)
 8000826:	f000 fd03 	bl	8001230 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4811      	ldr	r0, [pc, #68]	; (8000878 <MX_GPIO_Init+0x98>)
 8000832:	f000 fcfd 	bl	8001230 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800083c:	480e      	ldr	r0, [pc, #56]	; (8000878 <MX_GPIO_Init+0x98>)
 800083e:	f000 fcf7 	bl	8001230 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000848:	480b      	ldr	r0, [pc, #44]	; (8000878 <MX_GPIO_Init+0x98>)
 800084a:	f000 fcf1 	bl	8001230 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800084e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000852:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; //Push Pull
 8000854:	2301      	movs	r3, #1
 8000856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085c:	2300      	movs	r3, #0
 800085e:	61bb      	str	r3, [r7, #24]

  /*Initialize GPIO D port*/
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000860:	f107 030c 	add.w	r3, r7, #12
 8000864:	4619      	mov	r1, r3
 8000866:	4804      	ldr	r0, [pc, #16]	; (8000878 <MX_GPIO_Init+0x98>)
 8000868:	f000 fb4e 	bl	8000f08 <HAL_GPIO_Init>
}
 800086c:	bf00      	nop
 800086e:	3720      	adds	r7, #32
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40023800 	.word	0x40023800
 8000878:	40020c00 	.word	0x40020c00

0800087c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a04      	ldr	r2, [pc, #16]	; (800089c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d101      	bne.n	8000892 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800088e:	f000 fa15 	bl	8000cbc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40010000 	.word	0x40010000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <Error_Handler+0x8>
	...

080008ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b12      	ldr	r3, [pc, #72]	; (8000900 <HAL_MspInit+0x54>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	4a11      	ldr	r2, [pc, #68]	; (8000900 <HAL_MspInit+0x54>)
 80008bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008c0:	6453      	str	r3, [r2, #68]	; 0x44
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <HAL_MspInit+0x54>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <HAL_MspInit+0x54>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <HAL_MspInit+0x54>)
 80008d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008dc:	6413      	str	r3, [r2, #64]	; 0x40
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <HAL_MspInit+0x54>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	210f      	movs	r1, #15
 80008ee:	f06f 0001 	mvn.w	r0, #1
 80008f2:	f000 fadf 	bl	8000eb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800

08000904 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	; 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a19      	ldr	r2, [pc, #100]	; (8000988 <HAL_UART_MspInit+0x84>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d12b      	bne.n	800097e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	4b18      	ldr	r3, [pc, #96]	; (800098c <HAL_UART_MspInit+0x88>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	4a17      	ldr	r2, [pc, #92]	; (800098c <HAL_UART_MspInit+0x88>)
 8000930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000934:	6413      	str	r3, [r2, #64]	; 0x40
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <HAL_UART_MspInit+0x88>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <HAL_UART_MspInit+0x88>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a10      	ldr	r2, [pc, #64]	; (800098c <HAL_UART_MspInit+0x88>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <HAL_UART_MspInit+0x88>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800095e:	230c      	movs	r3, #12
 8000960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800096e:	2307      	movs	r3, #7
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	4619      	mov	r1, r3
 8000978:	4805      	ldr	r0, [pc, #20]	; (8000990 <HAL_UART_MspInit+0x8c>)
 800097a:	f000 fac5 	bl	8000f08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800097e:	bf00      	nop
 8000980:	3728      	adds	r7, #40	; 0x28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40004400 	.word	0x40004400
 800098c:	40023800 	.word	0x40023800
 8000990:	40020000 	.word	0x40020000

08000994 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08c      	sub	sp, #48	; 0x30
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800099c:	2300      	movs	r3, #0
 800099e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009a4:	2300      	movs	r3, #0
 80009a6:	60bb      	str	r3, [r7, #8]
 80009a8:	4b2e      	ldr	r3, [pc, #184]	; (8000a64 <HAL_InitTick+0xd0>)
 80009aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ac:	4a2d      	ldr	r2, [pc, #180]	; (8000a64 <HAL_InitTick+0xd0>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	6453      	str	r3, [r2, #68]	; 0x44
 80009b4:	4b2b      	ldr	r3, [pc, #172]	; (8000a64 <HAL_InitTick+0xd0>)
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009c0:	f107 020c 	add.w	r2, r7, #12
 80009c4:	f107 0310 	add.w	r3, r7, #16
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 fd7e 	bl	80014cc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009d0:	f000 fd68 	bl	80014a4 <HAL_RCC_GetPCLK2Freq>
 80009d4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d8:	4a23      	ldr	r2, [pc, #140]	; (8000a68 <HAL_InitTick+0xd4>)
 80009da:	fba2 2303 	umull	r2, r3, r2, r3
 80009de:	0c9b      	lsrs	r3, r3, #18
 80009e0:	3b01      	subs	r3, #1
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009e4:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <HAL_InitTick+0xd8>)
 80009e6:	4a22      	ldr	r2, [pc, #136]	; (8000a70 <HAL_InitTick+0xdc>)
 80009e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009ea:	4b20      	ldr	r3, [pc, #128]	; (8000a6c <HAL_InitTick+0xd8>)
 80009ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009f0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009f2:	4a1e      	ldr	r2, [pc, #120]	; (8000a6c <HAL_InitTick+0xd8>)
 80009f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009f8:	4b1c      	ldr	r3, [pc, #112]	; (8000a6c <HAL_InitTick+0xd8>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fe:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <HAL_InitTick+0xd8>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a04:	4b19      	ldr	r3, [pc, #100]	; (8000a6c <HAL_InitTick+0xd8>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a0a:	4818      	ldr	r0, [pc, #96]	; (8000a6c <HAL_InitTick+0xd8>)
 8000a0c:	f001 f9d8 	bl	8001dc0 <HAL_TIM_Base_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000a16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d11b      	bne.n	8000a56 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a1e:	4813      	ldr	r0, [pc, #76]	; (8000a6c <HAL_InitTick+0xd8>)
 8000a20:	f001 fa28 	bl	8001e74 <HAL_TIM_Base_Start_IT>
 8000a24:	4603      	mov	r3, r0
 8000a26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d111      	bne.n	8000a56 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a32:	2019      	movs	r0, #25
 8000a34:	f000 fa5a 	bl	8000eec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b0f      	cmp	r3, #15
 8000a3c:	d808      	bhi.n	8000a50 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	6879      	ldr	r1, [r7, #4]
 8000a42:	2019      	movs	r0, #25
 8000a44:	f000 fa36 	bl	8000eb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a48:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <HAL_InitTick+0xe0>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6013      	str	r3, [r2, #0]
 8000a4e:	e002      	b.n	8000a56 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3730      	adds	r7, #48	; 0x30
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40023800 	.word	0x40023800
 8000a68:	431bde83 	.word	0x431bde83
 8000a6c:	200000cc 	.word	0x200000cc
 8000a70:	40010000 	.word	0x40010000
 8000a74:	20000004 	.word	0x20000004

08000a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <NMI_Handler+0x4>

08000a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <HardFault_Handler+0x4>

08000a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <MemManage_Handler+0x4>

08000a8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <BusFault_Handler+0x4>

08000a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <UsageFault_Handler+0x4>

08000a96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000aa8:	4802      	ldr	r0, [pc, #8]	; (8000ab4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000aaa:	f001 fa53 	bl	8001f54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	200000cc 	.word	0x200000cc

08000ab8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]
 8000ac8:	e00a      	b.n	8000ae0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aca:	f3af 8000 	nop.w
 8000ace:	4601      	mov	r1, r0
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	60ba      	str	r2, [r7, #8]
 8000ad6:	b2ca      	uxtb	r2, r1
 8000ad8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	3301      	adds	r3, #1
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	697a      	ldr	r2, [r7, #20]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	dbf0      	blt.n	8000aca <_read+0x12>
  }

  return len;
 8000ae8:	687b      	ldr	r3, [r7, #4]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3718      	adds	r7, #24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b086      	sub	sp, #24
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	60f8      	str	r0, [r7, #12]
 8000afa:	60b9      	str	r1, [r7, #8]
 8000afc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	e009      	b.n	8000b18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	60ba      	str	r2, [r7, #8]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	3301      	adds	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
 8000b18:	697a      	ldr	r2, [r7, #20]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	dbf1      	blt.n	8000b04 <_write+0x12>
  }
  return len;
 8000b20:	687b      	ldr	r3, [r7, #4]
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3718      	adds	r7, #24
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <_close>:

int _close(int file)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	b083      	sub	sp, #12
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr

08000b42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b42:	b480      	push	{r7}
 8000b44:	b083      	sub	sp, #12
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
 8000b4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b52:	605a      	str	r2, [r3, #4]
  return 0;
 8000b54:	2300      	movs	r3, #0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <_isatty>:

int _isatty(int file)
{
 8000b62:	b480      	push	{r7}
 8000b64:	b083      	sub	sp, #12
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b6a:	2301      	movs	r3, #1
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3714      	adds	r7, #20
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
	...

08000b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b9c:	4a14      	ldr	r2, [pc, #80]	; (8000bf0 <_sbrk+0x5c>)
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <_sbrk+0x60>)
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba8:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb0:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <_sbrk+0x64>)
 8000bb2:	4a12      	ldr	r2, [pc, #72]	; (8000bfc <_sbrk+0x68>)
 8000bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb6:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <_sbrk+0x64>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d207      	bcs.n	8000bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc4:	f004 fb7e 	bl	80052c4 <__errno>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	220c      	movs	r2, #12
 8000bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bd2:	e009      	b.n	8000be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd4:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <_sbrk+0x64>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bda:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <_sbrk+0x64>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4413      	add	r3, r2
 8000be2:	4a05      	ldr	r2, [pc, #20]	; (8000bf8 <_sbrk+0x64>)
 8000be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be6:	68fb      	ldr	r3, [r7, #12]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20020000 	.word	0x20020000
 8000bf4:	00000400 	.word	0x00000400
 8000bf8:	20000114 	.word	0x20000114
 8000bfc:	20004bb8 	.word	0x20004bb8

08000c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c04:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <SystemInit+0x20>)
 8000c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c0a:	4a05      	ldr	r2, [pc, #20]	; (8000c20 <SystemInit+0x20>)
 8000c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000c24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c5c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c28:	480d      	ldr	r0, [pc, #52]	; (8000c60 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c2a:	490e      	ldr	r1, [pc, #56]	; (8000c64 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c2c:	4a0e      	ldr	r2, [pc, #56]	; (8000c68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c30:	e002      	b.n	8000c38 <LoopCopyDataInit>

08000c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c36:	3304      	adds	r3, #4

08000c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c3c:	d3f9      	bcc.n	8000c32 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3e:	4a0b      	ldr	r2, [pc, #44]	; (8000c6c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c40:	4c0b      	ldr	r4, [pc, #44]	; (8000c70 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c44:	e001      	b.n	8000c4a <LoopFillZerobss>

08000c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c48:	3204      	adds	r2, #4

08000c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c4c:	d3fb      	bcc.n	8000c46 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c4e:	f7ff ffd7 	bl	8000c00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c52:	f004 fb3d 	bl	80052d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c56:	f7ff fca9 	bl	80005ac <main>
  bx  lr
 8000c5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c64:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c68:	08006068 	.word	0x08006068
  ldr r2, =_sbss
 8000c6c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c70:	20004bb4 	.word	0x20004bb4

08000c74 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c74:	e7fe      	b.n	8000c74 <ADC_IRQHandler>
	...

08000c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c7c:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a0d      	ldr	r2, [pc, #52]	; (8000cb8 <HAL_Init+0x40>)
 8000c82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <HAL_Init+0x40>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <HAL_Init+0x40>)
 8000c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <HAL_Init+0x40>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a07      	ldr	r2, [pc, #28]	; (8000cb8 <HAL_Init+0x40>)
 8000c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca0:	2003      	movs	r0, #3
 8000ca2:	f000 f8fc 	bl	8000e9e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ca6:	200f      	movs	r0, #15
 8000ca8:	f7ff fe74 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cac:	f7ff fdfe 	bl	80008ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023c00 	.word	0x40023c00

08000cbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_IncTick+0x20>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4413      	add	r3, r2
 8000ccc:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cce:	6013      	str	r3, [r2, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000008 	.word	0x20000008
 8000ce0:	20000118 	.word	0x20000118

08000ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HAL_GetTick+0x14>)
 8000cea:	681b      	ldr	r3, [r3, #0]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	20000118 	.word	0x20000118

08000cfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d04:	f7ff ffee 	bl	8000ce4 <HAL_GetTick>
 8000d08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d14:	d005      	beq.n	8000d22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d16:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <HAL_Delay+0x44>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4413      	add	r3, r2
 8000d20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d22:	bf00      	nop
 8000d24:	f7ff ffde 	bl	8000ce4 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d8f7      	bhi.n	8000d24 <HAL_Delay+0x28>
  {
  }
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000008 	.word	0x20000008

08000d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d76:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	60d3      	str	r3, [r2, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_GetPriorityGrouping+0x18>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	f003 0307 	and.w	r3, r3, #7
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	db0b      	blt.n	8000dd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	f003 021f 	and.w	r2, r3, #31
 8000dc0:	4907      	ldr	r1, [pc, #28]	; (8000de0 <__NVIC_EnableIRQ+0x38>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	2001      	movs	r0, #1
 8000dca:	fa00 f202 	lsl.w	r2, r0, r2
 8000dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	; (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	; (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	; 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff ff4c 	bl	8000d44 <__NVIC_SetPriorityGrouping>
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec6:	f7ff ff61 	bl	8000d8c <__NVIC_GetPriorityGrouping>
 8000eca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	68b9      	ldr	r1, [r7, #8]
 8000ed0:	6978      	ldr	r0, [r7, #20]
 8000ed2:	f7ff ffb1 	bl	8000e38 <NVIC_EncodePriority>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff ff80 	bl	8000de4 <__NVIC_SetPriority>
}
 8000ee4:	bf00      	nop
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff54 	bl	8000da8 <__NVIC_EnableIRQ>
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b089      	sub	sp, #36	; 0x24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
 8000f22:	e165      	b.n	80011f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f24:	2201      	movs	r2, #1
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	697a      	ldr	r2, [r7, #20]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	f040 8154 	bne.w	80011ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d005      	beq.n	8000f5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d130      	bne.n	8000fbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	2203      	movs	r2, #3
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	68da      	ldr	r2, [r3, #12]
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f90:	2201      	movs	r2, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	091b      	lsrs	r3, r3, #4
 8000fa6:	f003 0201 	and.w	r2, r3, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d017      	beq.n	8000ff8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	2203      	movs	r2, #3
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d123      	bne.n	800104c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	f003 0307 	and.w	r3, r3, #7
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	220f      	movs	r2, #15
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4013      	ands	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	691a      	ldr	r2, [r3, #16]
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	08da      	lsrs	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3208      	adds	r2, #8
 8001046:	69b9      	ldr	r1, [r7, #24]
 8001048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 0203 	and.w	r2, r3, #3
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 80ae 	beq.w	80011ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	60fb      	str	r3, [r7, #12]
 8001092:	4b5d      	ldr	r3, [pc, #372]	; (8001208 <HAL_GPIO_Init+0x300>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	4a5c      	ldr	r2, [pc, #368]	; (8001208 <HAL_GPIO_Init+0x300>)
 8001098:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800109c:	6453      	str	r3, [r2, #68]	; 0x44
 800109e:	4b5a      	ldr	r3, [pc, #360]	; (8001208 <HAL_GPIO_Init+0x300>)
 80010a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010aa:	4a58      	ldr	r2, [pc, #352]	; (800120c <HAL_GPIO_Init+0x304>)
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	089b      	lsrs	r3, r3, #2
 80010b0:	3302      	adds	r3, #2
 80010b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	220f      	movs	r2, #15
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4013      	ands	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4f      	ldr	r2, [pc, #316]	; (8001210 <HAL_GPIO_Init+0x308>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d025      	beq.n	8001122 <HAL_GPIO_Init+0x21a>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4e      	ldr	r2, [pc, #312]	; (8001214 <HAL_GPIO_Init+0x30c>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d01f      	beq.n	800111e <HAL_GPIO_Init+0x216>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4d      	ldr	r2, [pc, #308]	; (8001218 <HAL_GPIO_Init+0x310>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d019      	beq.n	800111a <HAL_GPIO_Init+0x212>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4c      	ldr	r2, [pc, #304]	; (800121c <HAL_GPIO_Init+0x314>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d013      	beq.n	8001116 <HAL_GPIO_Init+0x20e>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4b      	ldr	r2, [pc, #300]	; (8001220 <HAL_GPIO_Init+0x318>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d00d      	beq.n	8001112 <HAL_GPIO_Init+0x20a>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4a      	ldr	r2, [pc, #296]	; (8001224 <HAL_GPIO_Init+0x31c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d007      	beq.n	800110e <HAL_GPIO_Init+0x206>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a49      	ldr	r2, [pc, #292]	; (8001228 <HAL_GPIO_Init+0x320>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d101      	bne.n	800110a <HAL_GPIO_Init+0x202>
 8001106:	2306      	movs	r3, #6
 8001108:	e00c      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 800110a:	2307      	movs	r3, #7
 800110c:	e00a      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 800110e:	2305      	movs	r3, #5
 8001110:	e008      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 8001112:	2304      	movs	r3, #4
 8001114:	e006      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 8001116:	2303      	movs	r3, #3
 8001118:	e004      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 800111a:	2302      	movs	r3, #2
 800111c:	e002      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 800111e:	2301      	movs	r3, #1
 8001120:	e000      	b.n	8001124 <HAL_GPIO_Init+0x21c>
 8001122:	2300      	movs	r3, #0
 8001124:	69fa      	ldr	r2, [r7, #28]
 8001126:	f002 0203 	and.w	r2, r2, #3
 800112a:	0092      	lsls	r2, r2, #2
 800112c:	4093      	lsls	r3, r2
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4313      	orrs	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001134:	4935      	ldr	r1, [pc, #212]	; (800120c <HAL_GPIO_Init+0x304>)
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	089b      	lsrs	r3, r3, #2
 800113a:	3302      	adds	r3, #2
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001142:	4b3a      	ldr	r3, [pc, #232]	; (800122c <HAL_GPIO_Init+0x324>)
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001166:	4a31      	ldr	r2, [pc, #196]	; (800122c <HAL_GPIO_Init+0x324>)
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800116c:	4b2f      	ldr	r3, [pc, #188]	; (800122c <HAL_GPIO_Init+0x324>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001190:	4a26      	ldr	r2, [pc, #152]	; (800122c <HAL_GPIO_Init+0x324>)
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001196:	4b25      	ldr	r3, [pc, #148]	; (800122c <HAL_GPIO_Init+0x324>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	43db      	mvns	r3, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d003      	beq.n	80011ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ba:	4a1c      	ldr	r2, [pc, #112]	; (800122c <HAL_GPIO_Init+0x324>)
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <HAL_GPIO_Init+0x324>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011e4:	4a11      	ldr	r2, [pc, #68]	; (800122c <HAL_GPIO_Init+0x324>)
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3301      	adds	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	2b0f      	cmp	r3, #15
 80011f4:	f67f ae96 	bls.w	8000f24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011f8:	bf00      	nop
 80011fa:	bf00      	nop
 80011fc:	3724      	adds	r7, #36	; 0x24
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40023800 	.word	0x40023800
 800120c:	40013800 	.word	0x40013800
 8001210:	40020000 	.word	0x40020000
 8001214:	40020400 	.word	0x40020400
 8001218:	40020800 	.word	0x40020800
 800121c:	40020c00 	.word	0x40020c00
 8001220:	40021000 	.word	0x40021000
 8001224:	40021400 	.word	0x40021400
 8001228:	40021800 	.word	0x40021800
 800122c:	40013c00 	.word	0x40013c00

08001230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	807b      	strh	r3, [r7, #2]
 800123c:	4613      	mov	r3, r2
 800123e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001240:	787b      	ldrb	r3, [r7, #1]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001246:	887a      	ldrh	r2, [r7, #2]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800124c:	e003      	b.n	8001256 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	041a      	lsls	r2, r3, #16
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	619a      	str	r2, [r3, #24]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001262:	b480      	push	{r7}
 8001264:	b085      	sub	sp, #20
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	460b      	mov	r3, r1
 800126c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001274:	887a      	ldrh	r2, [r7, #2]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	4013      	ands	r3, r2
 800127a:	041a      	lsls	r2, r3, #16
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	43d9      	mvns	r1, r3
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	400b      	ands	r3, r1
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	619a      	str	r2, [r3, #24]
}
 800128a:	bf00      	nop
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e0cc      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012ac:	4b68      	ldr	r3, [pc, #416]	; (8001450 <HAL_RCC_ClockConfig+0x1b8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 030f 	and.w	r3, r3, #15
 80012b4:	683a      	ldr	r2, [r7, #0]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d90c      	bls.n	80012d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ba:	4b65      	ldr	r3, [pc, #404]	; (8001450 <HAL_RCC_ClockConfig+0x1b8>)
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012c2:	4b63      	ldr	r3, [pc, #396]	; (8001450 <HAL_RCC_ClockConfig+0x1b8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d001      	beq.n	80012d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e0b8      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d020      	beq.n	8001322 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0304 	and.w	r3, r3, #4
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d005      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012ec:	4b59      	ldr	r3, [pc, #356]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	4a58      	ldr	r2, [pc, #352]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 80012f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80012f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0308 	and.w	r3, r3, #8
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001304:	4b53      	ldr	r3, [pc, #332]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	4a52      	ldr	r2, [pc, #328]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 800130a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800130e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001310:	4b50      	ldr	r3, [pc, #320]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	494d      	ldr	r1, [pc, #308]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	4313      	orrs	r3, r2
 8001320:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b00      	cmp	r3, #0
 800132c:	d044      	beq.n	80013b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d107      	bne.n	8001346 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001336:	4b47      	ldr	r3, [pc, #284]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d119      	bne.n	8001376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e07f      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d003      	beq.n	8001356 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001352:	2b03      	cmp	r3, #3
 8001354:	d107      	bne.n	8001366 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001356:	4b3f      	ldr	r3, [pc, #252]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d109      	bne.n	8001376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e06f      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001366:	4b3b      	ldr	r3, [pc, #236]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d101      	bne.n	8001376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e067      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001376:	4b37      	ldr	r3, [pc, #220]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f023 0203 	bic.w	r2, r3, #3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4934      	ldr	r1, [pc, #208]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001384:	4313      	orrs	r3, r2
 8001386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001388:	f7ff fcac 	bl	8000ce4 <HAL_GetTick>
 800138c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800138e:	e00a      	b.n	80013a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001390:	f7ff fca8 	bl	8000ce4 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	f241 3288 	movw	r2, #5000	; 0x1388
 800139e:	4293      	cmp	r3, r2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e04f      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a6:	4b2b      	ldr	r3, [pc, #172]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 020c 	and.w	r2, r3, #12
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d1eb      	bne.n	8001390 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013b8:	4b25      	ldr	r3, [pc, #148]	; (8001450 <HAL_RCC_ClockConfig+0x1b8>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 030f 	and.w	r3, r3, #15
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d20c      	bcs.n	80013e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013c6:	4b22      	ldr	r3, [pc, #136]	; (8001450 <HAL_RCC_ClockConfig+0x1b8>)
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ce:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_RCC_ClockConfig+0x1b8>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 030f 	and.w	r3, r3, #15
 80013d6:	683a      	ldr	r2, [r7, #0]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d001      	beq.n	80013e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e032      	b.n	8001446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d008      	beq.n	80013fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013ec:	4b19      	ldr	r3, [pc, #100]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	4916      	ldr	r1, [pc, #88]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0308 	and.w	r3, r3, #8
 8001406:	2b00      	cmp	r3, #0
 8001408:	d009      	beq.n	800141e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	490e      	ldr	r1, [pc, #56]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 800141a:	4313      	orrs	r3, r2
 800141c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800141e:	f000 f887 	bl	8001530 <HAL_RCC_GetSysClockFreq>
 8001422:	4602      	mov	r2, r0
 8001424:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <HAL_RCC_ClockConfig+0x1bc>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	091b      	lsrs	r3, r3, #4
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	490a      	ldr	r1, [pc, #40]	; (8001458 <HAL_RCC_ClockConfig+0x1c0>)
 8001430:	5ccb      	ldrb	r3, [r1, r3]
 8001432:	fa22 f303 	lsr.w	r3, r2, r3
 8001436:	4a09      	ldr	r2, [pc, #36]	; (800145c <HAL_RCC_ClockConfig+0x1c4>)
 8001438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <HAL_RCC_ClockConfig+0x1c8>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff faa8 	bl	8000994 <HAL_InitTick>

  return HAL_OK;
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40023c00 	.word	0x40023c00
 8001454:	40023800 	.word	0x40023800
 8001458:	0800600c 	.word	0x0800600c
 800145c:	20000000 	.word	0x20000000
 8001460:	20000004 	.word	0x20000004

08001464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001468:	4b03      	ldr	r3, [pc, #12]	; (8001478 <HAL_RCC_GetHCLKFreq+0x14>)
 800146a:	681b      	ldr	r3, [r3, #0]
}
 800146c:	4618      	mov	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	20000000 	.word	0x20000000

0800147c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001480:	f7ff fff0 	bl	8001464 <HAL_RCC_GetHCLKFreq>
 8001484:	4602      	mov	r2, r0
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	0a9b      	lsrs	r3, r3, #10
 800148c:	f003 0307 	and.w	r3, r3, #7
 8001490:	4903      	ldr	r1, [pc, #12]	; (80014a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001492:	5ccb      	ldrb	r3, [r1, r3]
 8001494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001498:	4618      	mov	r0, r3
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40023800 	.word	0x40023800
 80014a0:	0800601c 	.word	0x0800601c

080014a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80014a8:	f7ff ffdc 	bl	8001464 <HAL_RCC_GetHCLKFreq>
 80014ac:	4602      	mov	r2, r0
 80014ae:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	0b5b      	lsrs	r3, r3, #13
 80014b4:	f003 0307 	and.w	r3, r3, #7
 80014b8:	4903      	ldr	r1, [pc, #12]	; (80014c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ba:	5ccb      	ldrb	r3, [r1, r3]
 80014bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40023800 	.word	0x40023800
 80014c8:	0800601c 	.word	0x0800601c

080014cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	220f      	movs	r2, #15
 80014da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <HAL_RCC_GetClockConfig+0x5c>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 0203 	and.w	r2, r3, #3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <HAL_RCC_GetClockConfig+0x5c>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <HAL_RCC_GetClockConfig+0x5c>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_RCC_GetClockConfig+0x5c>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	08db      	lsrs	r3, r3, #3
 8001506:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800150e:	4b07      	ldr	r3, [pc, #28]	; (800152c <HAL_RCC_GetClockConfig+0x60>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 020f 	and.w	r2, r3, #15
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	601a      	str	r2, [r3, #0]
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800
 800152c:	40023c00 	.word	0x40023c00

08001530 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001534:	b0a6      	sub	sp, #152	; 0x98
 8001536:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8001544:	2300      	movs	r3, #0
 8001546:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001556:	4bc8      	ldr	r3, [pc, #800]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	2b0c      	cmp	r3, #12
 8001560:	f200 817e 	bhi.w	8001860 <HAL_RCC_GetSysClockFreq+0x330>
 8001564:	a201      	add	r2, pc, #4	; (adr r2, 800156c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156a:	bf00      	nop
 800156c:	080015a1 	.word	0x080015a1
 8001570:	08001861 	.word	0x08001861
 8001574:	08001861 	.word	0x08001861
 8001578:	08001861 	.word	0x08001861
 800157c:	080015a9 	.word	0x080015a9
 8001580:	08001861 	.word	0x08001861
 8001584:	08001861 	.word	0x08001861
 8001588:	08001861 	.word	0x08001861
 800158c:	080015b1 	.word	0x080015b1
 8001590:	08001861 	.word	0x08001861
 8001594:	08001861 	.word	0x08001861
 8001598:	08001861 	.word	0x08001861
 800159c:	0800171b 	.word	0x0800171b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015a0:	4bb6      	ldr	r3, [pc, #728]	; (800187c <HAL_RCC_GetSysClockFreq+0x34c>)
 80015a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80015a6:	e15f      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015a8:	4bb5      	ldr	r3, [pc, #724]	; (8001880 <HAL_RCC_GetSysClockFreq+0x350>)
 80015aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80015ae:	e15b      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b0:	4bb1      	ldr	r3, [pc, #708]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015bc:	4bae      	ldr	r3, [pc, #696]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d031      	beq.n	800162c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c8:	4bab      	ldr	r3, [pc, #684]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	099b      	lsrs	r3, r3, #6
 80015ce:	2200      	movs	r2, #0
 80015d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80015d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80015d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015da:	663b      	str	r3, [r7, #96]	; 0x60
 80015dc:	2300      	movs	r3, #0
 80015de:	667b      	str	r3, [r7, #100]	; 0x64
 80015e0:	4ba7      	ldr	r3, [pc, #668]	; (8001880 <HAL_RCC_GetSysClockFreq+0x350>)
 80015e2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80015e6:	462a      	mov	r2, r5
 80015e8:	fb03 f202 	mul.w	r2, r3, r2
 80015ec:	2300      	movs	r3, #0
 80015ee:	4621      	mov	r1, r4
 80015f0:	fb01 f303 	mul.w	r3, r1, r3
 80015f4:	4413      	add	r3, r2
 80015f6:	4aa2      	ldr	r2, [pc, #648]	; (8001880 <HAL_RCC_GetSysClockFreq+0x350>)
 80015f8:	4621      	mov	r1, r4
 80015fa:	fba1 1202 	umull	r1, r2, r1, r2
 80015fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001600:	460a      	mov	r2, r1
 8001602:	67ba      	str	r2, [r7, #120]	; 0x78
 8001604:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001606:	4413      	add	r3, r2
 8001608:	67fb      	str	r3, [r7, #124]	; 0x7c
 800160a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800160e:	2200      	movs	r2, #0
 8001610:	65bb      	str	r3, [r7, #88]	; 0x58
 8001612:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001614:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001618:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800161c:	f7fe fe48 	bl	80002b0 <__aeabi_uldivmod>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4613      	mov	r3, r2
 8001626:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800162a:	e064      	b.n	80016f6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800162c:	4b92      	ldr	r3, [pc, #584]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	099b      	lsrs	r3, r3, #6
 8001632:	2200      	movs	r2, #0
 8001634:	653b      	str	r3, [r7, #80]	; 0x50
 8001636:	657a      	str	r2, [r7, #84]	; 0x54
 8001638:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800163a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800163e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001640:	2300      	movs	r3, #0
 8001642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001644:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8001648:	4622      	mov	r2, r4
 800164a:	462b      	mov	r3, r5
 800164c:	f04f 0000 	mov.w	r0, #0
 8001650:	f04f 0100 	mov.w	r1, #0
 8001654:	0159      	lsls	r1, r3, #5
 8001656:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800165a:	0150      	lsls	r0, r2, #5
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4621      	mov	r1, r4
 8001662:	1a51      	subs	r1, r2, r1
 8001664:	6139      	str	r1, [r7, #16]
 8001666:	4629      	mov	r1, r5
 8001668:	eb63 0301 	sbc.w	r3, r3, r1
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800167a:	4659      	mov	r1, fp
 800167c:	018b      	lsls	r3, r1, #6
 800167e:	4651      	mov	r1, sl
 8001680:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001684:	4651      	mov	r1, sl
 8001686:	018a      	lsls	r2, r1, #6
 8001688:	4651      	mov	r1, sl
 800168a:	ebb2 0801 	subs.w	r8, r2, r1
 800168e:	4659      	mov	r1, fp
 8001690:	eb63 0901 	sbc.w	r9, r3, r1
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016a8:	4690      	mov	r8, r2
 80016aa:	4699      	mov	r9, r3
 80016ac:	4623      	mov	r3, r4
 80016ae:	eb18 0303 	adds.w	r3, r8, r3
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	462b      	mov	r3, r5
 80016b6:	eb49 0303 	adc.w	r3, r9, r3
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80016c8:	4629      	mov	r1, r5
 80016ca:	028b      	lsls	r3, r1, #10
 80016cc:	4621      	mov	r1, r4
 80016ce:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016d2:	4621      	mov	r1, r4
 80016d4:	028a      	lsls	r2, r1, #10
 80016d6:	4610      	mov	r0, r2
 80016d8:	4619      	mov	r1, r3
 80016da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016de:	2200      	movs	r2, #0
 80016e0:	643b      	str	r3, [r7, #64]	; 0x40
 80016e2:	647a      	str	r2, [r7, #68]	; 0x44
 80016e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80016e8:	f7fe fde2 	bl	80002b0 <__aeabi_uldivmod>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4613      	mov	r3, r2
 80016f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016f6:	4b60      	ldr	r3, [pc, #384]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	0c1b      	lsrs	r3, r3, #16
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	3301      	adds	r3, #1
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8001708:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800170c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001710:	fbb2 f3f3 	udiv	r3, r2, r3
 8001714:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001718:	e0a6      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800171a:	4b57      	ldr	r3, [pc, #348]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001722:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001726:	4b54      	ldr	r3, [pc, #336]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d02a      	beq.n	8001788 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001732:	4b51      	ldr	r3, [pc, #324]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	099b      	lsrs	r3, r3, #6
 8001738:	2200      	movs	r2, #0
 800173a:	63bb      	str	r3, [r7, #56]	; 0x38
 800173c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800173e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001740:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001744:	2100      	movs	r1, #0
 8001746:	4b4e      	ldr	r3, [pc, #312]	; (8001880 <HAL_RCC_GetSysClockFreq+0x350>)
 8001748:	fb03 f201 	mul.w	r2, r3, r1
 800174c:	2300      	movs	r3, #0
 800174e:	fb00 f303 	mul.w	r3, r0, r3
 8001752:	4413      	add	r3, r2
 8001754:	4a4a      	ldr	r2, [pc, #296]	; (8001880 <HAL_RCC_GetSysClockFreq+0x350>)
 8001756:	fba0 1202 	umull	r1, r2, r0, r2
 800175a:	677a      	str	r2, [r7, #116]	; 0x74
 800175c:	460a      	mov	r2, r1
 800175e:	673a      	str	r2, [r7, #112]	; 0x70
 8001760:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001762:	4413      	add	r3, r2
 8001764:	677b      	str	r3, [r7, #116]	; 0x74
 8001766:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800176a:	2200      	movs	r2, #0
 800176c:	633b      	str	r3, [r7, #48]	; 0x30
 800176e:	637a      	str	r2, [r7, #52]	; 0x34
 8001770:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001774:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001778:	f7fe fd9a 	bl	80002b0 <__aeabi_uldivmod>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4613      	mov	r3, r2
 8001782:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001786:	e05b      	b.n	8001840 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001788:	4b3b      	ldr	r3, [pc, #236]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	099b      	lsrs	r3, r3, #6
 800178e:	2200      	movs	r2, #0
 8001790:	62bb      	str	r3, [r7, #40]	; 0x28
 8001792:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800179a:	623b      	str	r3, [r7, #32]
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
 80017a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017a4:	4642      	mov	r2, r8
 80017a6:	464b      	mov	r3, r9
 80017a8:	f04f 0000 	mov.w	r0, #0
 80017ac:	f04f 0100 	mov.w	r1, #0
 80017b0:	0159      	lsls	r1, r3, #5
 80017b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017b6:	0150      	lsls	r0, r2, #5
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4641      	mov	r1, r8
 80017be:	ebb2 0a01 	subs.w	sl, r2, r1
 80017c2:	4649      	mov	r1, r9
 80017c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80017d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80017d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80017dc:	ebb2 040a 	subs.w	r4, r2, sl
 80017e0:	eb63 050b 	sbc.w	r5, r3, fp
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	f04f 0300 	mov.w	r3, #0
 80017ec:	00eb      	lsls	r3, r5, #3
 80017ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017f2:	00e2      	lsls	r2, r4, #3
 80017f4:	4614      	mov	r4, r2
 80017f6:	461d      	mov	r5, r3
 80017f8:	4643      	mov	r3, r8
 80017fa:	18e3      	adds	r3, r4, r3
 80017fc:	603b      	str	r3, [r7, #0]
 80017fe:	464b      	mov	r3, r9
 8001800:	eb45 0303 	adc.w	r3, r5, r3
 8001804:	607b      	str	r3, [r7, #4]
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	f04f 0300 	mov.w	r3, #0
 800180e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001812:	4629      	mov	r1, r5
 8001814:	028b      	lsls	r3, r1, #10
 8001816:	4621      	mov	r1, r4
 8001818:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800181c:	4621      	mov	r1, r4
 800181e:	028a      	lsls	r2, r1, #10
 8001820:	4610      	mov	r0, r2
 8001822:	4619      	mov	r1, r3
 8001824:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001828:	2200      	movs	r2, #0
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	61fa      	str	r2, [r7, #28]
 800182e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001832:	f7fe fd3d 	bl	80002b0 <__aeabi_uldivmod>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4613      	mov	r3, r2
 800183c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_RCC_GetSysClockFreq+0x348>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	0f1b      	lsrs	r3, r3, #28
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800184e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001852:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800185e:	e003      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001860:	4b06      	ldr	r3, [pc, #24]	; (800187c <HAL_RCC_GetSysClockFreq+0x34c>)
 8001862:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001866:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001868:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 800186c:	4618      	mov	r0, r3
 800186e:	3798      	adds	r7, #152	; 0x98
 8001870:	46bd      	mov	sp, r7
 8001872:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	00f42400 	.word	0x00f42400
 8001880:	017d7840 	.word	0x017d7840

08001884 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e28d      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 8083 	beq.w	80019aa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018a4:	4b94      	ldr	r3, [pc, #592]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d019      	beq.n	80018e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018b0:	4b91      	ldr	r3, [pc, #580]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018b8:	2b08      	cmp	r3, #8
 80018ba:	d106      	bne.n	80018ca <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018bc:	4b8e      	ldr	r3, [pc, #568]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018c8:	d00c      	beq.n	80018e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ca:	4b8b      	ldr	r3, [pc, #556]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018d2:	2b0c      	cmp	r3, #12
 80018d4:	d112      	bne.n	80018fc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018d6:	4b88      	ldr	r3, [pc, #544]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018e2:	d10b      	bne.n	80018fc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e4:	4b84      	ldr	r3, [pc, #528]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d05b      	beq.n	80019a8 <HAL_RCC_OscConfig+0x124>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d157      	bne.n	80019a8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e25a      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001904:	d106      	bne.n	8001914 <HAL_RCC_OscConfig+0x90>
 8001906:	4b7c      	ldr	r3, [pc, #496]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a7b      	ldr	r2, [pc, #492]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 800190c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	e01d      	b.n	8001950 <HAL_RCC_OscConfig+0xcc>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800191c:	d10c      	bne.n	8001938 <HAL_RCC_OscConfig+0xb4>
 800191e:	4b76      	ldr	r3, [pc, #472]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a75      	ldr	r2, [pc, #468]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001924:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001928:	6013      	str	r3, [r2, #0]
 800192a:	4b73      	ldr	r3, [pc, #460]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a72      	ldr	r2, [pc, #456]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	e00b      	b.n	8001950 <HAL_RCC_OscConfig+0xcc>
 8001938:	4b6f      	ldr	r3, [pc, #444]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a6e      	ldr	r2, [pc, #440]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 800193e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	4b6c      	ldr	r3, [pc, #432]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a6b      	ldr	r2, [pc, #428]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 800194a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800194e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d013      	beq.n	8001980 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001958:	f7ff f9c4 	bl	8000ce4 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001960:	f7ff f9c0 	bl	8000ce4 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b64      	cmp	r3, #100	; 0x64
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e21f      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001972:	4b61      	ldr	r3, [pc, #388]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d0f0      	beq.n	8001960 <HAL_RCC_OscConfig+0xdc>
 800197e:	e014      	b.n	80019aa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001980:	f7ff f9b0 	bl	8000ce4 <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001988:	f7ff f9ac 	bl	8000ce4 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b64      	cmp	r3, #100	; 0x64
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e20b      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800199a:	4b57      	ldr	r3, [pc, #348]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x104>
 80019a6:	e000      	b.n	80019aa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d06f      	beq.n	8001a96 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019b6:	4b50      	ldr	r3, [pc, #320]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 030c 	and.w	r3, r3, #12
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d017      	beq.n	80019f2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019c2:	4b4d      	ldr	r3, [pc, #308]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019ca:	2b08      	cmp	r3, #8
 80019cc:	d105      	bne.n	80019da <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019ce:	4b4a      	ldr	r3, [pc, #296]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d00b      	beq.n	80019f2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019da:	4b47      	ldr	r3, [pc, #284]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019e2:	2b0c      	cmp	r3, #12
 80019e4:	d11c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019e6:	4b44      	ldr	r3, [pc, #272]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d116      	bne.n	8001a20 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019f2:	4b41      	ldr	r3, [pc, #260]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d005      	beq.n	8001a0a <HAL_RCC_OscConfig+0x186>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d001      	beq.n	8001a0a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e1d3      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a0a:	4b3b      	ldr	r3, [pc, #236]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	4937      	ldr	r1, [pc, #220]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a1e:	e03a      	b.n	8001a96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d020      	beq.n	8001a6a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a28:	4b34      	ldr	r3, [pc, #208]	; (8001afc <HAL_RCC_OscConfig+0x278>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2e:	f7ff f959 	bl	8000ce4 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a34:	e008      	b.n	8001a48 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a36:	f7ff f955 	bl	8000ce4 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e1b4      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a48:	4b2b      	ldr	r3, [pc, #172]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0f0      	beq.n	8001a36 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a54:	4b28      	ldr	r3, [pc, #160]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	4925      	ldr	r1, [pc, #148]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	600b      	str	r3, [r1, #0]
 8001a68:	e015      	b.n	8001a96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a6a:	4b24      	ldr	r3, [pc, #144]	; (8001afc <HAL_RCC_OscConfig+0x278>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a70:	f7ff f938 	bl	8000ce4 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a78:	f7ff f934 	bl	8000ce4 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e193      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a8a:	4b1b      	ldr	r3, [pc, #108]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f0      	bne.n	8001a78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0308 	and.w	r3, r3, #8
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d036      	beq.n	8001b10 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d016      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_RCC_OscConfig+0x27c>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab0:	f7ff f918 	bl	8000ce4 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ab8:	f7ff f914 	bl	8000ce4 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e173      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aca:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001acc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x234>
 8001ad6:	e01b      	b.n	8001b10 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_RCC_OscConfig+0x27c>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ade:	f7ff f901 	bl	8000ce4 <HAL_GetTick>
 8001ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae4:	e00e      	b.n	8001b04 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ae6:	f7ff f8fd 	bl	8000ce4 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d907      	bls.n	8001b04 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e15c      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
 8001af8:	40023800 	.word	0x40023800
 8001afc:	42470000 	.word	0x42470000
 8001b00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b04:	4b8a      	ldr	r3, [pc, #552]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1ea      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f000 8097 	beq.w	8001c4c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b22:	4b83      	ldr	r3, [pc, #524]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10f      	bne.n	8001b4e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	4b7f      	ldr	r3, [pc, #508]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	4a7e      	ldr	r2, [pc, #504]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3e:	4b7c      	ldr	r3, [pc, #496]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b4e:	4b79      	ldr	r3, [pc, #484]	; (8001d34 <HAL_RCC_OscConfig+0x4b0>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d118      	bne.n	8001b8c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b5a:	4b76      	ldr	r3, [pc, #472]	; (8001d34 <HAL_RCC_OscConfig+0x4b0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a75      	ldr	r2, [pc, #468]	; (8001d34 <HAL_RCC_OscConfig+0x4b0>)
 8001b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b66:	f7ff f8bd 	bl	8000ce4 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b6e:	f7ff f8b9 	bl	8000ce4 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e118      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b80:	4b6c      	ldr	r3, [pc, #432]	; (8001d34 <HAL_RCC_OscConfig+0x4b0>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0f0      	beq.n	8001b6e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d106      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x31e>
 8001b94:	4b66      	ldr	r3, [pc, #408]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b98:	4a65      	ldr	r2, [pc, #404]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6713      	str	r3, [r2, #112]	; 0x70
 8001ba0:	e01c      	b.n	8001bdc <HAL_RCC_OscConfig+0x358>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	2b05      	cmp	r3, #5
 8001ba8:	d10c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x340>
 8001baa:	4b61      	ldr	r3, [pc, #388]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bae:	4a60      	ldr	r2, [pc, #384]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	6713      	str	r3, [r2, #112]	; 0x70
 8001bb6:	4b5e      	ldr	r3, [pc, #376]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bba:	4a5d      	ldr	r2, [pc, #372]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bbc:	f043 0301 	orr.w	r3, r3, #1
 8001bc0:	6713      	str	r3, [r2, #112]	; 0x70
 8001bc2:	e00b      	b.n	8001bdc <HAL_RCC_OscConfig+0x358>
 8001bc4:	4b5a      	ldr	r3, [pc, #360]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc8:	4a59      	ldr	r2, [pc, #356]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bca:	f023 0301 	bic.w	r3, r3, #1
 8001bce:	6713      	str	r3, [r2, #112]	; 0x70
 8001bd0:	4b57      	ldr	r3, [pc, #348]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd4:	4a56      	ldr	r2, [pc, #344]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001bd6:	f023 0304 	bic.w	r3, r3, #4
 8001bda:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d015      	beq.n	8001c10 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be4:	f7ff f87e 	bl	8000ce4 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bea:	e00a      	b.n	8001c02 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bec:	f7ff f87a 	bl	8000ce4 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e0d7      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c02:	4b4b      	ldr	r3, [pc, #300]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0ee      	beq.n	8001bec <HAL_RCC_OscConfig+0x368>
 8001c0e:	e014      	b.n	8001c3a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7ff f868 	bl	8000ce4 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c16:	e00a      	b.n	8001c2e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c18:	f7ff f864 	bl	8000ce4 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e0c1      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2e:	4b40      	ldr	r3, [pc, #256]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1ee      	bne.n	8001c18 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c3a:	7dfb      	ldrb	r3, [r7, #23]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d105      	bne.n	8001c4c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c40:	4b3b      	ldr	r3, [pc, #236]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c44:	4a3a      	ldr	r2, [pc, #232]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001c46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 80ad 	beq.w	8001db0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c56:	4b36      	ldr	r3, [pc, #216]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d060      	beq.n	8001d24 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d145      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6a:	4b33      	ldr	r3, [pc, #204]	; (8001d38 <HAL_RCC_OscConfig+0x4b4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c70:	f7ff f838 	bl	8000ce4 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c78:	f7ff f834 	bl	8000ce4 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e093      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c8a:	4b29      	ldr	r3, [pc, #164]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69da      	ldr	r2, [r3, #28]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	431a      	orrs	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca4:	019b      	lsls	r3, r3, #6
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cac:	085b      	lsrs	r3, r3, #1
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	041b      	lsls	r3, r3, #16
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb8:	061b      	lsls	r3, r3, #24
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc0:	071b      	lsls	r3, r3, #28
 8001cc2:	491b      	ldr	r1, [pc, #108]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <HAL_RCC_OscConfig+0x4b4>)
 8001cca:	2201      	movs	r2, #1
 8001ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cce:	f7ff f809 	bl	8000ce4 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd6:	f7ff f805 	bl	8000ce4 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e064      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ce8:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f0      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x452>
 8001cf4:	e05c      	b.n	8001db0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf6:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <HAL_RCC_OscConfig+0x4b4>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfc:	f7fe fff2 	bl	8000ce4 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d04:	f7fe ffee 	bl	8000ce4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e04d      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d16:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <HAL_RCC_OscConfig+0x4ac>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f0      	bne.n	8001d04 <HAL_RCC_OscConfig+0x480>
 8001d22:	e045      	b.n	8001db0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d107      	bne.n	8001d3c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e040      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40007000 	.word	0x40007000
 8001d38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d3c:	4b1f      	ldr	r3, [pc, #124]	; (8001dbc <HAL_RCC_OscConfig+0x538>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d030      	beq.n	8001dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d129      	bne.n	8001dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d122      	bne.n	8001dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d119      	bne.n	8001dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	3b01      	subs	r3, #1
 8001d86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d10f      	bne.n	8001dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d107      	bne.n	8001dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40023800 	.word	0x40023800

08001dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e041      	b.n	8001e56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d106      	bne.n	8001dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f839 	bl	8001e5e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2202      	movs	r2, #2
 8001df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3304      	adds	r3, #4
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4610      	mov	r0, r2
 8001e00:	f000 f9d8 	bl	80021b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d001      	beq.n	8001e8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e04e      	b.n	8001f2a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2202      	movs	r2, #2
 8001e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68da      	ldr	r2, [r3, #12]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f042 0201 	orr.w	r2, r2, #1
 8001ea2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a23      	ldr	r2, [pc, #140]	; (8001f38 <HAL_TIM_Base_Start_IT+0xc4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d022      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eb6:	d01d      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a1f      	ldr	r2, [pc, #124]	; (8001f3c <HAL_TIM_Base_Start_IT+0xc8>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d018      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a1e      	ldr	r2, [pc, #120]	; (8001f40 <HAL_TIM_Base_Start_IT+0xcc>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d013      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a1c      	ldr	r2, [pc, #112]	; (8001f44 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d00e      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a1b      	ldr	r2, [pc, #108]	; (8001f48 <HAL_TIM_Base_Start_IT+0xd4>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d009      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d004      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x80>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a18      	ldr	r2, [pc, #96]	; (8001f50 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d111      	bne.n	8001f18 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2b06      	cmp	r3, #6
 8001f04:	d010      	beq.n	8001f28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f042 0201 	orr.w	r2, r2, #1
 8001f14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f16:	e007      	b.n	8001f28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f042 0201 	orr.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40010000 	.word	0x40010000
 8001f3c:	40000400 	.word	0x40000400
 8001f40:	40000800 	.word	0x40000800
 8001f44:	40000c00 	.word	0x40000c00
 8001f48:	40010400 	.word	0x40010400
 8001f4c:	40014000 	.word	0x40014000
 8001f50:	40001800 	.word	0x40001800

08001f54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d122      	bne.n	8001fb0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d11b      	bne.n	8001fb0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f06f 0202 	mvn.w	r2, #2
 8001f80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2201      	movs	r2, #1
 8001f86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f000 f8ee 	bl	8002178 <HAL_TIM_IC_CaptureCallback>
 8001f9c:	e005      	b.n	8001faa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f8e0 	bl	8002164 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 f8f1 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	f003 0304 	and.w	r3, r3, #4
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	d122      	bne.n	8002004 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b04      	cmp	r3, #4
 8001fca:	d11b      	bne.n	8002004 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f06f 0204 	mvn.w	r2, #4
 8001fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2202      	movs	r2, #2
 8001fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f8c4 	bl	8002178 <HAL_TIM_IC_CaptureCallback>
 8001ff0:	e005      	b.n	8001ffe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 f8b6 	bl	8002164 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 f8c7 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	f003 0308 	and.w	r3, r3, #8
 800200e:	2b08      	cmp	r3, #8
 8002010:	d122      	bne.n	8002058 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f003 0308 	and.w	r3, r3, #8
 800201c:	2b08      	cmp	r3, #8
 800201e:	d11b      	bne.n	8002058 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f06f 0208 	mvn.w	r2, #8
 8002028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2204      	movs	r2, #4
 800202e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f89a 	bl	8002178 <HAL_TIM_IC_CaptureCallback>
 8002044:	e005      	b.n	8002052 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f88c 	bl	8002164 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 f89d 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b10      	cmp	r3, #16
 8002064:	d122      	bne.n	80020ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	2b10      	cmp	r3, #16
 8002072:	d11b      	bne.n	80020ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f06f 0210 	mvn.w	r2, #16
 800207c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2208      	movs	r2, #8
 8002082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 f870 	bl	8002178 <HAL_TIM_IC_CaptureCallback>
 8002098:	e005      	b.n	80020a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 f862 	bl	8002164 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f000 f873 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d10e      	bne.n	80020d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d107      	bne.n	80020d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f06f 0201 	mvn.w	r2, #1
 80020d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7fe fbd2 	bl	800087c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020e2:	2b80      	cmp	r3, #128	; 0x80
 80020e4:	d10e      	bne.n	8002104 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020f0:	2b80      	cmp	r3, #128	; 0x80
 80020f2:	d107      	bne.n	8002104 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f902 	bl	8002308 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800210e:	2b40      	cmp	r3, #64	; 0x40
 8002110:	d10e      	bne.n	8002130 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800211c:	2b40      	cmp	r3, #64	; 0x40
 800211e:	d107      	bne.n	8002130 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 f838 	bl	80021a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	f003 0320 	and.w	r3, r3, #32
 800213a:	2b20      	cmp	r3, #32
 800213c:	d10e      	bne.n	800215c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	f003 0320 	and.w	r3, r3, #32
 8002148:	2b20      	cmp	r3, #32
 800214a:	d107      	bne.n	800215c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0220 	mvn.w	r2, #32
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f8cc 	bl	80022f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800215c:	bf00      	nop
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a40      	ldr	r2, [pc, #256]	; (80022c8 <TIM_Base_SetConfig+0x114>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d013      	beq.n	80021f4 <TIM_Base_SetConfig+0x40>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021d2:	d00f      	beq.n	80021f4 <TIM_Base_SetConfig+0x40>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a3d      	ldr	r2, [pc, #244]	; (80022cc <TIM_Base_SetConfig+0x118>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d00b      	beq.n	80021f4 <TIM_Base_SetConfig+0x40>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a3c      	ldr	r2, [pc, #240]	; (80022d0 <TIM_Base_SetConfig+0x11c>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d007      	beq.n	80021f4 <TIM_Base_SetConfig+0x40>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a3b      	ldr	r2, [pc, #236]	; (80022d4 <TIM_Base_SetConfig+0x120>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d003      	beq.n	80021f4 <TIM_Base_SetConfig+0x40>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a3a      	ldr	r2, [pc, #232]	; (80022d8 <TIM_Base_SetConfig+0x124>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d108      	bne.n	8002206 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	4313      	orrs	r3, r2
 8002204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a2f      	ldr	r2, [pc, #188]	; (80022c8 <TIM_Base_SetConfig+0x114>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d02b      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002214:	d027      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a2c      	ldr	r2, [pc, #176]	; (80022cc <TIM_Base_SetConfig+0x118>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d023      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a2b      	ldr	r2, [pc, #172]	; (80022d0 <TIM_Base_SetConfig+0x11c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d01f      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a2a      	ldr	r2, [pc, #168]	; (80022d4 <TIM_Base_SetConfig+0x120>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d01b      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a29      	ldr	r2, [pc, #164]	; (80022d8 <TIM_Base_SetConfig+0x124>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d017      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a28      	ldr	r2, [pc, #160]	; (80022dc <TIM_Base_SetConfig+0x128>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d013      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a27      	ldr	r2, [pc, #156]	; (80022e0 <TIM_Base_SetConfig+0x12c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d00f      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a26      	ldr	r2, [pc, #152]	; (80022e4 <TIM_Base_SetConfig+0x130>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00b      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a25      	ldr	r2, [pc, #148]	; (80022e8 <TIM_Base_SetConfig+0x134>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d007      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a24      	ldr	r2, [pc, #144]	; (80022ec <TIM_Base_SetConfig+0x138>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d003      	beq.n	8002266 <TIM_Base_SetConfig+0xb2>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a23      	ldr	r2, [pc, #140]	; (80022f0 <TIM_Base_SetConfig+0x13c>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d108      	bne.n	8002278 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800226c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	4313      	orrs	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	4313      	orrs	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a0a      	ldr	r2, [pc, #40]	; (80022c8 <TIM_Base_SetConfig+0x114>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d003      	beq.n	80022ac <TIM_Base_SetConfig+0xf8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a0c      	ldr	r2, [pc, #48]	; (80022d8 <TIM_Base_SetConfig+0x124>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d103      	bne.n	80022b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	691a      	ldr	r2, [r3, #16]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	615a      	str	r2, [r3, #20]
}
 80022ba:	bf00      	nop
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	40010000 	.word	0x40010000
 80022cc:	40000400 	.word	0x40000400
 80022d0:	40000800 	.word	0x40000800
 80022d4:	40000c00 	.word	0x40000c00
 80022d8:	40010400 	.word	0x40010400
 80022dc:	40014000 	.word	0x40014000
 80022e0:	40014400 	.word	0x40014400
 80022e4:	40014800 	.word	0x40014800
 80022e8:	40001800 	.word	0x40001800
 80022ec:	40001c00 	.word	0x40001c00
 80022f0:	40002000 	.word	0x40002000

080022f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e03f      	b.n	80023ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d106      	bne.n	8002348 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7fe fade 	bl	8000904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2224      	movs	r2, #36	; 0x24
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800235e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f829 	bl	80023b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002374:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695a      	ldr	r2, [r3, #20]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002384:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002394:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2220      	movs	r2, #32
 80023a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2220      	movs	r2, #32
 80023a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
	...

080023b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023bc:	b0c0      	sub	sp, #256	; 0x100
 80023be:	af00      	add	r7, sp, #0
 80023c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d4:	68d9      	ldr	r1, [r3, #12]
 80023d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	ea40 0301 	orr.w	r3, r0, r1
 80023e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	431a      	orrs	r2, r3
 80023f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	4313      	orrs	r3, r2
 8002400:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002410:	f021 010c 	bic.w	r1, r1, #12
 8002414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800241e:	430b      	orrs	r3, r1
 8002420:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800242e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002432:	6999      	ldr	r1, [r3, #24]
 8002434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	ea40 0301 	orr.w	r3, r0, r1
 800243e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	4b8f      	ldr	r3, [pc, #572]	; (8002684 <UART_SetConfig+0x2cc>)
 8002448:	429a      	cmp	r2, r3
 800244a:	d005      	beq.n	8002458 <UART_SetConfig+0xa0>
 800244c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4b8d      	ldr	r3, [pc, #564]	; (8002688 <UART_SetConfig+0x2d0>)
 8002454:	429a      	cmp	r2, r3
 8002456:	d104      	bne.n	8002462 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002458:	f7ff f824 	bl	80014a4 <HAL_RCC_GetPCLK2Freq>
 800245c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002460:	e003      	b.n	800246a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002462:	f7ff f80b 	bl	800147c <HAL_RCC_GetPCLK1Freq>
 8002466:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800246a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246e:	69db      	ldr	r3, [r3, #28]
 8002470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002474:	f040 810c 	bne.w	8002690 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800247c:	2200      	movs	r2, #0
 800247e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002482:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002486:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800248a:	4622      	mov	r2, r4
 800248c:	462b      	mov	r3, r5
 800248e:	1891      	adds	r1, r2, r2
 8002490:	65b9      	str	r1, [r7, #88]	; 0x58
 8002492:	415b      	adcs	r3, r3
 8002494:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002496:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800249a:	4621      	mov	r1, r4
 800249c:	eb12 0801 	adds.w	r8, r2, r1
 80024a0:	4629      	mov	r1, r5
 80024a2:	eb43 0901 	adc.w	r9, r3, r1
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024ba:	4690      	mov	r8, r2
 80024bc:	4699      	mov	r9, r3
 80024be:	4623      	mov	r3, r4
 80024c0:	eb18 0303 	adds.w	r3, r8, r3
 80024c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80024c8:	462b      	mov	r3, r5
 80024ca:	eb49 0303 	adc.w	r3, r9, r3
 80024ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80024d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80024e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80024e6:	460b      	mov	r3, r1
 80024e8:	18db      	adds	r3, r3, r3
 80024ea:	653b      	str	r3, [r7, #80]	; 0x50
 80024ec:	4613      	mov	r3, r2
 80024ee:	eb42 0303 	adc.w	r3, r2, r3
 80024f2:	657b      	str	r3, [r7, #84]	; 0x54
 80024f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80024fc:	f7fd fed8 	bl	80002b0 <__aeabi_uldivmod>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	4b61      	ldr	r3, [pc, #388]	; (800268c <UART_SetConfig+0x2d4>)
 8002506:	fba3 2302 	umull	r2, r3, r3, r2
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	011c      	lsls	r4, r3, #4
 800250e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002512:	2200      	movs	r2, #0
 8002514:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002518:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800251c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002520:	4642      	mov	r2, r8
 8002522:	464b      	mov	r3, r9
 8002524:	1891      	adds	r1, r2, r2
 8002526:	64b9      	str	r1, [r7, #72]	; 0x48
 8002528:	415b      	adcs	r3, r3
 800252a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800252c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002530:	4641      	mov	r1, r8
 8002532:	eb12 0a01 	adds.w	sl, r2, r1
 8002536:	4649      	mov	r1, r9
 8002538:	eb43 0b01 	adc.w	fp, r3, r1
 800253c:	f04f 0200 	mov.w	r2, #0
 8002540:	f04f 0300 	mov.w	r3, #0
 8002544:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002548:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800254c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002550:	4692      	mov	sl, r2
 8002552:	469b      	mov	fp, r3
 8002554:	4643      	mov	r3, r8
 8002556:	eb1a 0303 	adds.w	r3, sl, r3
 800255a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800255e:	464b      	mov	r3, r9
 8002560:	eb4b 0303 	adc.w	r3, fp, r3
 8002564:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002574:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002578:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800257c:	460b      	mov	r3, r1
 800257e:	18db      	adds	r3, r3, r3
 8002580:	643b      	str	r3, [r7, #64]	; 0x40
 8002582:	4613      	mov	r3, r2
 8002584:	eb42 0303 	adc.w	r3, r2, r3
 8002588:	647b      	str	r3, [r7, #68]	; 0x44
 800258a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800258e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002592:	f7fd fe8d 	bl	80002b0 <__aeabi_uldivmod>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4611      	mov	r1, r2
 800259c:	4b3b      	ldr	r3, [pc, #236]	; (800268c <UART_SetConfig+0x2d4>)
 800259e:	fba3 2301 	umull	r2, r3, r3, r1
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	2264      	movs	r2, #100	; 0x64
 80025a6:	fb02 f303 	mul.w	r3, r2, r3
 80025aa:	1acb      	subs	r3, r1, r3
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80025b2:	4b36      	ldr	r3, [pc, #216]	; (800268c <UART_SetConfig+0x2d4>)
 80025b4:	fba3 2302 	umull	r2, r3, r3, r2
 80025b8:	095b      	lsrs	r3, r3, #5
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025c0:	441c      	add	r4, r3
 80025c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025c6:	2200      	movs	r2, #0
 80025c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80025d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80025d4:	4642      	mov	r2, r8
 80025d6:	464b      	mov	r3, r9
 80025d8:	1891      	adds	r1, r2, r2
 80025da:	63b9      	str	r1, [r7, #56]	; 0x38
 80025dc:	415b      	adcs	r3, r3
 80025de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025e4:	4641      	mov	r1, r8
 80025e6:	1851      	adds	r1, r2, r1
 80025e8:	6339      	str	r1, [r7, #48]	; 0x30
 80025ea:	4649      	mov	r1, r9
 80025ec:	414b      	adcs	r3, r1
 80025ee:	637b      	str	r3, [r7, #52]	; 0x34
 80025f0:	f04f 0200 	mov.w	r2, #0
 80025f4:	f04f 0300 	mov.w	r3, #0
 80025f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80025fc:	4659      	mov	r1, fp
 80025fe:	00cb      	lsls	r3, r1, #3
 8002600:	4651      	mov	r1, sl
 8002602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002606:	4651      	mov	r1, sl
 8002608:	00ca      	lsls	r2, r1, #3
 800260a:	4610      	mov	r0, r2
 800260c:	4619      	mov	r1, r3
 800260e:	4603      	mov	r3, r0
 8002610:	4642      	mov	r2, r8
 8002612:	189b      	adds	r3, r3, r2
 8002614:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002618:	464b      	mov	r3, r9
 800261a:	460a      	mov	r2, r1
 800261c:	eb42 0303 	adc.w	r3, r2, r3
 8002620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002630:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002634:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002638:	460b      	mov	r3, r1
 800263a:	18db      	adds	r3, r3, r3
 800263c:	62bb      	str	r3, [r7, #40]	; 0x28
 800263e:	4613      	mov	r3, r2
 8002640:	eb42 0303 	adc.w	r3, r2, r3
 8002644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002646:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800264a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800264e:	f7fd fe2f 	bl	80002b0 <__aeabi_uldivmod>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <UART_SetConfig+0x2d4>)
 8002658:	fba3 1302 	umull	r1, r3, r3, r2
 800265c:	095b      	lsrs	r3, r3, #5
 800265e:	2164      	movs	r1, #100	; 0x64
 8002660:	fb01 f303 	mul.w	r3, r1, r3
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	3332      	adds	r3, #50	; 0x32
 800266a:	4a08      	ldr	r2, [pc, #32]	; (800268c <UART_SetConfig+0x2d4>)
 800266c:	fba2 2303 	umull	r2, r3, r2, r3
 8002670:	095b      	lsrs	r3, r3, #5
 8002672:	f003 0207 	and.w	r2, r3, #7
 8002676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4422      	add	r2, r4
 800267e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002680:	e106      	b.n	8002890 <UART_SetConfig+0x4d8>
 8002682:	bf00      	nop
 8002684:	40011000 	.word	0x40011000
 8002688:	40011400 	.word	0x40011400
 800268c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002694:	2200      	movs	r2, #0
 8002696:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800269a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800269e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80026a2:	4642      	mov	r2, r8
 80026a4:	464b      	mov	r3, r9
 80026a6:	1891      	adds	r1, r2, r2
 80026a8:	6239      	str	r1, [r7, #32]
 80026aa:	415b      	adcs	r3, r3
 80026ac:	627b      	str	r3, [r7, #36]	; 0x24
 80026ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026b2:	4641      	mov	r1, r8
 80026b4:	1854      	adds	r4, r2, r1
 80026b6:	4649      	mov	r1, r9
 80026b8:	eb43 0501 	adc.w	r5, r3, r1
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	00eb      	lsls	r3, r5, #3
 80026c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026ca:	00e2      	lsls	r2, r4, #3
 80026cc:	4614      	mov	r4, r2
 80026ce:	461d      	mov	r5, r3
 80026d0:	4643      	mov	r3, r8
 80026d2:	18e3      	adds	r3, r4, r3
 80026d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80026d8:	464b      	mov	r3, r9
 80026da:	eb45 0303 	adc.w	r3, r5, r3
 80026de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80026e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80026ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80026fe:	4629      	mov	r1, r5
 8002700:	008b      	lsls	r3, r1, #2
 8002702:	4621      	mov	r1, r4
 8002704:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002708:	4621      	mov	r1, r4
 800270a:	008a      	lsls	r2, r1, #2
 800270c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002710:	f7fd fdce 	bl	80002b0 <__aeabi_uldivmod>
 8002714:	4602      	mov	r2, r0
 8002716:	460b      	mov	r3, r1
 8002718:	4b60      	ldr	r3, [pc, #384]	; (800289c <UART_SetConfig+0x4e4>)
 800271a:	fba3 2302 	umull	r2, r3, r3, r2
 800271e:	095b      	lsrs	r3, r3, #5
 8002720:	011c      	lsls	r4, r3, #4
 8002722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002726:	2200      	movs	r2, #0
 8002728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800272c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002730:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002734:	4642      	mov	r2, r8
 8002736:	464b      	mov	r3, r9
 8002738:	1891      	adds	r1, r2, r2
 800273a:	61b9      	str	r1, [r7, #24]
 800273c:	415b      	adcs	r3, r3
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002744:	4641      	mov	r1, r8
 8002746:	1851      	adds	r1, r2, r1
 8002748:	6139      	str	r1, [r7, #16]
 800274a:	4649      	mov	r1, r9
 800274c:	414b      	adcs	r3, r1
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800275c:	4659      	mov	r1, fp
 800275e:	00cb      	lsls	r3, r1, #3
 8002760:	4651      	mov	r1, sl
 8002762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002766:	4651      	mov	r1, sl
 8002768:	00ca      	lsls	r2, r1, #3
 800276a:	4610      	mov	r0, r2
 800276c:	4619      	mov	r1, r3
 800276e:	4603      	mov	r3, r0
 8002770:	4642      	mov	r2, r8
 8002772:	189b      	adds	r3, r3, r2
 8002774:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002778:	464b      	mov	r3, r9
 800277a:	460a      	mov	r2, r1
 800277c:	eb42 0303 	adc.w	r3, r2, r3
 8002780:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	67bb      	str	r3, [r7, #120]	; 0x78
 800278e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002790:	f04f 0200 	mov.w	r2, #0
 8002794:	f04f 0300 	mov.w	r3, #0
 8002798:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800279c:	4649      	mov	r1, r9
 800279e:	008b      	lsls	r3, r1, #2
 80027a0:	4641      	mov	r1, r8
 80027a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027a6:	4641      	mov	r1, r8
 80027a8:	008a      	lsls	r2, r1, #2
 80027aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80027ae:	f7fd fd7f 	bl	80002b0 <__aeabi_uldivmod>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	4611      	mov	r1, r2
 80027b8:	4b38      	ldr	r3, [pc, #224]	; (800289c <UART_SetConfig+0x4e4>)
 80027ba:	fba3 2301 	umull	r2, r3, r3, r1
 80027be:	095b      	lsrs	r3, r3, #5
 80027c0:	2264      	movs	r2, #100	; 0x64
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	1acb      	subs	r3, r1, r3
 80027c8:	011b      	lsls	r3, r3, #4
 80027ca:	3332      	adds	r3, #50	; 0x32
 80027cc:	4a33      	ldr	r2, [pc, #204]	; (800289c <UART_SetConfig+0x4e4>)
 80027ce:	fba2 2303 	umull	r2, r3, r2, r3
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027d8:	441c      	add	r4, r3
 80027da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027de:	2200      	movs	r2, #0
 80027e0:	673b      	str	r3, [r7, #112]	; 0x70
 80027e2:	677a      	str	r2, [r7, #116]	; 0x74
 80027e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80027e8:	4642      	mov	r2, r8
 80027ea:	464b      	mov	r3, r9
 80027ec:	1891      	adds	r1, r2, r2
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	415b      	adcs	r3, r3
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027f8:	4641      	mov	r1, r8
 80027fa:	1851      	adds	r1, r2, r1
 80027fc:	6039      	str	r1, [r7, #0]
 80027fe:	4649      	mov	r1, r9
 8002800:	414b      	adcs	r3, r1
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	f04f 0300 	mov.w	r3, #0
 800280c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002810:	4659      	mov	r1, fp
 8002812:	00cb      	lsls	r3, r1, #3
 8002814:	4651      	mov	r1, sl
 8002816:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800281a:	4651      	mov	r1, sl
 800281c:	00ca      	lsls	r2, r1, #3
 800281e:	4610      	mov	r0, r2
 8002820:	4619      	mov	r1, r3
 8002822:	4603      	mov	r3, r0
 8002824:	4642      	mov	r2, r8
 8002826:	189b      	adds	r3, r3, r2
 8002828:	66bb      	str	r3, [r7, #104]	; 0x68
 800282a:	464b      	mov	r3, r9
 800282c:	460a      	mov	r2, r1
 800282e:	eb42 0303 	adc.w	r3, r2, r3
 8002832:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	663b      	str	r3, [r7, #96]	; 0x60
 800283e:	667a      	str	r2, [r7, #100]	; 0x64
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800284c:	4649      	mov	r1, r9
 800284e:	008b      	lsls	r3, r1, #2
 8002850:	4641      	mov	r1, r8
 8002852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002856:	4641      	mov	r1, r8
 8002858:	008a      	lsls	r2, r1, #2
 800285a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800285e:	f7fd fd27 	bl	80002b0 <__aeabi_uldivmod>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4b0d      	ldr	r3, [pc, #52]	; (800289c <UART_SetConfig+0x4e4>)
 8002868:	fba3 1302 	umull	r1, r3, r3, r2
 800286c:	095b      	lsrs	r3, r3, #5
 800286e:	2164      	movs	r1, #100	; 0x64
 8002870:	fb01 f303 	mul.w	r3, r1, r3
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	3332      	adds	r3, #50	; 0x32
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <UART_SetConfig+0x4e4>)
 800287c:	fba2 2303 	umull	r2, r3, r2, r3
 8002880:	095b      	lsrs	r3, r3, #5
 8002882:	f003 020f 	and.w	r2, r3, #15
 8002886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4422      	add	r2, r4
 800288e:	609a      	str	r2, [r3, #8]
}
 8002890:	bf00      	nop
 8002892:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002896:	46bd      	mov	sp, r7
 8002898:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800289c:	51eb851f 	.word	0x51eb851f

080028a0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80028a4:	4b05      	ldr	r3, [pc, #20]	; (80028bc <SysTick_Handler+0x1c>)
 80028a6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80028a8:	f001 fbc8 	bl	800403c <xTaskGetSchedulerState>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d001      	beq.n	80028b6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80028b2:	f002 f9b1 	bl	8004c18 <xPortSysTickHandler>
  }
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	e000e010 	.word	0xe000e010

080028c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a07      	ldr	r2, [pc, #28]	; (80028ec <vApplicationGetIdleTaskMemory+0x2c>)
 80028d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	4a06      	ldr	r2, [pc, #24]	; (80028f0 <vApplicationGetIdleTaskMemory+0x30>)
 80028d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2280      	movs	r2, #128	; 0x80
 80028dc:	601a      	str	r2, [r3, #0]
}
 80028de:	bf00      	nop
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	2000011c 	.word	0x2000011c
 80028f0:	20000178 	.word	0x20000178

080028f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a07      	ldr	r2, [pc, #28]	; (8002920 <vApplicationGetTimerTaskMemory+0x2c>)
 8002904:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	4a06      	ldr	r2, [pc, #24]	; (8002924 <vApplicationGetTimerTaskMemory+0x30>)
 800290a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002912:	601a      	str	r2, [r3, #0]
}
 8002914:	bf00      	nop
 8002916:	3714      	adds	r7, #20
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	20000378 	.word	0x20000378
 8002924:	200003d4 	.word	0x200003d4

08002928 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f103 0208 	add.w	r2, r3, #8
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002940:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f103 0208 	add.w	r2, r3, #8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f103 0208 	add.w	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002982:	b480      	push	{r7}
 8002984:	b085      	sub	sp, #20
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	601a      	str	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029ca:	b480      	push	{r7}
 80029cc:	b085      	sub	sp, #20
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
 80029d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029e0:	d103      	bne.n	80029ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	e00c      	b.n	8002a04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3308      	adds	r3, #8
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	e002      	b.n	80029f8 <vListInsert+0x2e>
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d2f6      	bcs.n	80029f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	601a      	str	r2, [r3, #0]
}
 8002a30:	bf00      	nop
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6892      	ldr	r2, [r2, #8]
 8002a52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6852      	ldr	r2, [r2, #4]
 8002a5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d103      	bne.n	8002a70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	1e5a      	subs	r2, r3, #1
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10a      	bne.n	8002aba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa8:	f383 8811 	msr	BASEPRI, r3
 8002aac:	f3bf 8f6f 	isb	sy
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002ab6:	bf00      	nop
 8002ab8:	e7fe      	b.n	8002ab8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002aba:	f002 f81b 	bl	8004af4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac6:	68f9      	ldr	r1, [r7, #12]
 8002ac8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002aca:	fb01 f303 	mul.w	r3, r1, r3
 8002ace:	441a      	add	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aea:	3b01      	subs	r3, #1
 8002aec:	68f9      	ldr	r1, [r7, #12]
 8002aee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	441a      	add	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	22ff      	movs	r2, #255	; 0xff
 8002afe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	22ff      	movs	r2, #255	; 0xff
 8002b06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d114      	bne.n	8002b3a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01a      	beq.n	8002b4e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	3310      	adds	r3, #16
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f001 f8cf 	bl	8003cc0 <xTaskRemoveFromEventList>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d012      	beq.n	8002b4e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002b28:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <xQueueGenericReset+0xcc>)
 8002b2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	f3bf 8f4f 	dsb	sy
 8002b34:	f3bf 8f6f 	isb	sy
 8002b38:	e009      	b.n	8002b4e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	3310      	adds	r3, #16
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff fef2 	bl	8002928 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	3324      	adds	r3, #36	; 0x24
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff feed 	bl	8002928 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002b4e:	f002 f801 	bl	8004b54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002b52:	2301      	movs	r3, #1
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	e000ed04 	.word	0xe000ed04

08002b60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08e      	sub	sp, #56	; 0x38
 8002b64:	af02      	add	r7, sp, #8
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
 8002b6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10a      	bne.n	8002b8a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b78:	f383 8811 	msr	BASEPRI, r3
 8002b7c:	f3bf 8f6f 	isb	sy
 8002b80:	f3bf 8f4f 	dsb	sy
 8002b84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b86:	bf00      	nop
 8002b88:	e7fe      	b.n	8002b88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10a      	bne.n	8002ba6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b94:	f383 8811 	msr	BASEPRI, r3
 8002b98:	f3bf 8f6f 	isb	sy
 8002b9c:	f3bf 8f4f 	dsb	sy
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002ba2:	bf00      	nop
 8002ba4:	e7fe      	b.n	8002ba4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d002      	beq.n	8002bb2 <xQueueGenericCreateStatic+0x52>
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <xQueueGenericCreateStatic+0x56>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <xQueueGenericCreateStatic+0x58>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10a      	bne.n	8002bd2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc0:	f383 8811 	msr	BASEPRI, r3
 8002bc4:	f3bf 8f6f 	isb	sy
 8002bc8:	f3bf 8f4f 	dsb	sy
 8002bcc:	623b      	str	r3, [r7, #32]
}
 8002bce:	bf00      	nop
 8002bd0:	e7fe      	b.n	8002bd0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d102      	bne.n	8002bde <xQueueGenericCreateStatic+0x7e>
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <xQueueGenericCreateStatic+0x82>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <xQueueGenericCreateStatic+0x84>
 8002be2:	2300      	movs	r3, #0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10a      	bne.n	8002bfe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bec:	f383 8811 	msr	BASEPRI, r3
 8002bf0:	f3bf 8f6f 	isb	sy
 8002bf4:	f3bf 8f4f 	dsb	sy
 8002bf8:	61fb      	str	r3, [r7, #28]
}
 8002bfa:	bf00      	nop
 8002bfc:	e7fe      	b.n	8002bfc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002bfe:	2350      	movs	r3, #80	; 0x50
 8002c00:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	2b50      	cmp	r3, #80	; 0x50
 8002c06:	d00a      	beq.n	8002c1e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c0c:	f383 8811 	msr	BASEPRI, r3
 8002c10:	f3bf 8f6f 	isb	sy
 8002c14:	f3bf 8f4f 	dsb	sy
 8002c18:	61bb      	str	r3, [r7, #24]
}
 8002c1a:	bf00      	nop
 8002c1c:	e7fe      	b.n	8002c1c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002c1e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d00d      	beq.n	8002c46 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c32:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	68b9      	ldr	r1, [r7, #8]
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 f805 	bl	8002c50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3730      	adds	r7, #48	; 0x30
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
 8002c5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d103      	bne.n	8002c6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	e002      	b.n	8002c72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c7e:	2101      	movs	r1, #1
 8002c80:	69b8      	ldr	r0, [r7, #24]
 8002c82:	f7ff ff05 	bl	8002a90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	78fa      	ldrb	r2, [r7, #3]
 8002c8a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08e      	sub	sp, #56	; 0x38
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10a      	bne.n	8002cca <xQueueGenericSend+0x32>
	__asm volatile
 8002cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cc6:	bf00      	nop
 8002cc8:	e7fe      	b.n	8002cc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d103      	bne.n	8002cd8 <xQueueGenericSend+0x40>
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <xQueueGenericSend+0x44>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <xQueueGenericSend+0x46>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10a      	bne.n	8002cf8 <xQueueGenericSend+0x60>
	__asm volatile
 8002ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce6:	f383 8811 	msr	BASEPRI, r3
 8002cea:	f3bf 8f6f 	isb	sy
 8002cee:	f3bf 8f4f 	dsb	sy
 8002cf2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cf4:	bf00      	nop
 8002cf6:	e7fe      	b.n	8002cf6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d103      	bne.n	8002d06 <xQueueGenericSend+0x6e>
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <xQueueGenericSend+0x72>
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <xQueueGenericSend+0x74>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10a      	bne.n	8002d26 <xQueueGenericSend+0x8e>
	__asm volatile
 8002d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	623b      	str	r3, [r7, #32]
}
 8002d22:	bf00      	nop
 8002d24:	e7fe      	b.n	8002d24 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d26:	f001 f989 	bl	800403c <xTaskGetSchedulerState>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <xQueueGenericSend+0x9e>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <xQueueGenericSend+0xa2>
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <xQueueGenericSend+0xa4>
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10a      	bne.n	8002d56 <xQueueGenericSend+0xbe>
	__asm volatile
 8002d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d44:	f383 8811 	msr	BASEPRI, r3
 8002d48:	f3bf 8f6f 	isb	sy
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	61fb      	str	r3, [r7, #28]
}
 8002d52:	bf00      	nop
 8002d54:	e7fe      	b.n	8002d54 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d56:	f001 fecd 	bl	8004af4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d302      	bcc.n	8002d6c <xQueueGenericSend+0xd4>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d129      	bne.n	8002dc0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	68b9      	ldr	r1, [r7, #8]
 8002d70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d72:	f000 fa0b 	bl	800318c <prvCopyDataToQueue>
 8002d76:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d010      	beq.n	8002da2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d82:	3324      	adds	r3, #36	; 0x24
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 ff9b 	bl	8003cc0 <xTaskRemoveFromEventList>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d013      	beq.n	8002db8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d90:	4b3f      	ldr	r3, [pc, #252]	; (8002e90 <xQueueGenericSend+0x1f8>)
 8002d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	f3bf 8f4f 	dsb	sy
 8002d9c:	f3bf 8f6f 	isb	sy
 8002da0:	e00a      	b.n	8002db8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d007      	beq.n	8002db8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002da8:	4b39      	ldr	r3, [pc, #228]	; (8002e90 <xQueueGenericSend+0x1f8>)
 8002daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002db8:	f001 fecc 	bl	8004b54 <vPortExitCritical>
				return pdPASS;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e063      	b.n	8002e88 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d103      	bne.n	8002dce <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002dc6:	f001 fec5 	bl	8004b54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	e05c      	b.n	8002e88 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d106      	bne.n	8002de2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002dd4:	f107 0314 	add.w	r3, r7, #20
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f000 ffd5 	bl	8003d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dde:	2301      	movs	r3, #1
 8002de0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002de2:	f001 feb7 	bl	8004b54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002de6:	f000 fd47 	bl	8003878 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002dea:	f001 fe83 	bl	8004af4 <vPortEnterCritical>
 8002dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002df4:	b25b      	sxtb	r3, r3
 8002df6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dfa:	d103      	bne.n	8002e04 <xQueueGenericSend+0x16c>
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e0a:	b25b      	sxtb	r3, r3
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e10:	d103      	bne.n	8002e1a <xQueueGenericSend+0x182>
 8002e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e1a:	f001 fe9b 	bl	8004b54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e1e:	1d3a      	adds	r2, r7, #4
 8002e20:	f107 0314 	add.w	r3, r7, #20
 8002e24:	4611      	mov	r1, r2
 8002e26:	4618      	mov	r0, r3
 8002e28:	f000 ffc4 	bl	8003db4 <xTaskCheckForTimeOut>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d124      	bne.n	8002e7c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e34:	f000 faa2 	bl	800337c <prvIsQueueFull>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d018      	beq.n	8002e70 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e40:	3310      	adds	r3, #16
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	4611      	mov	r1, r2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 feea 	bl	8003c20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e4e:	f000 fa2d 	bl	80032ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e52:	f000 fd1f 	bl	8003894 <xTaskResumeAll>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f47f af7c 	bne.w	8002d56 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <xQueueGenericSend+0x1f8>)
 8002e60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	f3bf 8f4f 	dsb	sy
 8002e6a:	f3bf 8f6f 	isb	sy
 8002e6e:	e772      	b.n	8002d56 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e72:	f000 fa1b 	bl	80032ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e76:	f000 fd0d 	bl	8003894 <xTaskResumeAll>
 8002e7a:	e76c      	b.n	8002d56 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e7e:	f000 fa15 	bl	80032ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e82:	f000 fd07 	bl	8003894 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3738      	adds	r7, #56	; 0x38
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	e000ed04 	.word	0xe000ed04

08002e94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b090      	sub	sp, #64	; 0x40
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb0:	f383 8811 	msr	BASEPRI, r3
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002ebe:	bf00      	nop
 8002ec0:	e7fe      	b.n	8002ec0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d103      	bne.n	8002ed0 <xQueueGenericSendFromISR+0x3c>
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <xQueueGenericSendFromISR+0x40>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <xQueueGenericSendFromISR+0x42>
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10a      	bne.n	8002ef0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ede:	f383 8811 	msr	BASEPRI, r3
 8002ee2:	f3bf 8f6f 	isb	sy
 8002ee6:	f3bf 8f4f 	dsb	sy
 8002eea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002eec:	bf00      	nop
 8002eee:	e7fe      	b.n	8002eee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d103      	bne.n	8002efe <xQueueGenericSendFromISR+0x6a>
 8002ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <xQueueGenericSendFromISR+0x6e>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <xQueueGenericSendFromISR+0x70>
 8002f02:	2300      	movs	r3, #0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10a      	bne.n	8002f1e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f0c:	f383 8811 	msr	BASEPRI, r3
 8002f10:	f3bf 8f6f 	isb	sy
 8002f14:	f3bf 8f4f 	dsb	sy
 8002f18:	623b      	str	r3, [r7, #32]
}
 8002f1a:	bf00      	nop
 8002f1c:	e7fe      	b.n	8002f1c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f1e:	f001 fecb 	bl	8004cb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002f22:	f3ef 8211 	mrs	r2, BASEPRI
 8002f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	61fa      	str	r2, [r7, #28]
 8002f38:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f3a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f3c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d302      	bcc.n	8002f50 <xQueueGenericSendFromISR+0xbc>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d12f      	bne.n	8002fb0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	68b9      	ldr	r1, [r7, #8]
 8002f64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f66:	f000 f911 	bl	800318c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f6a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f72:	d112      	bne.n	8002f9a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d016      	beq.n	8002faa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7e:	3324      	adds	r3, #36	; 0x24
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 fe9d 	bl	8003cc0 <xTaskRemoveFromEventList>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00e      	beq.n	8002faa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00b      	beq.n	8002faa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	e007      	b.n	8002faa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	b25a      	sxtb	r2, r3
 8002fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002faa:	2301      	movs	r3, #1
 8002fac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002fae:	e001      	b.n	8002fb4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002fbe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002fc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3740      	adds	r7, #64	; 0x40
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08c      	sub	sp, #48	; 0x30
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10a      	bne.n	8002ffc <xQueueReceive+0x30>
	__asm volatile
 8002fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fea:	f383 8811 	msr	BASEPRI, r3
 8002fee:	f3bf 8f6f 	isb	sy
 8002ff2:	f3bf 8f4f 	dsb	sy
 8002ff6:	623b      	str	r3, [r7, #32]
}
 8002ff8:	bf00      	nop
 8002ffa:	e7fe      	b.n	8002ffa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d103      	bne.n	800300a <xQueueReceive+0x3e>
 8003002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <xQueueReceive+0x42>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <xQueueReceive+0x44>
 800300e:	2300      	movs	r3, #0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10a      	bne.n	800302a <xQueueReceive+0x5e>
	__asm volatile
 8003014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003018:	f383 8811 	msr	BASEPRI, r3
 800301c:	f3bf 8f6f 	isb	sy
 8003020:	f3bf 8f4f 	dsb	sy
 8003024:	61fb      	str	r3, [r7, #28]
}
 8003026:	bf00      	nop
 8003028:	e7fe      	b.n	8003028 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800302a:	f001 f807 	bl	800403c <xTaskGetSchedulerState>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d102      	bne.n	800303a <xQueueReceive+0x6e>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <xQueueReceive+0x72>
 800303a:	2301      	movs	r3, #1
 800303c:	e000      	b.n	8003040 <xQueueReceive+0x74>
 800303e:	2300      	movs	r3, #0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10a      	bne.n	800305a <xQueueReceive+0x8e>
	__asm volatile
 8003044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	61bb      	str	r3, [r7, #24]
}
 8003056:	bf00      	nop
 8003058:	e7fe      	b.n	8003058 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800305a:	f001 fd4b 	bl	8004af4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800305e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003062:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003066:	2b00      	cmp	r3, #0
 8003068:	d01f      	beq.n	80030aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800306e:	f000 f8f7 	bl	8003260 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	1e5a      	subs	r2, r3, #1
 8003076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003078:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800307a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00f      	beq.n	80030a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003084:	3310      	adds	r3, #16
 8003086:	4618      	mov	r0, r3
 8003088:	f000 fe1a 	bl	8003cc0 <xTaskRemoveFromEventList>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d007      	beq.n	80030a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003092:	4b3d      	ldr	r3, [pc, #244]	; (8003188 <xQueueReceive+0x1bc>)
 8003094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003098:	601a      	str	r2, [r3, #0]
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80030a2:	f001 fd57 	bl	8004b54 <vPortExitCritical>
				return pdPASS;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e069      	b.n	800317e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d103      	bne.n	80030b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80030b0:	f001 fd50 	bl	8004b54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80030b4:	2300      	movs	r3, #0
 80030b6:	e062      	b.n	800317e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030be:	f107 0310 	add.w	r3, r7, #16
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 fe60 	bl	8003d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030c8:	2301      	movs	r3, #1
 80030ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030cc:	f001 fd42 	bl	8004b54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030d0:	f000 fbd2 	bl	8003878 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030d4:	f001 fd0e 	bl	8004af4 <vPortEnterCritical>
 80030d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030de:	b25b      	sxtb	r3, r3
 80030e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030e4:	d103      	bne.n	80030ee <xQueueReceive+0x122>
 80030e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030f4:	b25b      	sxtb	r3, r3
 80030f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030fa:	d103      	bne.n	8003104 <xQueueReceive+0x138>
 80030fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003104:	f001 fd26 	bl	8004b54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003108:	1d3a      	adds	r2, r7, #4
 800310a:	f107 0310 	add.w	r3, r7, #16
 800310e:	4611      	mov	r1, r2
 8003110:	4618      	mov	r0, r3
 8003112:	f000 fe4f 	bl	8003db4 <xTaskCheckForTimeOut>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d123      	bne.n	8003164 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800311c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800311e:	f000 f917 	bl	8003350 <prvIsQueueEmpty>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d017      	beq.n	8003158 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312a:	3324      	adds	r3, #36	; 0x24
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	4611      	mov	r1, r2
 8003130:	4618      	mov	r0, r3
 8003132:	f000 fd75 	bl	8003c20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003136:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003138:	f000 f8b8 	bl	80032ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800313c:	f000 fbaa 	bl	8003894 <xTaskResumeAll>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d189      	bne.n	800305a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003146:	4b10      	ldr	r3, [pc, #64]	; (8003188 <xQueueReceive+0x1bc>)
 8003148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	f3bf 8f4f 	dsb	sy
 8003152:	f3bf 8f6f 	isb	sy
 8003156:	e780      	b.n	800305a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003158:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800315a:	f000 f8a7 	bl	80032ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800315e:	f000 fb99 	bl	8003894 <xTaskResumeAll>
 8003162:	e77a      	b.n	800305a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003164:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003166:	f000 f8a1 	bl	80032ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800316a:	f000 fb93 	bl	8003894 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800316e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003170:	f000 f8ee 	bl	8003350 <prvIsQueueEmpty>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	f43f af6f 	beq.w	800305a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800317c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800317e:	4618      	mov	r0, r3
 8003180:	3730      	adds	r7, #48	; 0x30
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	e000ed04 	.word	0xe000ed04

0800318c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003198:	2300      	movs	r3, #0
 800319a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10d      	bne.n	80031c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d14d      	bne.n	800324e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 ff5e 	bl	8004078 <xTaskPriorityDisinherit>
 80031bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	e043      	b.n	800324e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d119      	bne.n	8003200 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6858      	ldr	r0, [r3, #4]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d4:	461a      	mov	r2, r3
 80031d6:	68b9      	ldr	r1, [r7, #8]
 80031d8:	f002 f8a1 	bl	800531e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e4:	441a      	add	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d32b      	bcc.n	800324e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	605a      	str	r2, [r3, #4]
 80031fe:	e026      	b.n	800324e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	68d8      	ldr	r0, [r3, #12]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	461a      	mov	r2, r3
 800320a:	68b9      	ldr	r1, [r7, #8]
 800320c:	f002 f887 	bl	800531e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	425b      	negs	r3, r3
 800321a:	441a      	add	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	429a      	cmp	r2, r3
 800322a:	d207      	bcs.n	800323c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	425b      	negs	r3, r3
 8003236:	441a      	add	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d105      	bne.n	800324e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	3b01      	subs	r3, #1
 800324c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003256:	697b      	ldr	r3, [r7, #20]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3718      	adds	r7, #24
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	2b00      	cmp	r3, #0
 8003270:	d018      	beq.n	80032a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	441a      	add	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	429a      	cmp	r2, r3
 800328a:	d303      	bcc.n	8003294 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68d9      	ldr	r1, [r3, #12]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	461a      	mov	r2, r3
 800329e:	6838      	ldr	r0, [r7, #0]
 80032a0:	f002 f83d 	bl	800531e <memcpy>
	}
}
 80032a4:	bf00      	nop
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80032b4:	f001 fc1e 	bl	8004af4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032c0:	e011      	b.n	80032e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d012      	beq.n	80032f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3324      	adds	r3, #36	; 0x24
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 fcf6 	bl	8003cc0 <xTaskRemoveFromEventList>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80032da:	f000 fdcd 	bl	8003e78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	dce9      	bgt.n	80032c2 <prvUnlockQueue+0x16>
 80032ee:	e000      	b.n	80032f2 <prvUnlockQueue+0x46>
					break;
 80032f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	22ff      	movs	r2, #255	; 0xff
 80032f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80032fa:	f001 fc2b 	bl	8004b54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80032fe:	f001 fbf9 	bl	8004af4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003308:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800330a:	e011      	b.n	8003330 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d012      	beq.n	800333a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3310      	adds	r3, #16
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fcd1 	bl	8003cc0 <xTaskRemoveFromEventList>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003324:	f000 fda8 	bl	8003e78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003328:	7bbb      	ldrb	r3, [r7, #14]
 800332a:	3b01      	subs	r3, #1
 800332c:	b2db      	uxtb	r3, r3
 800332e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003330:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003334:	2b00      	cmp	r3, #0
 8003336:	dce9      	bgt.n	800330c <prvUnlockQueue+0x60>
 8003338:	e000      	b.n	800333c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800333a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	22ff      	movs	r2, #255	; 0xff
 8003340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003344:	f001 fc06 	bl	8004b54 <vPortExitCritical>
}
 8003348:	bf00      	nop
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003358:	f001 fbcc 	bl	8004af4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	2b00      	cmp	r3, #0
 8003362:	d102      	bne.n	800336a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003364:	2301      	movs	r3, #1
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	e001      	b.n	800336e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800336e:	f001 fbf1 	bl	8004b54 <vPortExitCritical>

	return xReturn;
 8003372:	68fb      	ldr	r3, [r7, #12]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003384:	f001 fbb6 	bl	8004af4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003390:	429a      	cmp	r2, r3
 8003392:	d102      	bne.n	800339a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003394:	2301      	movs	r3, #1
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	e001      	b.n	800339e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800339e:	f001 fbd9 	bl	8004b54 <vPortExitCritical>

	return xReturn;
 80033a2:	68fb      	ldr	r3, [r7, #12]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	e014      	b.n	80033e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80033bc:	4a0f      	ldr	r2, [pc, #60]	; (80033fc <vQueueAddToRegistry+0x50>)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10b      	bne.n	80033e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80033c8:	490c      	ldr	r1, [pc, #48]	; (80033fc <vQueueAddToRegistry+0x50>)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80033d2:	4a0a      	ldr	r2, [pc, #40]	; (80033fc <vQueueAddToRegistry+0x50>)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	4413      	add	r3, r2
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80033de:	e006      	b.n	80033ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	3301      	adds	r3, #1
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2b07      	cmp	r3, #7
 80033ea:	d9e7      	bls.n	80033bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80033ec:	bf00      	nop
 80033ee:	bf00      	nop
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	200007d4 	.word	0x200007d4

08003400 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003410:	f001 fb70 	bl	8004af4 <vPortEnterCritical>
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800341a:	b25b      	sxtb	r3, r3
 800341c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003420:	d103      	bne.n	800342a <vQueueWaitForMessageRestricted+0x2a>
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003430:	b25b      	sxtb	r3, r3
 8003432:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003436:	d103      	bne.n	8003440 <vQueueWaitForMessageRestricted+0x40>
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003440:	f001 fb88 	bl	8004b54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003448:	2b00      	cmp	r3, #0
 800344a:	d106      	bne.n	800345a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	3324      	adds	r3, #36	; 0x24
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	68b9      	ldr	r1, [r7, #8]
 8003454:	4618      	mov	r0, r3
 8003456:	f000 fc07 	bl	8003c68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800345a:	6978      	ldr	r0, [r7, #20]
 800345c:	f7ff ff26 	bl	80032ac <prvUnlockQueue>
	}
 8003460:	bf00      	nop
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003468:	b580      	push	{r7, lr}
 800346a:	b08e      	sub	sp, #56	; 0x38
 800346c:	af04      	add	r7, sp, #16
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10a      	bne.n	8003492 <xTaskCreateStatic+0x2a>
	__asm volatile
 800347c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003480:	f383 8811 	msr	BASEPRI, r3
 8003484:	f3bf 8f6f 	isb	sy
 8003488:	f3bf 8f4f 	dsb	sy
 800348c:	623b      	str	r3, [r7, #32]
}
 800348e:	bf00      	nop
 8003490:	e7fe      	b.n	8003490 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10a      	bne.n	80034ae <xTaskCreateStatic+0x46>
	__asm volatile
 8003498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800349c:	f383 8811 	msr	BASEPRI, r3
 80034a0:	f3bf 8f6f 	isb	sy
 80034a4:	f3bf 8f4f 	dsb	sy
 80034a8:	61fb      	str	r3, [r7, #28]
}
 80034aa:	bf00      	nop
 80034ac:	e7fe      	b.n	80034ac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80034ae:	235c      	movs	r3, #92	; 0x5c
 80034b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	2b5c      	cmp	r3, #92	; 0x5c
 80034b6:	d00a      	beq.n	80034ce <xTaskCreateStatic+0x66>
	__asm volatile
 80034b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034bc:	f383 8811 	msr	BASEPRI, r3
 80034c0:	f3bf 8f6f 	isb	sy
 80034c4:	f3bf 8f4f 	dsb	sy
 80034c8:	61bb      	str	r3, [r7, #24]
}
 80034ca:	bf00      	nop
 80034cc:	e7fe      	b.n	80034cc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80034ce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80034d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01e      	beq.n	8003514 <xTaskCreateStatic+0xac>
 80034d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d01b      	beq.n	8003514 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80034dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80034e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80034e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e8:	2202      	movs	r2, #2
 80034ea:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80034ee:	2300      	movs	r3, #0
 80034f0:	9303      	str	r3, [sp, #12]
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	9302      	str	r3, [sp, #8]
 80034f6:	f107 0314 	add.w	r3, r7, #20
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	68b9      	ldr	r1, [r7, #8]
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 f850 	bl	80035ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800350c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800350e:	f000 f8dd 	bl	80036cc <prvAddNewTaskToReadyList>
 8003512:	e001      	b.n	8003518 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003514:	2300      	movs	r3, #0
 8003516:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003518:	697b      	ldr	r3, [r7, #20]
	}
 800351a:	4618      	mov	r0, r3
 800351c:	3728      	adds	r7, #40	; 0x28
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003522:	b580      	push	{r7, lr}
 8003524:	b08c      	sub	sp, #48	; 0x30
 8003526:	af04      	add	r7, sp, #16
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	4613      	mov	r3, r2
 8003530:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003532:	88fb      	ldrh	r3, [r7, #6]
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	4618      	mov	r0, r3
 8003538:	f001 fbfe 	bl	8004d38 <pvPortMalloc>
 800353c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00e      	beq.n	8003562 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003544:	205c      	movs	r0, #92	; 0x5c
 8003546:	f001 fbf7 	bl	8004d38 <pvPortMalloc>
 800354a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	631a      	str	r2, [r3, #48]	; 0x30
 8003558:	e005      	b.n	8003566 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800355a:	6978      	ldr	r0, [r7, #20]
 800355c:	f001 fcb8 	bl	8004ed0 <vPortFree>
 8003560:	e001      	b.n	8003566 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003562:	2300      	movs	r3, #0
 8003564:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d017      	beq.n	800359c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003574:	88fa      	ldrh	r2, [r7, #6]
 8003576:	2300      	movs	r3, #0
 8003578:	9303      	str	r3, [sp, #12]
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	9302      	str	r3, [sp, #8]
 800357e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003580:	9301      	str	r3, [sp, #4]
 8003582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f80e 	bl	80035ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003590:	69f8      	ldr	r0, [r7, #28]
 8003592:	f000 f89b 	bl	80036cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003596:	2301      	movs	r3, #1
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	e002      	b.n	80035a2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800359c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80035a2:	69bb      	ldr	r3, [r7, #24]
	}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3720      	adds	r7, #32
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b088      	sub	sp, #32
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
 80035b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80035ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	461a      	mov	r2, r3
 80035c4:	21a5      	movs	r1, #165	; 0xa5
 80035c6:	f001 fe75 	bl	80052b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80035ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035d4:	3b01      	subs	r3, #1
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	f023 0307 	bic.w	r3, r3, #7
 80035e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <prvInitialiseNewTask+0x58>
	__asm volatile
 80035ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f2:	f383 8811 	msr	BASEPRI, r3
 80035f6:	f3bf 8f6f 	isb	sy
 80035fa:	f3bf 8f4f 	dsb	sy
 80035fe:	617b      	str	r3, [r7, #20]
}
 8003600:	bf00      	nop
 8003602:	e7fe      	b.n	8003602 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d01f      	beq.n	800364a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
 800360e:	e012      	b.n	8003636 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	4413      	add	r3, r2
 8003616:	7819      	ldrb	r1, [r3, #0]
 8003618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	4413      	add	r3, r2
 800361e:	3334      	adds	r3, #52	; 0x34
 8003620:	460a      	mov	r2, r1
 8003622:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	4413      	add	r3, r2
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d006      	beq.n	800363e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	3301      	adds	r3, #1
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	2b0f      	cmp	r3, #15
 800363a:	d9e9      	bls.n	8003610 <prvInitialiseNewTask+0x64>
 800363c:	e000      	b.n	8003640 <prvInitialiseNewTask+0x94>
			{
				break;
 800363e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003648:	e003      	b.n	8003652 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800364a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003654:	2b37      	cmp	r3, #55	; 0x37
 8003656:	d901      	bls.n	800365c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003658:	2337      	movs	r3, #55	; 0x37
 800365a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800365c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003660:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003664:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003666:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366a:	2200      	movs	r2, #0
 800366c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800366e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003670:	3304      	adds	r3, #4
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff f978 	bl	8002968 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367a:	3318      	adds	r3, #24
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff f973 	bl	8002968 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003686:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800368a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800368e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003690:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003696:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800369a:	2200      	movs	r2, #0
 800369c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800369e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	68f9      	ldr	r1, [r7, #12]
 80036aa:	69b8      	ldr	r0, [r7, #24]
 80036ac:	f001 f8f4 	bl	8004898 <pxPortInitialiseStack>
 80036b0:	4602      	mov	r2, r0
 80036b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80036b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80036bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036c2:	bf00      	nop
 80036c4:	3720      	adds	r7, #32
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
	...

080036cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80036d4:	f001 fa0e 	bl	8004af4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80036d8:	4b2d      	ldr	r3, [pc, #180]	; (8003790 <prvAddNewTaskToReadyList+0xc4>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3301      	adds	r3, #1
 80036de:	4a2c      	ldr	r2, [pc, #176]	; (8003790 <prvAddNewTaskToReadyList+0xc4>)
 80036e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80036e2:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <prvAddNewTaskToReadyList+0xc8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d109      	bne.n	80036fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80036ea:	4a2a      	ldr	r2, [pc, #168]	; (8003794 <prvAddNewTaskToReadyList+0xc8>)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036f0:	4b27      	ldr	r3, [pc, #156]	; (8003790 <prvAddNewTaskToReadyList+0xc4>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d110      	bne.n	800371a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80036f8:	f000 fbe2 	bl	8003ec0 <prvInitialiseTaskLists>
 80036fc:	e00d      	b.n	800371a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80036fe:	4b26      	ldr	r3, [pc, #152]	; (8003798 <prvAddNewTaskToReadyList+0xcc>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d109      	bne.n	800371a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003706:	4b23      	ldr	r3, [pc, #140]	; (8003794 <prvAddNewTaskToReadyList+0xc8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003710:	429a      	cmp	r2, r3
 8003712:	d802      	bhi.n	800371a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003714:	4a1f      	ldr	r2, [pc, #124]	; (8003794 <prvAddNewTaskToReadyList+0xc8>)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800371a:	4b20      	ldr	r3, [pc, #128]	; (800379c <prvAddNewTaskToReadyList+0xd0>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	3301      	adds	r3, #1
 8003720:	4a1e      	ldr	r2, [pc, #120]	; (800379c <prvAddNewTaskToReadyList+0xd0>)
 8003722:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003724:	4b1d      	ldr	r3, [pc, #116]	; (800379c <prvAddNewTaskToReadyList+0xd0>)
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003730:	4b1b      	ldr	r3, [pc, #108]	; (80037a0 <prvAddNewTaskToReadyList+0xd4>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d903      	bls.n	8003740 <prvAddNewTaskToReadyList+0x74>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	4a18      	ldr	r2, [pc, #96]	; (80037a0 <prvAddNewTaskToReadyList+0xd4>)
 800373e:	6013      	str	r3, [r2, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003744:	4613      	mov	r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4a15      	ldr	r2, [pc, #84]	; (80037a4 <prvAddNewTaskToReadyList+0xd8>)
 800374e:	441a      	add	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	3304      	adds	r3, #4
 8003754:	4619      	mov	r1, r3
 8003756:	4610      	mov	r0, r2
 8003758:	f7ff f913 	bl	8002982 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800375c:	f001 f9fa 	bl	8004b54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003760:	4b0d      	ldr	r3, [pc, #52]	; (8003798 <prvAddNewTaskToReadyList+0xcc>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00e      	beq.n	8003786 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003768:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <prvAddNewTaskToReadyList+0xc8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003772:	429a      	cmp	r2, r3
 8003774:	d207      	bcs.n	8003786 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003776:	4b0c      	ldr	r3, [pc, #48]	; (80037a8 <prvAddNewTaskToReadyList+0xdc>)
 8003778:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	f3bf 8f4f 	dsb	sy
 8003782:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003786:	bf00      	nop
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	20000ce8 	.word	0x20000ce8
 8003794:	20000814 	.word	0x20000814
 8003798:	20000cf4 	.word	0x20000cf4
 800379c:	20000d04 	.word	0x20000d04
 80037a0:	20000cf0 	.word	0x20000cf0
 80037a4:	20000818 	.word	0x20000818
 80037a8:	e000ed04 	.word	0xe000ed04

080037ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08a      	sub	sp, #40	; 0x28
 80037b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80037ba:	463a      	mov	r2, r7
 80037bc:	1d39      	adds	r1, r7, #4
 80037be:	f107 0308 	add.w	r3, r7, #8
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff f87c 	bl	80028c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80037c8:	6839      	ldr	r1, [r7, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	9202      	str	r2, [sp, #8]
 80037d0:	9301      	str	r3, [sp, #4]
 80037d2:	2300      	movs	r3, #0
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	2300      	movs	r3, #0
 80037d8:	460a      	mov	r2, r1
 80037da:	4921      	ldr	r1, [pc, #132]	; (8003860 <vTaskStartScheduler+0xb4>)
 80037dc:	4821      	ldr	r0, [pc, #132]	; (8003864 <vTaskStartScheduler+0xb8>)
 80037de:	f7ff fe43 	bl	8003468 <xTaskCreateStatic>
 80037e2:	4603      	mov	r3, r0
 80037e4:	4a20      	ldr	r2, [pc, #128]	; (8003868 <vTaskStartScheduler+0xbc>)
 80037e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037e8:	4b1f      	ldr	r3, [pc, #124]	; (8003868 <vTaskStartScheduler+0xbc>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037f0:	2301      	movs	r3, #1
 80037f2:	617b      	str	r3, [r7, #20]
 80037f4:	e001      	b.n	80037fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d102      	bne.n	8003806 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003800:	f000 fcfc 	bl	80041fc <xTimerCreateTimerTask>
 8003804:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d116      	bne.n	800383a <vTaskStartScheduler+0x8e>
	__asm volatile
 800380c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003810:	f383 8811 	msr	BASEPRI, r3
 8003814:	f3bf 8f6f 	isb	sy
 8003818:	f3bf 8f4f 	dsb	sy
 800381c:	613b      	str	r3, [r7, #16]
}
 800381e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003820:	4b12      	ldr	r3, [pc, #72]	; (800386c <vTaskStartScheduler+0xc0>)
 8003822:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003826:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003828:	4b11      	ldr	r3, [pc, #68]	; (8003870 <vTaskStartScheduler+0xc4>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800382e:	4b11      	ldr	r3, [pc, #68]	; (8003874 <vTaskStartScheduler+0xc8>)
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003834:	f001 f8bc 	bl	80049b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003838:	e00e      	b.n	8003858 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003840:	d10a      	bne.n	8003858 <vTaskStartScheduler+0xac>
	__asm volatile
 8003842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003846:	f383 8811 	msr	BASEPRI, r3
 800384a:	f3bf 8f6f 	isb	sy
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	60fb      	str	r3, [r7, #12]
}
 8003854:	bf00      	nop
 8003856:	e7fe      	b.n	8003856 <vTaskStartScheduler+0xaa>
}
 8003858:	bf00      	nop
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	08005ff4 	.word	0x08005ff4
 8003864:	08003e91 	.word	0x08003e91
 8003868:	20000d0c 	.word	0x20000d0c
 800386c:	20000d08 	.word	0x20000d08
 8003870:	20000cf4 	.word	0x20000cf4
 8003874:	20000cec 	.word	0x20000cec

08003878 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800387c:	4b04      	ldr	r3, [pc, #16]	; (8003890 <vTaskSuspendAll+0x18>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	3301      	adds	r3, #1
 8003882:	4a03      	ldr	r2, [pc, #12]	; (8003890 <vTaskSuspendAll+0x18>)
 8003884:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003886:	bf00      	nop
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	20000d10 	.word	0x20000d10

08003894 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80038a2:	4b42      	ldr	r3, [pc, #264]	; (80039ac <xTaskResumeAll+0x118>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10a      	bne.n	80038c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80038aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ae:	f383 8811 	msr	BASEPRI, r3
 80038b2:	f3bf 8f6f 	isb	sy
 80038b6:	f3bf 8f4f 	dsb	sy
 80038ba:	603b      	str	r3, [r7, #0]
}
 80038bc:	bf00      	nop
 80038be:	e7fe      	b.n	80038be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80038c0:	f001 f918 	bl	8004af4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80038c4:	4b39      	ldr	r3, [pc, #228]	; (80039ac <xTaskResumeAll+0x118>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3b01      	subs	r3, #1
 80038ca:	4a38      	ldr	r2, [pc, #224]	; (80039ac <xTaskResumeAll+0x118>)
 80038cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038ce:	4b37      	ldr	r3, [pc, #220]	; (80039ac <xTaskResumeAll+0x118>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d162      	bne.n	800399c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038d6:	4b36      	ldr	r3, [pc, #216]	; (80039b0 <xTaskResumeAll+0x11c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d05e      	beq.n	800399c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038de:	e02f      	b.n	8003940 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038e0:	4b34      	ldr	r3, [pc, #208]	; (80039b4 <xTaskResumeAll+0x120>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	3318      	adds	r3, #24
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff f8a5 	bl	8002a3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	3304      	adds	r3, #4
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff f8a0 	bl	8002a3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003900:	4b2d      	ldr	r3, [pc, #180]	; (80039b8 <xTaskResumeAll+0x124>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d903      	bls.n	8003910 <xTaskResumeAll+0x7c>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390c:	4a2a      	ldr	r2, [pc, #168]	; (80039b8 <xTaskResumeAll+0x124>)
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003914:	4613      	mov	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4413      	add	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4a27      	ldr	r2, [pc, #156]	; (80039bc <xTaskResumeAll+0x128>)
 800391e:	441a      	add	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	3304      	adds	r3, #4
 8003924:	4619      	mov	r1, r3
 8003926:	4610      	mov	r0, r2
 8003928:	f7ff f82b 	bl	8002982 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003930:	4b23      	ldr	r3, [pc, #140]	; (80039c0 <xTaskResumeAll+0x12c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003936:	429a      	cmp	r2, r3
 8003938:	d302      	bcc.n	8003940 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800393a:	4b22      	ldr	r3, [pc, #136]	; (80039c4 <xTaskResumeAll+0x130>)
 800393c:	2201      	movs	r2, #1
 800393e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003940:	4b1c      	ldr	r3, [pc, #112]	; (80039b4 <xTaskResumeAll+0x120>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1cb      	bne.n	80038e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800394e:	f000 fb55 	bl	8003ffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003952:	4b1d      	ldr	r3, [pc, #116]	; (80039c8 <xTaskResumeAll+0x134>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d010      	beq.n	8003980 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800395e:	f000 f847 	bl	80039f0 <xTaskIncrementTick>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003968:	4b16      	ldr	r3, [pc, #88]	; (80039c4 <xTaskResumeAll+0x130>)
 800396a:	2201      	movs	r2, #1
 800396c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3b01      	subs	r3, #1
 8003972:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f1      	bne.n	800395e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800397a:	4b13      	ldr	r3, [pc, #76]	; (80039c8 <xTaskResumeAll+0x134>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003980:	4b10      	ldr	r3, [pc, #64]	; (80039c4 <xTaskResumeAll+0x130>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d009      	beq.n	800399c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003988:	2301      	movs	r3, #1
 800398a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800398c:	4b0f      	ldr	r3, [pc, #60]	; (80039cc <xTaskResumeAll+0x138>)
 800398e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	f3bf 8f4f 	dsb	sy
 8003998:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800399c:	f001 f8da 	bl	8004b54 <vPortExitCritical>

	return xAlreadyYielded;
 80039a0:	68bb      	ldr	r3, [r7, #8]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	20000d10 	.word	0x20000d10
 80039b0:	20000ce8 	.word	0x20000ce8
 80039b4:	20000ca8 	.word	0x20000ca8
 80039b8:	20000cf0 	.word	0x20000cf0
 80039bc:	20000818 	.word	0x20000818
 80039c0:	20000814 	.word	0x20000814
 80039c4:	20000cfc 	.word	0x20000cfc
 80039c8:	20000cf8 	.word	0x20000cf8
 80039cc:	e000ed04 	.word	0xe000ed04

080039d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80039d6:	4b05      	ldr	r3, [pc, #20]	; (80039ec <xTaskGetTickCount+0x1c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80039dc:	687b      	ldr	r3, [r7, #4]
}
 80039de:	4618      	mov	r0, r3
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	20000cec 	.word	0x20000cec

080039f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039f6:	2300      	movs	r3, #0
 80039f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039fa:	4b4f      	ldr	r3, [pc, #316]	; (8003b38 <xTaskIncrementTick+0x148>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f040 808f 	bne.w	8003b22 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003a04:	4b4d      	ldr	r3, [pc, #308]	; (8003b3c <xTaskIncrementTick+0x14c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003a0c:	4a4b      	ldr	r2, [pc, #300]	; (8003b3c <xTaskIncrementTick+0x14c>)
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d120      	bne.n	8003a5a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003a18:	4b49      	ldr	r3, [pc, #292]	; (8003b40 <xTaskIncrementTick+0x150>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <xTaskIncrementTick+0x48>
	__asm volatile
 8003a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a26:	f383 8811 	msr	BASEPRI, r3
 8003a2a:	f3bf 8f6f 	isb	sy
 8003a2e:	f3bf 8f4f 	dsb	sy
 8003a32:	603b      	str	r3, [r7, #0]
}
 8003a34:	bf00      	nop
 8003a36:	e7fe      	b.n	8003a36 <xTaskIncrementTick+0x46>
 8003a38:	4b41      	ldr	r3, [pc, #260]	; (8003b40 <xTaskIncrementTick+0x150>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	4b41      	ldr	r3, [pc, #260]	; (8003b44 <xTaskIncrementTick+0x154>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a3f      	ldr	r2, [pc, #252]	; (8003b40 <xTaskIncrementTick+0x150>)
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	4a3f      	ldr	r2, [pc, #252]	; (8003b44 <xTaskIncrementTick+0x154>)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6013      	str	r3, [r2, #0]
 8003a4c:	4b3e      	ldr	r3, [pc, #248]	; (8003b48 <xTaskIncrementTick+0x158>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3301      	adds	r3, #1
 8003a52:	4a3d      	ldr	r2, [pc, #244]	; (8003b48 <xTaskIncrementTick+0x158>)
 8003a54:	6013      	str	r3, [r2, #0]
 8003a56:	f000 fad1 	bl	8003ffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a5a:	4b3c      	ldr	r3, [pc, #240]	; (8003b4c <xTaskIncrementTick+0x15c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d349      	bcc.n	8003af8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a64:	4b36      	ldr	r3, [pc, #216]	; (8003b40 <xTaskIncrementTick+0x150>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d104      	bne.n	8003a78 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a6e:	4b37      	ldr	r3, [pc, #220]	; (8003b4c <xTaskIncrementTick+0x15c>)
 8003a70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a74:	601a      	str	r2, [r3, #0]
					break;
 8003a76:	e03f      	b.n	8003af8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a78:	4b31      	ldr	r3, [pc, #196]	; (8003b40 <xTaskIncrementTick+0x150>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d203      	bcs.n	8003a98 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a90:	4a2e      	ldr	r2, [pc, #184]	; (8003b4c <xTaskIncrementTick+0x15c>)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a96:	e02f      	b.n	8003af8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fe ffcd 	bl	8002a3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d004      	beq.n	8003ab4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	3318      	adds	r3, #24
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fe ffc4 	bl	8002a3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab8:	4b25      	ldr	r3, [pc, #148]	; (8003b50 <xTaskIncrementTick+0x160>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d903      	bls.n	8003ac8 <xTaskIncrementTick+0xd8>
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac4:	4a22      	ldr	r2, [pc, #136]	; (8003b50 <xTaskIncrementTick+0x160>)
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003acc:	4613      	mov	r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4413      	add	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <xTaskIncrementTick+0x164>)
 8003ad6:	441a      	add	r2, r3
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	3304      	adds	r3, #4
 8003adc:	4619      	mov	r1, r3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	f7fe ff4f 	bl	8002982 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae8:	4b1b      	ldr	r3, [pc, #108]	; (8003b58 <xTaskIncrementTick+0x168>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d3b8      	bcc.n	8003a64 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003af2:	2301      	movs	r3, #1
 8003af4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003af6:	e7b5      	b.n	8003a64 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003af8:	4b17      	ldr	r3, [pc, #92]	; (8003b58 <xTaskIncrementTick+0x168>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003afe:	4915      	ldr	r1, [pc, #84]	; (8003b54 <xTaskIncrementTick+0x164>)
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d901      	bls.n	8003b14 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003b10:	2301      	movs	r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003b14:	4b11      	ldr	r3, [pc, #68]	; (8003b5c <xTaskIncrementTick+0x16c>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d007      	beq.n	8003b2c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	e004      	b.n	8003b2c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003b22:	4b0f      	ldr	r3, [pc, #60]	; (8003b60 <xTaskIncrementTick+0x170>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3301      	adds	r3, #1
 8003b28:	4a0d      	ldr	r2, [pc, #52]	; (8003b60 <xTaskIncrementTick+0x170>)
 8003b2a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003b2c:	697b      	ldr	r3, [r7, #20]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20000d10 	.word	0x20000d10
 8003b3c:	20000cec 	.word	0x20000cec
 8003b40:	20000ca0 	.word	0x20000ca0
 8003b44:	20000ca4 	.word	0x20000ca4
 8003b48:	20000d00 	.word	0x20000d00
 8003b4c:	20000d08 	.word	0x20000d08
 8003b50:	20000cf0 	.word	0x20000cf0
 8003b54:	20000818 	.word	0x20000818
 8003b58:	20000814 	.word	0x20000814
 8003b5c:	20000cfc 	.word	0x20000cfc
 8003b60:	20000cf8 	.word	0x20000cf8

08003b64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b6a:	4b28      	ldr	r3, [pc, #160]	; (8003c0c <vTaskSwitchContext+0xa8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b72:	4b27      	ldr	r3, [pc, #156]	; (8003c10 <vTaskSwitchContext+0xac>)
 8003b74:	2201      	movs	r2, #1
 8003b76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b78:	e041      	b.n	8003bfe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003b7a:	4b25      	ldr	r3, [pc, #148]	; (8003c10 <vTaskSwitchContext+0xac>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b80:	4b24      	ldr	r3, [pc, #144]	; (8003c14 <vTaskSwitchContext+0xb0>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	e010      	b.n	8003baa <vTaskSwitchContext+0x46>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10a      	bne.n	8003ba4 <vTaskSwitchContext+0x40>
	__asm volatile
 8003b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b92:	f383 8811 	msr	BASEPRI, r3
 8003b96:	f3bf 8f6f 	isb	sy
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	607b      	str	r3, [r7, #4]
}
 8003ba0:	bf00      	nop
 8003ba2:	e7fe      	b.n	8003ba2 <vTaskSwitchContext+0x3e>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	60fb      	str	r3, [r7, #12]
 8003baa:	491b      	ldr	r1, [pc, #108]	; (8003c18 <vTaskSwitchContext+0xb4>)
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	440b      	add	r3, r1
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0e4      	beq.n	8003b88 <vTaskSwitchContext+0x24>
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4413      	add	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	4a13      	ldr	r2, [pc, #76]	; (8003c18 <vTaskSwitchContext+0xb4>)
 8003bca:	4413      	add	r3, r2
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	605a      	str	r2, [r3, #4]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	3308      	adds	r3, #8
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d104      	bne.n	8003bee <vTaskSwitchContext+0x8a>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	605a      	str	r2, [r3, #4]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	4a09      	ldr	r2, [pc, #36]	; (8003c1c <vTaskSwitchContext+0xb8>)
 8003bf6:	6013      	str	r3, [r2, #0]
 8003bf8:	4a06      	ldr	r2, [pc, #24]	; (8003c14 <vTaskSwitchContext+0xb0>)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6013      	str	r3, [r2, #0]
}
 8003bfe:	bf00      	nop
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	20000d10 	.word	0x20000d10
 8003c10:	20000cfc 	.word	0x20000cfc
 8003c14:	20000cf0 	.word	0x20000cf0
 8003c18:	20000818 	.word	0x20000818
 8003c1c:	20000814 	.word	0x20000814

08003c20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10a      	bne.n	8003c46 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c34:	f383 8811 	msr	BASEPRI, r3
 8003c38:	f3bf 8f6f 	isb	sy
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	60fb      	str	r3, [r7, #12]
}
 8003c42:	bf00      	nop
 8003c44:	e7fe      	b.n	8003c44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c46:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <vTaskPlaceOnEventList+0x44>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3318      	adds	r3, #24
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fe febb 	bl	80029ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c54:	2101      	movs	r1, #1
 8003c56:	6838      	ldr	r0, [r7, #0]
 8003c58:	f000 fa7c 	bl	8004154 <prvAddCurrentTaskToDelayedList>
}
 8003c5c:	bf00      	nop
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000814 	.word	0x20000814

08003c68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c7e:	f383 8811 	msr	BASEPRI, r3
 8003c82:	f3bf 8f6f 	isb	sy
 8003c86:	f3bf 8f4f 	dsb	sy
 8003c8a:	617b      	str	r3, [r7, #20]
}
 8003c8c:	bf00      	nop
 8003c8e:	e7fe      	b.n	8003c8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c90:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <vTaskPlaceOnEventListRestricted+0x54>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3318      	adds	r3, #24
 8003c96:	4619      	mov	r1, r3
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7fe fe72 	bl	8002982 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003ca4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ca8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003caa:	6879      	ldr	r1, [r7, #4]
 8003cac:	68b8      	ldr	r0, [r7, #8]
 8003cae:	f000 fa51 	bl	8004154 <prvAddCurrentTaskToDelayedList>
	}
 8003cb2:	bf00      	nop
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	20000814 	.word	0x20000814

08003cc0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10a      	bne.n	8003cec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cda:	f383 8811 	msr	BASEPRI, r3
 8003cde:	f3bf 8f6f 	isb	sy
 8003ce2:	f3bf 8f4f 	dsb	sy
 8003ce6:	60fb      	str	r3, [r7, #12]
}
 8003ce8:	bf00      	nop
 8003cea:	e7fe      	b.n	8003cea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	3318      	adds	r3, #24
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fe fea3 	bl	8002a3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cf6:	4b1e      	ldr	r3, [pc, #120]	; (8003d70 <xTaskRemoveFromEventList+0xb0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d11d      	bne.n	8003d3a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	3304      	adds	r3, #4
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fe fe9a 	bl	8002a3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0c:	4b19      	ldr	r3, [pc, #100]	; (8003d74 <xTaskRemoveFromEventList+0xb4>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d903      	bls.n	8003d1c <xTaskRemoveFromEventList+0x5c>
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	4a16      	ldr	r2, [pc, #88]	; (8003d74 <xTaskRemoveFromEventList+0xb4>)
 8003d1a:	6013      	str	r3, [r2, #0]
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	4a13      	ldr	r2, [pc, #76]	; (8003d78 <xTaskRemoveFromEventList+0xb8>)
 8003d2a:	441a      	add	r2, r3
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	3304      	adds	r3, #4
 8003d30:	4619      	mov	r1, r3
 8003d32:	4610      	mov	r0, r2
 8003d34:	f7fe fe25 	bl	8002982 <vListInsertEnd>
 8003d38:	e005      	b.n	8003d46 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	3318      	adds	r3, #24
 8003d3e:	4619      	mov	r1, r3
 8003d40:	480e      	ldr	r0, [pc, #56]	; (8003d7c <xTaskRemoveFromEventList+0xbc>)
 8003d42:	f7fe fe1e 	bl	8002982 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d4a:	4b0d      	ldr	r3, [pc, #52]	; (8003d80 <xTaskRemoveFromEventList+0xc0>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d905      	bls.n	8003d60 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003d54:	2301      	movs	r3, #1
 8003d56:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003d58:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <xTaskRemoveFromEventList+0xc4>)
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	601a      	str	r2, [r3, #0]
 8003d5e:	e001      	b.n	8003d64 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003d64:	697b      	ldr	r3, [r7, #20]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20000d10 	.word	0x20000d10
 8003d74:	20000cf0 	.word	0x20000cf0
 8003d78:	20000818 	.word	0x20000818
 8003d7c:	20000ca8 	.word	0x20000ca8
 8003d80:	20000814 	.word	0x20000814
 8003d84:	20000cfc 	.word	0x20000cfc

08003d88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003d90:	4b06      	ldr	r3, [pc, #24]	; (8003dac <vTaskInternalSetTimeOutState+0x24>)
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003d98:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <vTaskInternalSetTimeOutState+0x28>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	605a      	str	r2, [r3, #4]
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	20000d00 	.word	0x20000d00
 8003db0:	20000cec 	.word	0x20000cec

08003db4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10a      	bne.n	8003dda <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc8:	f383 8811 	msr	BASEPRI, r3
 8003dcc:	f3bf 8f6f 	isb	sy
 8003dd0:	f3bf 8f4f 	dsb	sy
 8003dd4:	613b      	str	r3, [r7, #16]
}
 8003dd6:	bf00      	nop
 8003dd8:	e7fe      	b.n	8003dd8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10a      	bne.n	8003df6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de4:	f383 8811 	msr	BASEPRI, r3
 8003de8:	f3bf 8f6f 	isb	sy
 8003dec:	f3bf 8f4f 	dsb	sy
 8003df0:	60fb      	str	r3, [r7, #12]
}
 8003df2:	bf00      	nop
 8003df4:	e7fe      	b.n	8003df4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003df6:	f000 fe7d 	bl	8004af4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003dfa:	4b1d      	ldr	r3, [pc, #116]	; (8003e70 <xTaskCheckForTimeOut+0xbc>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e12:	d102      	bne.n	8003e1a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003e14:	2300      	movs	r3, #0
 8003e16:	61fb      	str	r3, [r7, #28]
 8003e18:	e023      	b.n	8003e62 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	4b15      	ldr	r3, [pc, #84]	; (8003e74 <xTaskCheckForTimeOut+0xc0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d007      	beq.n	8003e36 <xTaskCheckForTimeOut+0x82>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d302      	bcc.n	8003e36 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003e30:	2301      	movs	r3, #1
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	e015      	b.n	8003e62 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d20b      	bcs.n	8003e58 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	1ad2      	subs	r2, r2, r3
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f7ff ff9b 	bl	8003d88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	e004      	b.n	8003e62 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003e62:	f000 fe77 	bl	8004b54 <vPortExitCritical>

	return xReturn;
 8003e66:	69fb      	ldr	r3, [r7, #28]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3720      	adds	r7, #32
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	20000cec 	.word	0x20000cec
 8003e74:	20000d00 	.word	0x20000d00

08003e78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003e7c:	4b03      	ldr	r3, [pc, #12]	; (8003e8c <vTaskMissedYield+0x14>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
}
 8003e82:	bf00      	nop
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	20000cfc 	.word	0x20000cfc

08003e90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003e98:	f000 f852 	bl	8003f40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <prvIdleTask+0x28>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d9f9      	bls.n	8003e98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003ea4:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <prvIdleTask+0x2c>)
 8003ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003eb4:	e7f0      	b.n	8003e98 <prvIdleTask+0x8>
 8003eb6:	bf00      	nop
 8003eb8:	20000818 	.word	0x20000818
 8003ebc:	e000ed04 	.word	0xe000ed04

08003ec0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	607b      	str	r3, [r7, #4]
 8003eca:	e00c      	b.n	8003ee6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4a12      	ldr	r2, [pc, #72]	; (8003f20 <prvInitialiseTaskLists+0x60>)
 8003ed8:	4413      	add	r3, r2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fe fd24 	bl	8002928 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	607b      	str	r3, [r7, #4]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b37      	cmp	r3, #55	; 0x37
 8003eea:	d9ef      	bls.n	8003ecc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003eec:	480d      	ldr	r0, [pc, #52]	; (8003f24 <prvInitialiseTaskLists+0x64>)
 8003eee:	f7fe fd1b 	bl	8002928 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003ef2:	480d      	ldr	r0, [pc, #52]	; (8003f28 <prvInitialiseTaskLists+0x68>)
 8003ef4:	f7fe fd18 	bl	8002928 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ef8:	480c      	ldr	r0, [pc, #48]	; (8003f2c <prvInitialiseTaskLists+0x6c>)
 8003efa:	f7fe fd15 	bl	8002928 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003efe:	480c      	ldr	r0, [pc, #48]	; (8003f30 <prvInitialiseTaskLists+0x70>)
 8003f00:	f7fe fd12 	bl	8002928 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003f04:	480b      	ldr	r0, [pc, #44]	; (8003f34 <prvInitialiseTaskLists+0x74>)
 8003f06:	f7fe fd0f 	bl	8002928 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003f0a:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <prvInitialiseTaskLists+0x78>)
 8003f0c:	4a05      	ldr	r2, [pc, #20]	; (8003f24 <prvInitialiseTaskLists+0x64>)
 8003f0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f10:	4b0a      	ldr	r3, [pc, #40]	; (8003f3c <prvInitialiseTaskLists+0x7c>)
 8003f12:	4a05      	ldr	r2, [pc, #20]	; (8003f28 <prvInitialiseTaskLists+0x68>)
 8003f14:	601a      	str	r2, [r3, #0]
}
 8003f16:	bf00      	nop
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000818 	.word	0x20000818
 8003f24:	20000c78 	.word	0x20000c78
 8003f28:	20000c8c 	.word	0x20000c8c
 8003f2c:	20000ca8 	.word	0x20000ca8
 8003f30:	20000cbc 	.word	0x20000cbc
 8003f34:	20000cd4 	.word	0x20000cd4
 8003f38:	20000ca0 	.word	0x20000ca0
 8003f3c:	20000ca4 	.word	0x20000ca4

08003f40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f46:	e019      	b.n	8003f7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003f48:	f000 fdd4 	bl	8004af4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f4c:	4b10      	ldr	r3, [pc, #64]	; (8003f90 <prvCheckTasksWaitingTermination+0x50>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7fe fd6f 	bl	8002a3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <prvCheckTasksWaitingTermination+0x54>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	4a0b      	ldr	r2, [pc, #44]	; (8003f94 <prvCheckTasksWaitingTermination+0x54>)
 8003f66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003f68:	4b0b      	ldr	r3, [pc, #44]	; (8003f98 <prvCheckTasksWaitingTermination+0x58>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <prvCheckTasksWaitingTermination+0x58>)
 8003f70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003f72:	f000 fdef 	bl	8004b54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f810 	bl	8003f9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f7c:	4b06      	ldr	r3, [pc, #24]	; (8003f98 <prvCheckTasksWaitingTermination+0x58>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e1      	bne.n	8003f48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f84:	bf00      	nop
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000cbc 	.word	0x20000cbc
 8003f94:	20000ce8 	.word	0x20000ce8
 8003f98:	20000cd0 	.word	0x20000cd0

08003f9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d108      	bne.n	8003fc0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f000 ff8c 	bl	8004ed0 <vPortFree>
				vPortFree( pxTCB );
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 ff89 	bl	8004ed0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003fbe:	e018      	b.n	8003ff2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d103      	bne.n	8003fd2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 ff80 	bl	8004ed0 <vPortFree>
	}
 8003fd0:	e00f      	b.n	8003ff2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d00a      	beq.n	8003ff2 <prvDeleteTCB+0x56>
	__asm volatile
 8003fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe0:	f383 8811 	msr	BASEPRI, r3
 8003fe4:	f3bf 8f6f 	isb	sy
 8003fe8:	f3bf 8f4f 	dsb	sy
 8003fec:	60fb      	str	r3, [r7, #12]
}
 8003fee:	bf00      	nop
 8003ff0:	e7fe      	b.n	8003ff0 <prvDeleteTCB+0x54>
	}
 8003ff2:	bf00      	nop
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004002:	4b0c      	ldr	r3, [pc, #48]	; (8004034 <prvResetNextTaskUnblockTime+0x38>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d104      	bne.n	8004016 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800400c:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <prvResetNextTaskUnblockTime+0x3c>)
 800400e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004012:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004014:	e008      	b.n	8004028 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004016:	4b07      	ldr	r3, [pc, #28]	; (8004034 <prvResetNextTaskUnblockTime+0x38>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	4a04      	ldr	r2, [pc, #16]	; (8004038 <prvResetNextTaskUnblockTime+0x3c>)
 8004026:	6013      	str	r3, [r2, #0]
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	20000ca0 	.word	0x20000ca0
 8004038:	20000d08 	.word	0x20000d08

0800403c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004042:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <xTaskGetSchedulerState+0x34>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d102      	bne.n	8004050 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800404a:	2301      	movs	r3, #1
 800404c:	607b      	str	r3, [r7, #4]
 800404e:	e008      	b.n	8004062 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004050:	4b08      	ldr	r3, [pc, #32]	; (8004074 <xTaskGetSchedulerState+0x38>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d102      	bne.n	800405e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004058:	2302      	movs	r3, #2
 800405a:	607b      	str	r3, [r7, #4]
 800405c:	e001      	b.n	8004062 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004062:	687b      	ldr	r3, [r7, #4]
	}
 8004064:	4618      	mov	r0, r3
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	20000cf4 	.word	0x20000cf4
 8004074:	20000d10 	.word	0x20000d10

08004078 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d056      	beq.n	800413c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800408e:	4b2e      	ldr	r3, [pc, #184]	; (8004148 <xTaskPriorityDisinherit+0xd0>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	429a      	cmp	r2, r3
 8004096:	d00a      	beq.n	80040ae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409c:	f383 8811 	msr	BASEPRI, r3
 80040a0:	f3bf 8f6f 	isb	sy
 80040a4:	f3bf 8f4f 	dsb	sy
 80040a8:	60fb      	str	r3, [r7, #12]
}
 80040aa:	bf00      	nop
 80040ac:	e7fe      	b.n	80040ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10a      	bne.n	80040cc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80040b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ba:	f383 8811 	msr	BASEPRI, r3
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f3bf 8f4f 	dsb	sy
 80040c6:	60bb      	str	r3, [r7, #8]
}
 80040c8:	bf00      	nop
 80040ca:	e7fe      	b.n	80040ca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d0:	1e5a      	subs	r2, r3, #1
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040de:	429a      	cmp	r2, r3
 80040e0:	d02c      	beq.n	800413c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d128      	bne.n	800413c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	3304      	adds	r3, #4
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe fca4 	bl	8002a3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004100:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800410c:	4b0f      	ldr	r3, [pc, #60]	; (800414c <xTaskPriorityDisinherit+0xd4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	429a      	cmp	r2, r3
 8004112:	d903      	bls.n	800411c <xTaskPriorityDisinherit+0xa4>
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004118:	4a0c      	ldr	r2, [pc, #48]	; (800414c <xTaskPriorityDisinherit+0xd4>)
 800411a:	6013      	str	r3, [r2, #0]
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4a09      	ldr	r2, [pc, #36]	; (8004150 <xTaskPriorityDisinherit+0xd8>)
 800412a:	441a      	add	r2, r3
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	3304      	adds	r3, #4
 8004130:	4619      	mov	r1, r3
 8004132:	4610      	mov	r0, r2
 8004134:	f7fe fc25 	bl	8002982 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004138:	2301      	movs	r3, #1
 800413a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800413c:	697b      	ldr	r3, [r7, #20]
	}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	20000814 	.word	0x20000814
 800414c:	20000cf0 	.word	0x20000cf0
 8004150:	20000818 	.word	0x20000818

08004154 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800415e:	4b21      	ldr	r3, [pc, #132]	; (80041e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004164:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	3304      	adds	r3, #4
 800416a:	4618      	mov	r0, r3
 800416c:	f7fe fc66 	bl	8002a3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004176:	d10a      	bne.n	800418e <prvAddCurrentTaskToDelayedList+0x3a>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800417e:	4b1a      	ldr	r3, [pc, #104]	; (80041e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	3304      	adds	r3, #4
 8004184:	4619      	mov	r1, r3
 8004186:	4819      	ldr	r0, [pc, #100]	; (80041ec <prvAddCurrentTaskToDelayedList+0x98>)
 8004188:	f7fe fbfb 	bl	8002982 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800418c:	e026      	b.n	80041dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4413      	add	r3, r2
 8004194:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004196:	4b14      	ldr	r3, [pc, #80]	; (80041e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d209      	bcs.n	80041ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041a6:	4b12      	ldr	r3, [pc, #72]	; (80041f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4619      	mov	r1, r3
 80041b2:	4610      	mov	r0, r2
 80041b4:	f7fe fc09 	bl	80029ca <vListInsert>
}
 80041b8:	e010      	b.n	80041dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041ba:	4b0e      	ldr	r3, [pc, #56]	; (80041f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	4b0a      	ldr	r3, [pc, #40]	; (80041e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3304      	adds	r3, #4
 80041c4:	4619      	mov	r1, r3
 80041c6:	4610      	mov	r0, r2
 80041c8:	f7fe fbff 	bl	80029ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80041cc:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d202      	bcs.n	80041dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80041d6:	4a08      	ldr	r2, [pc, #32]	; (80041f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	6013      	str	r3, [r2, #0]
}
 80041dc:	bf00      	nop
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	20000cec 	.word	0x20000cec
 80041e8:	20000814 	.word	0x20000814
 80041ec:	20000cd4 	.word	0x20000cd4
 80041f0:	20000ca4 	.word	0x20000ca4
 80041f4:	20000ca0 	.word	0x20000ca0
 80041f8:	20000d08 	.word	0x20000d08

080041fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08a      	sub	sp, #40	; 0x28
 8004200:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004202:	2300      	movs	r3, #0
 8004204:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004206:	f000 fb07 	bl	8004818 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800420a:	4b1c      	ldr	r3, [pc, #112]	; (800427c <xTimerCreateTimerTask+0x80>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d021      	beq.n	8004256 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004212:	2300      	movs	r3, #0
 8004214:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004216:	2300      	movs	r3, #0
 8004218:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800421a:	1d3a      	adds	r2, r7, #4
 800421c:	f107 0108 	add.w	r1, r7, #8
 8004220:	f107 030c 	add.w	r3, r7, #12
 8004224:	4618      	mov	r0, r3
 8004226:	f7fe fb65 	bl	80028f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	9202      	str	r2, [sp, #8]
 8004232:	9301      	str	r3, [sp, #4]
 8004234:	2302      	movs	r3, #2
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	2300      	movs	r3, #0
 800423a:	460a      	mov	r2, r1
 800423c:	4910      	ldr	r1, [pc, #64]	; (8004280 <xTimerCreateTimerTask+0x84>)
 800423e:	4811      	ldr	r0, [pc, #68]	; (8004284 <xTimerCreateTimerTask+0x88>)
 8004240:	f7ff f912 	bl	8003468 <xTaskCreateStatic>
 8004244:	4603      	mov	r3, r0
 8004246:	4a10      	ldr	r2, [pc, #64]	; (8004288 <xTimerCreateTimerTask+0x8c>)
 8004248:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800424a:	4b0f      	ldr	r3, [pc, #60]	; (8004288 <xTimerCreateTimerTask+0x8c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d001      	beq.n	8004256 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004252:	2301      	movs	r3, #1
 8004254:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	613b      	str	r3, [r7, #16]
}
 800426e:	bf00      	nop
 8004270:	e7fe      	b.n	8004270 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004272:	697b      	ldr	r3, [r7, #20]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3718      	adds	r7, #24
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	20000d44 	.word	0x20000d44
 8004280:	08005ffc 	.word	0x08005ffc
 8004284:	080043c1 	.word	0x080043c1
 8004288:	20000d48 	.word	0x20000d48

0800428c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b08a      	sub	sp, #40	; 0x28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800429a:	2300      	movs	r3, #0
 800429c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10a      	bne.n	80042ba <xTimerGenericCommand+0x2e>
	__asm volatile
 80042a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a8:	f383 8811 	msr	BASEPRI, r3
 80042ac:	f3bf 8f6f 	isb	sy
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	623b      	str	r3, [r7, #32]
}
 80042b6:	bf00      	nop
 80042b8:	e7fe      	b.n	80042b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80042ba:	4b1a      	ldr	r3, [pc, #104]	; (8004324 <xTimerGenericCommand+0x98>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d02a      	beq.n	8004318 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b05      	cmp	r3, #5
 80042d2:	dc18      	bgt.n	8004306 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80042d4:	f7ff feb2 	bl	800403c <xTaskGetSchedulerState>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d109      	bne.n	80042f2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80042de:	4b11      	ldr	r3, [pc, #68]	; (8004324 <xTimerGenericCommand+0x98>)
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	f107 0110 	add.w	r1, r7, #16
 80042e6:	2300      	movs	r3, #0
 80042e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ea:	f7fe fcd5 	bl	8002c98 <xQueueGenericSend>
 80042ee:	6278      	str	r0, [r7, #36]	; 0x24
 80042f0:	e012      	b.n	8004318 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80042f2:	4b0c      	ldr	r3, [pc, #48]	; (8004324 <xTimerGenericCommand+0x98>)
 80042f4:	6818      	ldr	r0, [r3, #0]
 80042f6:	f107 0110 	add.w	r1, r7, #16
 80042fa:	2300      	movs	r3, #0
 80042fc:	2200      	movs	r2, #0
 80042fe:	f7fe fccb 	bl	8002c98 <xQueueGenericSend>
 8004302:	6278      	str	r0, [r7, #36]	; 0x24
 8004304:	e008      	b.n	8004318 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004306:	4b07      	ldr	r3, [pc, #28]	; (8004324 <xTimerGenericCommand+0x98>)
 8004308:	6818      	ldr	r0, [r3, #0]
 800430a:	f107 0110 	add.w	r1, r7, #16
 800430e:	2300      	movs	r3, #0
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	f7fe fdbf 	bl	8002e94 <xQueueGenericSendFromISR>
 8004316:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800431a:	4618      	mov	r0, r3
 800431c:	3728      	adds	r7, #40	; 0x28
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	20000d44 	.word	0x20000d44

08004328 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b088      	sub	sp, #32
 800432c:	af02      	add	r7, sp, #8
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004332:	4b22      	ldr	r3, [pc, #136]	; (80043bc <prvProcessExpiredTimer+0x94>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	3304      	adds	r3, #4
 8004340:	4618      	mov	r0, r3
 8004342:	f7fe fb7b 	bl	8002a3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	d022      	beq.n	800439a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	699a      	ldr	r2, [r3, #24]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	18d1      	adds	r1, r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	6978      	ldr	r0, [r7, #20]
 8004362:	f000 f8d1 	bl	8004508 <prvInsertTimerInActiveList>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d01f      	beq.n	80043ac <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800436c:	2300      	movs	r3, #0
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	2300      	movs	r3, #0
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	2100      	movs	r1, #0
 8004376:	6978      	ldr	r0, [r7, #20]
 8004378:	f7ff ff88 	bl	800428c <xTimerGenericCommand>
 800437c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d113      	bne.n	80043ac <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	60fb      	str	r3, [r7, #12]
}
 8004396:	bf00      	nop
 8004398:	e7fe      	b.n	8004398 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043a0:	f023 0301 	bic.w	r3, r3, #1
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	6978      	ldr	r0, [r7, #20]
 80043b2:	4798      	blx	r3
}
 80043b4:	bf00      	nop
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	20000d3c 	.word	0x20000d3c

080043c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80043c8:	f107 0308 	add.w	r3, r7, #8
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 f857 	bl	8004480 <prvGetNextExpireTime>
 80043d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	4619      	mov	r1, r3
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 f803 	bl	80043e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80043de:	f000 f8d5 	bl	800458c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80043e2:	e7f1      	b.n	80043c8 <prvTimerTask+0x8>

080043e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80043ee:	f7ff fa43 	bl	8003878 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043f2:	f107 0308 	add.w	r3, r7, #8
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 f866 	bl	80044c8 <prvSampleTimeNow>
 80043fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d130      	bne.n	8004466 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10a      	bne.n	8004420 <prvProcessTimerOrBlockTask+0x3c>
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	429a      	cmp	r2, r3
 8004410:	d806      	bhi.n	8004420 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004412:	f7ff fa3f 	bl	8003894 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004416:	68f9      	ldr	r1, [r7, #12]
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f7ff ff85 	bl	8004328 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800441e:	e024      	b.n	800446a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d008      	beq.n	8004438 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004426:	4b13      	ldr	r3, [pc, #76]	; (8004474 <prvProcessTimerOrBlockTask+0x90>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <prvProcessTimerOrBlockTask+0x50>
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <prvProcessTimerOrBlockTask+0x52>
 8004434:	2300      	movs	r3, #0
 8004436:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004438:	4b0f      	ldr	r3, [pc, #60]	; (8004478 <prvProcessTimerOrBlockTask+0x94>)
 800443a:	6818      	ldr	r0, [r3, #0]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	683a      	ldr	r2, [r7, #0]
 8004444:	4619      	mov	r1, r3
 8004446:	f7fe ffdb 	bl	8003400 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800444a:	f7ff fa23 	bl	8003894 <xTaskResumeAll>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10a      	bne.n	800446a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004454:	4b09      	ldr	r3, [pc, #36]	; (800447c <prvProcessTimerOrBlockTask+0x98>)
 8004456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	f3bf 8f6f 	isb	sy
}
 8004464:	e001      	b.n	800446a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004466:	f7ff fa15 	bl	8003894 <xTaskResumeAll>
}
 800446a:	bf00      	nop
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	20000d40 	.word	0x20000d40
 8004478:	20000d44 	.word	0x20000d44
 800447c:	e000ed04 	.word	0xe000ed04

08004480 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004488:	4b0e      	ldr	r3, [pc, #56]	; (80044c4 <prvGetNextExpireTime+0x44>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <prvGetNextExpireTime+0x16>
 8004492:	2201      	movs	r2, #1
 8004494:	e000      	b.n	8004498 <prvGetNextExpireTime+0x18>
 8004496:	2200      	movs	r2, #0
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d105      	bne.n	80044b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044a4:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <prvGetNextExpireTime+0x44>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	e001      	b.n	80044b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80044b4:	68fb      	ldr	r3, [r7, #12]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	20000d3c 	.word	0x20000d3c

080044c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80044d0:	f7ff fa7e 	bl	80039d0 <xTaskGetTickCount>
 80044d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80044d6:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <prvSampleTimeNow+0x3c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d205      	bcs.n	80044ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80044e0:	f000 f936 	bl	8004750 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	e002      	b.n	80044f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80044f2:	4a04      	ldr	r2, [pc, #16]	; (8004504 <prvSampleTimeNow+0x3c>)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80044f8:	68fb      	ldr	r3, [r7, #12]
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3710      	adds	r7, #16
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	20000d4c 	.word	0x20000d4c

08004508 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004516:	2300      	movs	r3, #0
 8004518:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	429a      	cmp	r2, r3
 800452c:	d812      	bhi.n	8004554 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	1ad2      	subs	r2, r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	429a      	cmp	r2, r3
 800453a:	d302      	bcc.n	8004542 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800453c:	2301      	movs	r3, #1
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	e01b      	b.n	800457a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004542:	4b10      	ldr	r3, [pc, #64]	; (8004584 <prvInsertTimerInActiveList+0x7c>)
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3304      	adds	r3, #4
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f7fe fa3c 	bl	80029ca <vListInsert>
 8004552:	e012      	b.n	800457a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	429a      	cmp	r2, r3
 800455a:	d206      	bcs.n	800456a <prvInsertTimerInActiveList+0x62>
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d302      	bcc.n	800456a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004564:	2301      	movs	r3, #1
 8004566:	617b      	str	r3, [r7, #20]
 8004568:	e007      	b.n	800457a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800456a:	4b07      	ldr	r3, [pc, #28]	; (8004588 <prvInsertTimerInActiveList+0x80>)
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	3304      	adds	r3, #4
 8004572:	4619      	mov	r1, r3
 8004574:	4610      	mov	r0, r2
 8004576:	f7fe fa28 	bl	80029ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 800457a:	697b      	ldr	r3, [r7, #20]
}
 800457c:	4618      	mov	r0, r3
 800457e:	3718      	adds	r7, #24
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	20000d40 	.word	0x20000d40
 8004588:	20000d3c 	.word	0x20000d3c

0800458c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08e      	sub	sp, #56	; 0x38
 8004590:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004592:	e0ca      	b.n	800472a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	da18      	bge.n	80045cc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800459a:	1d3b      	adds	r3, r7, #4
 800459c:	3304      	adds	r3, #4
 800459e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80045a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10a      	bne.n	80045bc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	61fb      	str	r3, [r7, #28]
}
 80045b8:	bf00      	nop
 80045ba:	e7fe      	b.n	80045ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80045bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045c2:	6850      	ldr	r0, [r2, #4]
 80045c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045c6:	6892      	ldr	r2, [r2, #8]
 80045c8:	4611      	mov	r1, r2
 80045ca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f2c0 80ab 	blt.w	800472a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80045d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d004      	beq.n	80045ea <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e2:	3304      	adds	r3, #4
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe fa29 	bl	8002a3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045ea:	463b      	mov	r3, r7
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7ff ff6b 	bl	80044c8 <prvSampleTimeNow>
 80045f2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b09      	cmp	r3, #9
 80045f8:	f200 8096 	bhi.w	8004728 <prvProcessReceivedCommands+0x19c>
 80045fc:	a201      	add	r2, pc, #4	; (adr r2, 8004604 <prvProcessReceivedCommands+0x78>)
 80045fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004602:	bf00      	nop
 8004604:	0800462d 	.word	0x0800462d
 8004608:	0800462d 	.word	0x0800462d
 800460c:	0800462d 	.word	0x0800462d
 8004610:	080046a1 	.word	0x080046a1
 8004614:	080046b5 	.word	0x080046b5
 8004618:	080046ff 	.word	0x080046ff
 800461c:	0800462d 	.word	0x0800462d
 8004620:	0800462d 	.word	0x0800462d
 8004624:	080046a1 	.word	0x080046a1
 8004628:	080046b5 	.word	0x080046b5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800462c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004632:	f043 0301 	orr.w	r3, r3, #1
 8004636:	b2da      	uxtb	r2, r3
 8004638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	18d1      	adds	r1, r2, r3
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800464a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800464c:	f7ff ff5c 	bl	8004508 <prvInsertTimerInActiveList>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d069      	beq.n	800472a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800465c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800465e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004660:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004664:	f003 0304 	and.w	r3, r3, #4
 8004668:	2b00      	cmp	r3, #0
 800466a:	d05e      	beq.n	800472a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	441a      	add	r2, r3
 8004674:	2300      	movs	r3, #0
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	2300      	movs	r3, #0
 800467a:	2100      	movs	r1, #0
 800467c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800467e:	f7ff fe05 	bl	800428c <xTimerGenericCommand>
 8004682:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d14f      	bne.n	800472a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800468a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800468e:	f383 8811 	msr	BASEPRI, r3
 8004692:	f3bf 8f6f 	isb	sy
 8004696:	f3bf 8f4f 	dsb	sy
 800469a:	61bb      	str	r3, [r7, #24]
}
 800469c:	bf00      	nop
 800469e:	e7fe      	b.n	800469e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80046a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046a6:	f023 0301 	bic.w	r3, r3, #1
 80046aa:	b2da      	uxtb	r2, r3
 80046ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80046b2:	e03a      	b.n	800472a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80046b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80046cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80046d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d8:	f383 8811 	msr	BASEPRI, r3
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	617b      	str	r3, [r7, #20]
}
 80046e6:	bf00      	nop
 80046e8:	e7fe      	b.n	80046e8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80046ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f0:	18d1      	adds	r1, r2, r3
 80046f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046f8:	f7ff ff06 	bl	8004508 <prvInsertTimerInActiveList>
					break;
 80046fc:	e015      	b.n	800472a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80046fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004700:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d103      	bne.n	8004714 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800470c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800470e:	f000 fbdf 	bl	8004ed0 <vPortFree>
 8004712:	e00a      	b.n	800472a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004716:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800471a:	f023 0301 	bic.w	r3, r3, #1
 800471e:	b2da      	uxtb	r2, r3
 8004720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004722:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004726:	e000      	b.n	800472a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004728:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800472a:	4b08      	ldr	r3, [pc, #32]	; (800474c <prvProcessReceivedCommands+0x1c0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	1d39      	adds	r1, r7, #4
 8004730:	2200      	movs	r2, #0
 8004732:	4618      	mov	r0, r3
 8004734:	f7fe fc4a 	bl	8002fcc <xQueueReceive>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	f47f af2a 	bne.w	8004594 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004740:	bf00      	nop
 8004742:	bf00      	nop
 8004744:	3730      	adds	r7, #48	; 0x30
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	20000d44 	.word	0x20000d44

08004750 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004756:	e048      	b.n	80047ea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004758:	4b2d      	ldr	r3, [pc, #180]	; (8004810 <prvSwitchTimerLists+0xc0>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004762:	4b2b      	ldr	r3, [pc, #172]	; (8004810 <prvSwitchTimerLists+0xc0>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	3304      	adds	r3, #4
 8004770:	4618      	mov	r0, r3
 8004772:	f7fe f963 	bl	8002a3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	d02e      	beq.n	80047ea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	4413      	add	r3, r2
 8004794:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	429a      	cmp	r2, r3
 800479c:	d90e      	bls.n	80047bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047aa:	4b19      	ldr	r3, [pc, #100]	; (8004810 <prvSwitchTimerLists+0xc0>)
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	3304      	adds	r3, #4
 80047b2:	4619      	mov	r1, r3
 80047b4:	4610      	mov	r0, r2
 80047b6:	f7fe f908 	bl	80029ca <vListInsert>
 80047ba:	e016      	b.n	80047ea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80047bc:	2300      	movs	r3, #0
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	2300      	movs	r3, #0
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	2100      	movs	r1, #0
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f7ff fd60 	bl	800428c <xTimerGenericCommand>
 80047cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10a      	bne.n	80047ea <prvSwitchTimerLists+0x9a>
	__asm volatile
 80047d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d8:	f383 8811 	msr	BASEPRI, r3
 80047dc:	f3bf 8f6f 	isb	sy
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	603b      	str	r3, [r7, #0]
}
 80047e6:	bf00      	nop
 80047e8:	e7fe      	b.n	80047e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80047ea:	4b09      	ldr	r3, [pc, #36]	; (8004810 <prvSwitchTimerLists+0xc0>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1b1      	bne.n	8004758 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80047f4:	4b06      	ldr	r3, [pc, #24]	; (8004810 <prvSwitchTimerLists+0xc0>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80047fa:	4b06      	ldr	r3, [pc, #24]	; (8004814 <prvSwitchTimerLists+0xc4>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a04      	ldr	r2, [pc, #16]	; (8004810 <prvSwitchTimerLists+0xc0>)
 8004800:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004802:	4a04      	ldr	r2, [pc, #16]	; (8004814 <prvSwitchTimerLists+0xc4>)
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	6013      	str	r3, [r2, #0]
}
 8004808:	bf00      	nop
 800480a:	3718      	adds	r7, #24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	20000d3c 	.word	0x20000d3c
 8004814:	20000d40 	.word	0x20000d40

08004818 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800481e:	f000 f969 	bl	8004af4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004822:	4b15      	ldr	r3, [pc, #84]	; (8004878 <prvCheckForValidListAndQueue+0x60>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d120      	bne.n	800486c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800482a:	4814      	ldr	r0, [pc, #80]	; (800487c <prvCheckForValidListAndQueue+0x64>)
 800482c:	f7fe f87c 	bl	8002928 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004830:	4813      	ldr	r0, [pc, #76]	; (8004880 <prvCheckForValidListAndQueue+0x68>)
 8004832:	f7fe f879 	bl	8002928 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004836:	4b13      	ldr	r3, [pc, #76]	; (8004884 <prvCheckForValidListAndQueue+0x6c>)
 8004838:	4a10      	ldr	r2, [pc, #64]	; (800487c <prvCheckForValidListAndQueue+0x64>)
 800483a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800483c:	4b12      	ldr	r3, [pc, #72]	; (8004888 <prvCheckForValidListAndQueue+0x70>)
 800483e:	4a10      	ldr	r2, [pc, #64]	; (8004880 <prvCheckForValidListAndQueue+0x68>)
 8004840:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004842:	2300      	movs	r3, #0
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	4b11      	ldr	r3, [pc, #68]	; (800488c <prvCheckForValidListAndQueue+0x74>)
 8004848:	4a11      	ldr	r2, [pc, #68]	; (8004890 <prvCheckForValidListAndQueue+0x78>)
 800484a:	2110      	movs	r1, #16
 800484c:	200a      	movs	r0, #10
 800484e:	f7fe f987 	bl	8002b60 <xQueueGenericCreateStatic>
 8004852:	4603      	mov	r3, r0
 8004854:	4a08      	ldr	r2, [pc, #32]	; (8004878 <prvCheckForValidListAndQueue+0x60>)
 8004856:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004858:	4b07      	ldr	r3, [pc, #28]	; (8004878 <prvCheckForValidListAndQueue+0x60>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <prvCheckForValidListAndQueue+0x60>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	490b      	ldr	r1, [pc, #44]	; (8004894 <prvCheckForValidListAndQueue+0x7c>)
 8004866:	4618      	mov	r0, r3
 8004868:	f7fe fda0 	bl	80033ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800486c:	f000 f972 	bl	8004b54 <vPortExitCritical>
}
 8004870:	bf00      	nop
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	20000d44 	.word	0x20000d44
 800487c:	20000d14 	.word	0x20000d14
 8004880:	20000d28 	.word	0x20000d28
 8004884:	20000d3c 	.word	0x20000d3c
 8004888:	20000d40 	.word	0x20000d40
 800488c:	20000df0 	.word	0x20000df0
 8004890:	20000d50 	.word	0x20000d50
 8004894:	08006004 	.word	0x08006004

08004898 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	3b04      	subs	r3, #4
 80048a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80048b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	3b04      	subs	r3, #4
 80048b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f023 0201 	bic.w	r2, r3, #1
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	3b04      	subs	r3, #4
 80048c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048c8:	4a0c      	ldr	r2, [pc, #48]	; (80048fc <pxPortInitialiseStack+0x64>)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	3b14      	subs	r3, #20
 80048d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	3b04      	subs	r3, #4
 80048de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f06f 0202 	mvn.w	r2, #2
 80048e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	3b20      	subs	r3, #32
 80048ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80048ee:	68fb      	ldr	r3, [r7, #12]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	08004901 	.word	0x08004901

08004900 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004906:	2300      	movs	r3, #0
 8004908:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800490a:	4b12      	ldr	r3, [pc, #72]	; (8004954 <prvTaskExitError+0x54>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004912:	d00a      	beq.n	800492a <prvTaskExitError+0x2a>
	__asm volatile
 8004914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004918:	f383 8811 	msr	BASEPRI, r3
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	60fb      	str	r3, [r7, #12]
}
 8004926:	bf00      	nop
 8004928:	e7fe      	b.n	8004928 <prvTaskExitError+0x28>
	__asm volatile
 800492a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492e:	f383 8811 	msr	BASEPRI, r3
 8004932:	f3bf 8f6f 	isb	sy
 8004936:	f3bf 8f4f 	dsb	sy
 800493a:	60bb      	str	r3, [r7, #8]
}
 800493c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800493e:	bf00      	nop
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0fc      	beq.n	8004940 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004946:	bf00      	nop
 8004948:	bf00      	nop
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	2000000c 	.word	0x2000000c
	...

08004960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004960:	4b07      	ldr	r3, [pc, #28]	; (8004980 <pxCurrentTCBConst2>)
 8004962:	6819      	ldr	r1, [r3, #0]
 8004964:	6808      	ldr	r0, [r1, #0]
 8004966:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496a:	f380 8809 	msr	PSP, r0
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f04f 0000 	mov.w	r0, #0
 8004976:	f380 8811 	msr	BASEPRI, r0
 800497a:	4770      	bx	lr
 800497c:	f3af 8000 	nop.w

08004980 <pxCurrentTCBConst2>:
 8004980:	20000814 	.word	0x20000814
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004984:	bf00      	nop
 8004986:	bf00      	nop

08004988 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004988:	4808      	ldr	r0, [pc, #32]	; (80049ac <prvPortStartFirstTask+0x24>)
 800498a:	6800      	ldr	r0, [r0, #0]
 800498c:	6800      	ldr	r0, [r0, #0]
 800498e:	f380 8808 	msr	MSP, r0
 8004992:	f04f 0000 	mov.w	r0, #0
 8004996:	f380 8814 	msr	CONTROL, r0
 800499a:	b662      	cpsie	i
 800499c:	b661      	cpsie	f
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	df00      	svc	0
 80049a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049aa:	bf00      	nop
 80049ac:	e000ed08 	.word	0xe000ed08

080049b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049b6:	4b46      	ldr	r3, [pc, #280]	; (8004ad0 <xPortStartScheduler+0x120>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a46      	ldr	r2, [pc, #280]	; (8004ad4 <xPortStartScheduler+0x124>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d10a      	bne.n	80049d6 <xPortStartScheduler+0x26>
	__asm volatile
 80049c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c4:	f383 8811 	msr	BASEPRI, r3
 80049c8:	f3bf 8f6f 	isb	sy
 80049cc:	f3bf 8f4f 	dsb	sy
 80049d0:	613b      	str	r3, [r7, #16]
}
 80049d2:	bf00      	nop
 80049d4:	e7fe      	b.n	80049d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049d6:	4b3e      	ldr	r3, [pc, #248]	; (8004ad0 <xPortStartScheduler+0x120>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a3f      	ldr	r2, [pc, #252]	; (8004ad8 <xPortStartScheduler+0x128>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d10a      	bne.n	80049f6 <xPortStartScheduler+0x46>
	__asm volatile
 80049e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e4:	f383 8811 	msr	BASEPRI, r3
 80049e8:	f3bf 8f6f 	isb	sy
 80049ec:	f3bf 8f4f 	dsb	sy
 80049f0:	60fb      	str	r3, [r7, #12]
}
 80049f2:	bf00      	nop
 80049f4:	e7fe      	b.n	80049f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80049f6:	4b39      	ldr	r3, [pc, #228]	; (8004adc <xPortStartScheduler+0x12c>)
 80049f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	22ff      	movs	r2, #255	; 0xff
 8004a06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	4b31      	ldr	r3, [pc, #196]	; (8004ae0 <xPortStartScheduler+0x130>)
 8004a1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a1e:	4b31      	ldr	r3, [pc, #196]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a20:	2207      	movs	r2, #7
 8004a22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a24:	e009      	b.n	8004a3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004a26:	4b2f      	ldr	r3, [pc, #188]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	4a2d      	ldr	r2, [pc, #180]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a30:	78fb      	ldrb	r3, [r7, #3]
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a3a:	78fb      	ldrb	r3, [r7, #3]
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a42:	2b80      	cmp	r3, #128	; 0x80
 8004a44:	d0ef      	beq.n	8004a26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a46:	4b27      	ldr	r3, [pc, #156]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f1c3 0307 	rsb	r3, r3, #7
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	d00a      	beq.n	8004a68 <xPortStartScheduler+0xb8>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	60bb      	str	r3, [r7, #8]
}
 8004a64:	bf00      	nop
 8004a66:	e7fe      	b.n	8004a66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a68:	4b1e      	ldr	r3, [pc, #120]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	021b      	lsls	r3, r3, #8
 8004a6e:	4a1d      	ldr	r2, [pc, #116]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a72:	4b1c      	ldr	r3, [pc, #112]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a7a:	4a1a      	ldr	r2, [pc, #104]	; (8004ae4 <xPortStartScheduler+0x134>)
 8004a7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	b2da      	uxtb	r2, r3
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a86:	4b18      	ldr	r3, [pc, #96]	; (8004ae8 <xPortStartScheduler+0x138>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a17      	ldr	r2, [pc, #92]	; (8004ae8 <xPortStartScheduler+0x138>)
 8004a8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a92:	4b15      	ldr	r3, [pc, #84]	; (8004ae8 <xPortStartScheduler+0x138>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a14      	ldr	r2, [pc, #80]	; (8004ae8 <xPortStartScheduler+0x138>)
 8004a98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004a9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004a9e:	f000 f8dd 	bl	8004c5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004aa2:	4b12      	ldr	r3, [pc, #72]	; (8004aec <xPortStartScheduler+0x13c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004aa8:	f000 f8fc 	bl	8004ca4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004aac:	4b10      	ldr	r3, [pc, #64]	; (8004af0 <xPortStartScheduler+0x140>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a0f      	ldr	r2, [pc, #60]	; (8004af0 <xPortStartScheduler+0x140>)
 8004ab2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ab6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ab8:	f7ff ff66 	bl	8004988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004abc:	f7ff f852 	bl	8003b64 <vTaskSwitchContext>
	prvTaskExitError();
 8004ac0:	f7ff ff1e 	bl	8004900 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	e000ed00 	.word	0xe000ed00
 8004ad4:	410fc271 	.word	0x410fc271
 8004ad8:	410fc270 	.word	0x410fc270
 8004adc:	e000e400 	.word	0xe000e400
 8004ae0:	20000e40 	.word	0x20000e40
 8004ae4:	20000e44 	.word	0x20000e44
 8004ae8:	e000ed20 	.word	0xe000ed20
 8004aec:	2000000c 	.word	0x2000000c
 8004af0:	e000ef34 	.word	0xe000ef34

08004af4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	607b      	str	r3, [r7, #4]
}
 8004b0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b0e:	4b0f      	ldr	r3, [pc, #60]	; (8004b4c <vPortEnterCritical+0x58>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	3301      	adds	r3, #1
 8004b14:	4a0d      	ldr	r2, [pc, #52]	; (8004b4c <vPortEnterCritical+0x58>)
 8004b16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b18:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <vPortEnterCritical+0x58>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d10f      	bne.n	8004b40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b20:	4b0b      	ldr	r3, [pc, #44]	; (8004b50 <vPortEnterCritical+0x5c>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <vPortEnterCritical+0x4c>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	603b      	str	r3, [r7, #0]
}
 8004b3c:	bf00      	nop
 8004b3e:	e7fe      	b.n	8004b3e <vPortEnterCritical+0x4a>
	}
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr
 8004b4c:	2000000c 	.word	0x2000000c
 8004b50:	e000ed04 	.word	0xe000ed04

08004b54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b5a:	4b12      	ldr	r3, [pc, #72]	; (8004ba4 <vPortExitCritical+0x50>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10a      	bne.n	8004b78 <vPortExitCritical+0x24>
	__asm volatile
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	607b      	str	r3, [r7, #4]
}
 8004b74:	bf00      	nop
 8004b76:	e7fe      	b.n	8004b76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b78:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <vPortExitCritical+0x50>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	4a09      	ldr	r2, [pc, #36]	; (8004ba4 <vPortExitCritical+0x50>)
 8004b80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b82:	4b08      	ldr	r3, [pc, #32]	; (8004ba4 <vPortExitCritical+0x50>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d105      	bne.n	8004b96 <vPortExitCritical+0x42>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	f383 8811 	msr	BASEPRI, r3
}
 8004b94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004b96:	bf00      	nop
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	2000000c 	.word	0x2000000c
	...

08004bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004bb0:	f3ef 8009 	mrs	r0, PSP
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	4b15      	ldr	r3, [pc, #84]	; (8004c10 <pxCurrentTCBConst>)
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	f01e 0f10 	tst.w	lr, #16
 8004bc0:	bf08      	it	eq
 8004bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bca:	6010      	str	r0, [r2, #0]
 8004bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004bd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004bd4:	f380 8811 	msr	BASEPRI, r0
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f7fe ffc0 	bl	8003b64 <vTaskSwitchContext>
 8004be4:	f04f 0000 	mov.w	r0, #0
 8004be8:	f380 8811 	msr	BASEPRI, r0
 8004bec:	bc09      	pop	{r0, r3}
 8004bee:	6819      	ldr	r1, [r3, #0]
 8004bf0:	6808      	ldr	r0, [r1, #0]
 8004bf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf6:	f01e 0f10 	tst.w	lr, #16
 8004bfa:	bf08      	it	eq
 8004bfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c00:	f380 8809 	msr	PSP, r0
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	f3af 8000 	nop.w

08004c10 <pxCurrentTCBConst>:
 8004c10:	20000814 	.word	0x20000814
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop

08004c18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	607b      	str	r3, [r7, #4]
}
 8004c30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c32:	f7fe fedd 	bl	80039f0 <xTaskIncrementTick>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c3c:	4b06      	ldr	r3, [pc, #24]	; (8004c58 <xPortSysTickHandler+0x40>)
 8004c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	2300      	movs	r3, #0
 8004c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	f383 8811 	msr	BASEPRI, r3
}
 8004c4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c50:	bf00      	nop
 8004c52:	3708      	adds	r7, #8
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	e000ed04 	.word	0xe000ed04

08004c5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <vPortSetupTimerInterrupt+0x34>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c66:	4b0b      	ldr	r3, [pc, #44]	; (8004c94 <vPortSetupTimerInterrupt+0x38>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c6c:	4b0a      	ldr	r3, [pc, #40]	; (8004c98 <vPortSetupTimerInterrupt+0x3c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a0a      	ldr	r2, [pc, #40]	; (8004c9c <vPortSetupTimerInterrupt+0x40>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	099b      	lsrs	r3, r3, #6
 8004c78:	4a09      	ldr	r2, [pc, #36]	; (8004ca0 <vPortSetupTimerInterrupt+0x44>)
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c7e:	4b04      	ldr	r3, [pc, #16]	; (8004c90 <vPortSetupTimerInterrupt+0x34>)
 8004c80:	2207      	movs	r2, #7
 8004c82:	601a      	str	r2, [r3, #0]
}
 8004c84:	bf00      	nop
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	e000e010 	.word	0xe000e010
 8004c94:	e000e018 	.word	0xe000e018
 8004c98:	20000000 	.word	0x20000000
 8004c9c:	10624dd3 	.word	0x10624dd3
 8004ca0:	e000e014 	.word	0xe000e014

08004ca4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ca4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004cb4 <vPortEnableVFP+0x10>
 8004ca8:	6801      	ldr	r1, [r0, #0]
 8004caa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cae:	6001      	str	r1, [r0, #0]
 8004cb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cb2:	bf00      	nop
 8004cb4:	e000ed88 	.word	0xe000ed88

08004cb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cbe:	f3ef 8305 	mrs	r3, IPSR
 8004cc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2b0f      	cmp	r3, #15
 8004cc8:	d914      	bls.n	8004cf4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cca:	4a17      	ldr	r2, [pc, #92]	; (8004d28 <vPortValidateInterruptPriority+0x70>)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	4413      	add	r3, r2
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004cd4:	4b15      	ldr	r3, [pc, #84]	; (8004d2c <vPortValidateInterruptPriority+0x74>)
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	7afa      	ldrb	r2, [r7, #11]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d20a      	bcs.n	8004cf4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	607b      	str	r3, [r7, #4]
}
 8004cf0:	bf00      	nop
 8004cf2:	e7fe      	b.n	8004cf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004cf4:	4b0e      	ldr	r3, [pc, #56]	; (8004d30 <vPortValidateInterruptPriority+0x78>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004cfc:	4b0d      	ldr	r3, [pc, #52]	; (8004d34 <vPortValidateInterruptPriority+0x7c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d90a      	bls.n	8004d1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d08:	f383 8811 	msr	BASEPRI, r3
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	603b      	str	r3, [r7, #0]
}
 8004d16:	bf00      	nop
 8004d18:	e7fe      	b.n	8004d18 <vPortValidateInterruptPriority+0x60>
	}
 8004d1a:	bf00      	nop
 8004d1c:	3714      	adds	r7, #20
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	e000e3f0 	.word	0xe000e3f0
 8004d2c:	20000e40 	.word	0x20000e40
 8004d30:	e000ed0c 	.word	0xe000ed0c
 8004d34:	20000e44 	.word	0x20000e44

08004d38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b08a      	sub	sp, #40	; 0x28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d44:	f7fe fd98 	bl	8003878 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d48:	4b5b      	ldr	r3, [pc, #364]	; (8004eb8 <pvPortMalloc+0x180>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d101      	bne.n	8004d54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d50:	f000 f920 	bl	8004f94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d54:	4b59      	ldr	r3, [pc, #356]	; (8004ebc <pvPortMalloc+0x184>)
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f040 8093 	bne.w	8004e88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d01d      	beq.n	8004da4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004d68:	2208      	movs	r2, #8
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d014      	beq.n	8004da4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f023 0307 	bic.w	r3, r3, #7
 8004d80:	3308      	adds	r3, #8
 8004d82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <pvPortMalloc+0x6c>
	__asm volatile
 8004d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d92:	f383 8811 	msr	BASEPRI, r3
 8004d96:	f3bf 8f6f 	isb	sy
 8004d9a:	f3bf 8f4f 	dsb	sy
 8004d9e:	617b      	str	r3, [r7, #20]
}
 8004da0:	bf00      	nop
 8004da2:	e7fe      	b.n	8004da2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d06e      	beq.n	8004e88 <pvPortMalloc+0x150>
 8004daa:	4b45      	ldr	r3, [pc, #276]	; (8004ec0 <pvPortMalloc+0x188>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d869      	bhi.n	8004e88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004db4:	4b43      	ldr	r3, [pc, #268]	; (8004ec4 <pvPortMalloc+0x18c>)
 8004db6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004db8:	4b42      	ldr	r3, [pc, #264]	; (8004ec4 <pvPortMalloc+0x18c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dbe:	e004      	b.n	8004dca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d903      	bls.n	8004ddc <pvPortMalloc+0xa4>
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1f1      	bne.n	8004dc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ddc:	4b36      	ldr	r3, [pc, #216]	; (8004eb8 <pvPortMalloc+0x180>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d050      	beq.n	8004e88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2208      	movs	r2, #8
 8004dec:	4413      	add	r3, r2
 8004dee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	6a3b      	ldr	r3, [r7, #32]
 8004df6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	1ad2      	subs	r2, r2, r3
 8004e00:	2308      	movs	r3, #8
 8004e02:	005b      	lsls	r3, r3, #1
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d91f      	bls.n	8004e48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	f003 0307 	and.w	r3, r3, #7
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00a      	beq.n	8004e30 <pvPortMalloc+0xf8>
	__asm volatile
 8004e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1e:	f383 8811 	msr	BASEPRI, r3
 8004e22:	f3bf 8f6f 	isb	sy
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	613b      	str	r3, [r7, #16]
}
 8004e2c:	bf00      	nop
 8004e2e:	e7fe      	b.n	8004e2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	1ad2      	subs	r2, r2, r3
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e42:	69b8      	ldr	r0, [r7, #24]
 8004e44:	f000 f908 	bl	8005058 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e48:	4b1d      	ldr	r3, [pc, #116]	; (8004ec0 <pvPortMalloc+0x188>)
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	4a1b      	ldr	r2, [pc, #108]	; (8004ec0 <pvPortMalloc+0x188>)
 8004e54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e56:	4b1a      	ldr	r3, [pc, #104]	; (8004ec0 <pvPortMalloc+0x188>)
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	4b1b      	ldr	r3, [pc, #108]	; (8004ec8 <pvPortMalloc+0x190>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d203      	bcs.n	8004e6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e62:	4b17      	ldr	r3, [pc, #92]	; (8004ec0 <pvPortMalloc+0x188>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a18      	ldr	r2, [pc, #96]	; (8004ec8 <pvPortMalloc+0x190>)
 8004e68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	4b13      	ldr	r3, [pc, #76]	; (8004ebc <pvPortMalloc+0x184>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	431a      	orrs	r2, r3
 8004e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e7e:	4b13      	ldr	r3, [pc, #76]	; (8004ecc <pvPortMalloc+0x194>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3301      	adds	r3, #1
 8004e84:	4a11      	ldr	r2, [pc, #68]	; (8004ecc <pvPortMalloc+0x194>)
 8004e86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e88:	f7fe fd04 	bl	8003894 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	f003 0307 	and.w	r3, r3, #7
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00a      	beq.n	8004eac <pvPortMalloc+0x174>
	__asm volatile
 8004e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9a:	f383 8811 	msr	BASEPRI, r3
 8004e9e:	f3bf 8f6f 	isb	sy
 8004ea2:	f3bf 8f4f 	dsb	sy
 8004ea6:	60fb      	str	r3, [r7, #12]
}
 8004ea8:	bf00      	nop
 8004eaa:	e7fe      	b.n	8004eaa <pvPortMalloc+0x172>
	return pvReturn;
 8004eac:	69fb      	ldr	r3, [r7, #28]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3728      	adds	r7, #40	; 0x28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	20004a50 	.word	0x20004a50
 8004ebc:	20004a64 	.word	0x20004a64
 8004ec0:	20004a54 	.word	0x20004a54
 8004ec4:	20004a48 	.word	0x20004a48
 8004ec8:	20004a58 	.word	0x20004a58
 8004ecc:	20004a5c 	.word	0x20004a5c

08004ed0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d04d      	beq.n	8004f7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ee2:	2308      	movs	r3, #8
 8004ee4:	425b      	negs	r3, r3
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	4413      	add	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	685a      	ldr	r2, [r3, #4]
 8004ef4:	4b24      	ldr	r3, [pc, #144]	; (8004f88 <vPortFree+0xb8>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4013      	ands	r3, r2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d10a      	bne.n	8004f14 <vPortFree+0x44>
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	60fb      	str	r3, [r7, #12]
}
 8004f10:	bf00      	nop
 8004f12:	e7fe      	b.n	8004f12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <vPortFree+0x62>
	__asm volatile
 8004f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f20:	f383 8811 	msr	BASEPRI, r3
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	60bb      	str	r3, [r7, #8]
}
 8004f2e:	bf00      	nop
 8004f30:	e7fe      	b.n	8004f30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	4b14      	ldr	r3, [pc, #80]	; (8004f88 <vPortFree+0xb8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d01e      	beq.n	8004f7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d11a      	bne.n	8004f7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	4b0e      	ldr	r3, [pc, #56]	; (8004f88 <vPortFree+0xb8>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	43db      	mvns	r3, r3
 8004f52:	401a      	ands	r2, r3
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f58:	f7fe fc8e 	bl	8003878 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	4b0a      	ldr	r3, [pc, #40]	; (8004f8c <vPortFree+0xbc>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4413      	add	r3, r2
 8004f66:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <vPortFree+0xbc>)
 8004f68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f6a:	6938      	ldr	r0, [r7, #16]
 8004f6c:	f000 f874 	bl	8005058 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f70:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <vPortFree+0xc0>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3301      	adds	r3, #1
 8004f76:	4a06      	ldr	r2, [pc, #24]	; (8004f90 <vPortFree+0xc0>)
 8004f78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f7a:	f7fe fc8b 	bl	8003894 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f7e:	bf00      	nop
 8004f80:	3718      	adds	r7, #24
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20004a64 	.word	0x20004a64
 8004f8c:	20004a54 	.word	0x20004a54
 8004f90:	20004a60 	.word	0x20004a60

08004f94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004f9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004fa0:	4b27      	ldr	r3, [pc, #156]	; (8005040 <prvHeapInit+0xac>)
 8004fa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00c      	beq.n	8004fc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	3307      	adds	r3, #7
 8004fb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0307 	bic.w	r3, r3, #7
 8004fba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	4a1f      	ldr	r2, [pc, #124]	; (8005040 <prvHeapInit+0xac>)
 8004fc4:	4413      	add	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fcc:	4a1d      	ldr	r2, [pc, #116]	; (8005044 <prvHeapInit+0xb0>)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fd2:	4b1c      	ldr	r3, [pc, #112]	; (8005044 <prvHeapInit+0xb0>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	4413      	add	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fe0:	2208      	movs	r2, #8
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	1a9b      	subs	r3, r3, r2
 8004fe6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f023 0307 	bic.w	r3, r3, #7
 8004fee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	4a15      	ldr	r2, [pc, #84]	; (8005048 <prvHeapInit+0xb4>)
 8004ff4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ff6:	4b14      	ldr	r3, [pc, #80]	; (8005048 <prvHeapInit+0xb4>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004ffe:	4b12      	ldr	r3, [pc, #72]	; (8005048 <prvHeapInit+0xb4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	1ad2      	subs	r2, r2, r3
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005014:	4b0c      	ldr	r3, [pc, #48]	; (8005048 <prvHeapInit+0xb4>)
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	4a0a      	ldr	r2, [pc, #40]	; (800504c <prvHeapInit+0xb8>)
 8005022:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	4a09      	ldr	r2, [pc, #36]	; (8005050 <prvHeapInit+0xbc>)
 800502a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800502c:	4b09      	ldr	r3, [pc, #36]	; (8005054 <prvHeapInit+0xc0>)
 800502e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005032:	601a      	str	r2, [r3, #0]
}
 8005034:	bf00      	nop
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr
 8005040:	20000e48 	.word	0x20000e48
 8005044:	20004a48 	.word	0x20004a48
 8005048:	20004a50 	.word	0x20004a50
 800504c:	20004a58 	.word	0x20004a58
 8005050:	20004a54 	.word	0x20004a54
 8005054:	20004a64 	.word	0x20004a64

08005058 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005060:	4b28      	ldr	r3, [pc, #160]	; (8005104 <prvInsertBlockIntoFreeList+0xac>)
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	e002      	b.n	800506c <prvInsertBlockIntoFreeList+0x14>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	429a      	cmp	r2, r3
 8005074:	d8f7      	bhi.n	8005066 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	4413      	add	r3, r2
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	429a      	cmp	r2, r3
 8005086:	d108      	bne.n	800509a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	441a      	add	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	441a      	add	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d118      	bne.n	80050e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	4b15      	ldr	r3, [pc, #84]	; (8005108 <prvInsertBlockIntoFreeList+0xb0>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d00d      	beq.n	80050d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	441a      	add	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	e008      	b.n	80050e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050d6:	4b0c      	ldr	r3, [pc, #48]	; (8005108 <prvInsertBlockIntoFreeList+0xb0>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	e003      	b.n	80050e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d002      	beq.n	80050f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050f6:	bf00      	nop
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	20004a48 	.word	0x20004a48
 8005108:	20004a50 	.word	0x20004a50

0800510c <std>:
 800510c:	2300      	movs	r3, #0
 800510e:	b510      	push	{r4, lr}
 8005110:	4604      	mov	r4, r0
 8005112:	e9c0 3300 	strd	r3, r3, [r0]
 8005116:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800511a:	6083      	str	r3, [r0, #8]
 800511c:	8181      	strh	r1, [r0, #12]
 800511e:	6643      	str	r3, [r0, #100]	; 0x64
 8005120:	81c2      	strh	r2, [r0, #14]
 8005122:	6183      	str	r3, [r0, #24]
 8005124:	4619      	mov	r1, r3
 8005126:	2208      	movs	r2, #8
 8005128:	305c      	adds	r0, #92	; 0x5c
 800512a:	f000 f8c3 	bl	80052b4 <memset>
 800512e:	4b0d      	ldr	r3, [pc, #52]	; (8005164 <std+0x58>)
 8005130:	6263      	str	r3, [r4, #36]	; 0x24
 8005132:	4b0d      	ldr	r3, [pc, #52]	; (8005168 <std+0x5c>)
 8005134:	62a3      	str	r3, [r4, #40]	; 0x28
 8005136:	4b0d      	ldr	r3, [pc, #52]	; (800516c <std+0x60>)
 8005138:	62e3      	str	r3, [r4, #44]	; 0x2c
 800513a:	4b0d      	ldr	r3, [pc, #52]	; (8005170 <std+0x64>)
 800513c:	6323      	str	r3, [r4, #48]	; 0x30
 800513e:	4b0d      	ldr	r3, [pc, #52]	; (8005174 <std+0x68>)
 8005140:	6224      	str	r4, [r4, #32]
 8005142:	429c      	cmp	r4, r3
 8005144:	d006      	beq.n	8005154 <std+0x48>
 8005146:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800514a:	4294      	cmp	r4, r2
 800514c:	d002      	beq.n	8005154 <std+0x48>
 800514e:	33d0      	adds	r3, #208	; 0xd0
 8005150:	429c      	cmp	r4, r3
 8005152:	d105      	bne.n	8005160 <std+0x54>
 8005154:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800515c:	f000 b8dc 	b.w	8005318 <__retarget_lock_init_recursive>
 8005160:	bd10      	pop	{r4, pc}
 8005162:	bf00      	nop
 8005164:	08005b95 	.word	0x08005b95
 8005168:	08005bb7 	.word	0x08005bb7
 800516c:	08005bef 	.word	0x08005bef
 8005170:	08005c13 	.word	0x08005c13
 8005174:	20004a68 	.word	0x20004a68

08005178 <stdio_exit_handler>:
 8005178:	4a02      	ldr	r2, [pc, #8]	; (8005184 <stdio_exit_handler+0xc>)
 800517a:	4903      	ldr	r1, [pc, #12]	; (8005188 <stdio_exit_handler+0x10>)
 800517c:	4803      	ldr	r0, [pc, #12]	; (800518c <stdio_exit_handler+0x14>)
 800517e:	f000 b869 	b.w	8005254 <_fwalk_sglue>
 8005182:	bf00      	nop
 8005184:	20000010 	.word	0x20000010
 8005188:	08005b2d 	.word	0x08005b2d
 800518c:	2000001c 	.word	0x2000001c

08005190 <cleanup_stdio>:
 8005190:	6841      	ldr	r1, [r0, #4]
 8005192:	4b0c      	ldr	r3, [pc, #48]	; (80051c4 <cleanup_stdio+0x34>)
 8005194:	4299      	cmp	r1, r3
 8005196:	b510      	push	{r4, lr}
 8005198:	4604      	mov	r4, r0
 800519a:	d001      	beq.n	80051a0 <cleanup_stdio+0x10>
 800519c:	f000 fcc6 	bl	8005b2c <_fflush_r>
 80051a0:	68a1      	ldr	r1, [r4, #8]
 80051a2:	4b09      	ldr	r3, [pc, #36]	; (80051c8 <cleanup_stdio+0x38>)
 80051a4:	4299      	cmp	r1, r3
 80051a6:	d002      	beq.n	80051ae <cleanup_stdio+0x1e>
 80051a8:	4620      	mov	r0, r4
 80051aa:	f000 fcbf 	bl	8005b2c <_fflush_r>
 80051ae:	68e1      	ldr	r1, [r4, #12]
 80051b0:	4b06      	ldr	r3, [pc, #24]	; (80051cc <cleanup_stdio+0x3c>)
 80051b2:	4299      	cmp	r1, r3
 80051b4:	d004      	beq.n	80051c0 <cleanup_stdio+0x30>
 80051b6:	4620      	mov	r0, r4
 80051b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051bc:	f000 bcb6 	b.w	8005b2c <_fflush_r>
 80051c0:	bd10      	pop	{r4, pc}
 80051c2:	bf00      	nop
 80051c4:	20004a68 	.word	0x20004a68
 80051c8:	20004ad0 	.word	0x20004ad0
 80051cc:	20004b38 	.word	0x20004b38

080051d0 <global_stdio_init.part.0>:
 80051d0:	b510      	push	{r4, lr}
 80051d2:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <global_stdio_init.part.0+0x30>)
 80051d4:	4c0b      	ldr	r4, [pc, #44]	; (8005204 <global_stdio_init.part.0+0x34>)
 80051d6:	4a0c      	ldr	r2, [pc, #48]	; (8005208 <global_stdio_init.part.0+0x38>)
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	4620      	mov	r0, r4
 80051dc:	2200      	movs	r2, #0
 80051de:	2104      	movs	r1, #4
 80051e0:	f7ff ff94 	bl	800510c <std>
 80051e4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80051e8:	2201      	movs	r2, #1
 80051ea:	2109      	movs	r1, #9
 80051ec:	f7ff ff8e 	bl	800510c <std>
 80051f0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80051f4:	2202      	movs	r2, #2
 80051f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051fa:	2112      	movs	r1, #18
 80051fc:	f7ff bf86 	b.w	800510c <std>
 8005200:	20004ba0 	.word	0x20004ba0
 8005204:	20004a68 	.word	0x20004a68
 8005208:	08005179 	.word	0x08005179

0800520c <__sfp_lock_acquire>:
 800520c:	4801      	ldr	r0, [pc, #4]	; (8005214 <__sfp_lock_acquire+0x8>)
 800520e:	f000 b884 	b.w	800531a <__retarget_lock_acquire_recursive>
 8005212:	bf00      	nop
 8005214:	20004ba5 	.word	0x20004ba5

08005218 <__sfp_lock_release>:
 8005218:	4801      	ldr	r0, [pc, #4]	; (8005220 <__sfp_lock_release+0x8>)
 800521a:	f000 b87f 	b.w	800531c <__retarget_lock_release_recursive>
 800521e:	bf00      	nop
 8005220:	20004ba5 	.word	0x20004ba5

08005224 <__sinit>:
 8005224:	b510      	push	{r4, lr}
 8005226:	4604      	mov	r4, r0
 8005228:	f7ff fff0 	bl	800520c <__sfp_lock_acquire>
 800522c:	6a23      	ldr	r3, [r4, #32]
 800522e:	b11b      	cbz	r3, 8005238 <__sinit+0x14>
 8005230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005234:	f7ff bff0 	b.w	8005218 <__sfp_lock_release>
 8005238:	4b04      	ldr	r3, [pc, #16]	; (800524c <__sinit+0x28>)
 800523a:	6223      	str	r3, [r4, #32]
 800523c:	4b04      	ldr	r3, [pc, #16]	; (8005250 <__sinit+0x2c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1f5      	bne.n	8005230 <__sinit+0xc>
 8005244:	f7ff ffc4 	bl	80051d0 <global_stdio_init.part.0>
 8005248:	e7f2      	b.n	8005230 <__sinit+0xc>
 800524a:	bf00      	nop
 800524c:	08005191 	.word	0x08005191
 8005250:	20004ba0 	.word	0x20004ba0

08005254 <_fwalk_sglue>:
 8005254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005258:	4607      	mov	r7, r0
 800525a:	4688      	mov	r8, r1
 800525c:	4614      	mov	r4, r2
 800525e:	2600      	movs	r6, #0
 8005260:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005264:	f1b9 0901 	subs.w	r9, r9, #1
 8005268:	d505      	bpl.n	8005276 <_fwalk_sglue+0x22>
 800526a:	6824      	ldr	r4, [r4, #0]
 800526c:	2c00      	cmp	r4, #0
 800526e:	d1f7      	bne.n	8005260 <_fwalk_sglue+0xc>
 8005270:	4630      	mov	r0, r6
 8005272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005276:	89ab      	ldrh	r3, [r5, #12]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d907      	bls.n	800528c <_fwalk_sglue+0x38>
 800527c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005280:	3301      	adds	r3, #1
 8005282:	d003      	beq.n	800528c <_fwalk_sglue+0x38>
 8005284:	4629      	mov	r1, r5
 8005286:	4638      	mov	r0, r7
 8005288:	47c0      	blx	r8
 800528a:	4306      	orrs	r6, r0
 800528c:	3568      	adds	r5, #104	; 0x68
 800528e:	e7e9      	b.n	8005264 <_fwalk_sglue+0x10>

08005290 <iprintf>:
 8005290:	b40f      	push	{r0, r1, r2, r3}
 8005292:	b507      	push	{r0, r1, r2, lr}
 8005294:	4906      	ldr	r1, [pc, #24]	; (80052b0 <iprintf+0x20>)
 8005296:	ab04      	add	r3, sp, #16
 8005298:	6808      	ldr	r0, [r1, #0]
 800529a:	f853 2b04 	ldr.w	r2, [r3], #4
 800529e:	6881      	ldr	r1, [r0, #8]
 80052a0:	9301      	str	r3, [sp, #4]
 80052a2:	f000 f873 	bl	800538c <_vfiprintf_r>
 80052a6:	b003      	add	sp, #12
 80052a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80052ac:	b004      	add	sp, #16
 80052ae:	4770      	bx	lr
 80052b0:	20000068 	.word	0x20000068

080052b4 <memset>:
 80052b4:	4402      	add	r2, r0
 80052b6:	4603      	mov	r3, r0
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d100      	bne.n	80052be <memset+0xa>
 80052bc:	4770      	bx	lr
 80052be:	f803 1b01 	strb.w	r1, [r3], #1
 80052c2:	e7f9      	b.n	80052b8 <memset+0x4>

080052c4 <__errno>:
 80052c4:	4b01      	ldr	r3, [pc, #4]	; (80052cc <__errno+0x8>)
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	20000068 	.word	0x20000068

080052d0 <__libc_init_array>:
 80052d0:	b570      	push	{r4, r5, r6, lr}
 80052d2:	4d0d      	ldr	r5, [pc, #52]	; (8005308 <__libc_init_array+0x38>)
 80052d4:	4c0d      	ldr	r4, [pc, #52]	; (800530c <__libc_init_array+0x3c>)
 80052d6:	1b64      	subs	r4, r4, r5
 80052d8:	10a4      	asrs	r4, r4, #2
 80052da:	2600      	movs	r6, #0
 80052dc:	42a6      	cmp	r6, r4
 80052de:	d109      	bne.n	80052f4 <__libc_init_array+0x24>
 80052e0:	4d0b      	ldr	r5, [pc, #44]	; (8005310 <__libc_init_array+0x40>)
 80052e2:	4c0c      	ldr	r4, [pc, #48]	; (8005314 <__libc_init_array+0x44>)
 80052e4:	f000 fe54 	bl	8005f90 <_init>
 80052e8:	1b64      	subs	r4, r4, r5
 80052ea:	10a4      	asrs	r4, r4, #2
 80052ec:	2600      	movs	r6, #0
 80052ee:	42a6      	cmp	r6, r4
 80052f0:	d105      	bne.n	80052fe <__libc_init_array+0x2e>
 80052f2:	bd70      	pop	{r4, r5, r6, pc}
 80052f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052f8:	4798      	blx	r3
 80052fa:	3601      	adds	r6, #1
 80052fc:	e7ee      	b.n	80052dc <__libc_init_array+0xc>
 80052fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005302:	4798      	blx	r3
 8005304:	3601      	adds	r6, #1
 8005306:	e7f2      	b.n	80052ee <__libc_init_array+0x1e>
 8005308:	08006060 	.word	0x08006060
 800530c:	08006060 	.word	0x08006060
 8005310:	08006060 	.word	0x08006060
 8005314:	08006064 	.word	0x08006064

08005318 <__retarget_lock_init_recursive>:
 8005318:	4770      	bx	lr

0800531a <__retarget_lock_acquire_recursive>:
 800531a:	4770      	bx	lr

0800531c <__retarget_lock_release_recursive>:
 800531c:	4770      	bx	lr

0800531e <memcpy>:
 800531e:	440a      	add	r2, r1
 8005320:	4291      	cmp	r1, r2
 8005322:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005326:	d100      	bne.n	800532a <memcpy+0xc>
 8005328:	4770      	bx	lr
 800532a:	b510      	push	{r4, lr}
 800532c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005330:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005334:	4291      	cmp	r1, r2
 8005336:	d1f9      	bne.n	800532c <memcpy+0xe>
 8005338:	bd10      	pop	{r4, pc}

0800533a <__sfputc_r>:
 800533a:	6893      	ldr	r3, [r2, #8]
 800533c:	3b01      	subs	r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	b410      	push	{r4}
 8005342:	6093      	str	r3, [r2, #8]
 8005344:	da08      	bge.n	8005358 <__sfputc_r+0x1e>
 8005346:	6994      	ldr	r4, [r2, #24]
 8005348:	42a3      	cmp	r3, r4
 800534a:	db01      	blt.n	8005350 <__sfputc_r+0x16>
 800534c:	290a      	cmp	r1, #10
 800534e:	d103      	bne.n	8005358 <__sfputc_r+0x1e>
 8005350:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005354:	f000 bc61 	b.w	8005c1a <__swbuf_r>
 8005358:	6813      	ldr	r3, [r2, #0]
 800535a:	1c58      	adds	r0, r3, #1
 800535c:	6010      	str	r0, [r2, #0]
 800535e:	7019      	strb	r1, [r3, #0]
 8005360:	4608      	mov	r0, r1
 8005362:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005366:	4770      	bx	lr

08005368 <__sfputs_r>:
 8005368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536a:	4606      	mov	r6, r0
 800536c:	460f      	mov	r7, r1
 800536e:	4614      	mov	r4, r2
 8005370:	18d5      	adds	r5, r2, r3
 8005372:	42ac      	cmp	r4, r5
 8005374:	d101      	bne.n	800537a <__sfputs_r+0x12>
 8005376:	2000      	movs	r0, #0
 8005378:	e007      	b.n	800538a <__sfputs_r+0x22>
 800537a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800537e:	463a      	mov	r2, r7
 8005380:	4630      	mov	r0, r6
 8005382:	f7ff ffda 	bl	800533a <__sfputc_r>
 8005386:	1c43      	adds	r3, r0, #1
 8005388:	d1f3      	bne.n	8005372 <__sfputs_r+0xa>
 800538a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800538c <_vfiprintf_r>:
 800538c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005390:	460d      	mov	r5, r1
 8005392:	b09d      	sub	sp, #116	; 0x74
 8005394:	4614      	mov	r4, r2
 8005396:	4698      	mov	r8, r3
 8005398:	4606      	mov	r6, r0
 800539a:	b118      	cbz	r0, 80053a4 <_vfiprintf_r+0x18>
 800539c:	6a03      	ldr	r3, [r0, #32]
 800539e:	b90b      	cbnz	r3, 80053a4 <_vfiprintf_r+0x18>
 80053a0:	f7ff ff40 	bl	8005224 <__sinit>
 80053a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053a6:	07d9      	lsls	r1, r3, #31
 80053a8:	d405      	bmi.n	80053b6 <_vfiprintf_r+0x2a>
 80053aa:	89ab      	ldrh	r3, [r5, #12]
 80053ac:	059a      	lsls	r2, r3, #22
 80053ae:	d402      	bmi.n	80053b6 <_vfiprintf_r+0x2a>
 80053b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053b2:	f7ff ffb2 	bl	800531a <__retarget_lock_acquire_recursive>
 80053b6:	89ab      	ldrh	r3, [r5, #12]
 80053b8:	071b      	lsls	r3, r3, #28
 80053ba:	d501      	bpl.n	80053c0 <_vfiprintf_r+0x34>
 80053bc:	692b      	ldr	r3, [r5, #16]
 80053be:	b99b      	cbnz	r3, 80053e8 <_vfiprintf_r+0x5c>
 80053c0:	4629      	mov	r1, r5
 80053c2:	4630      	mov	r0, r6
 80053c4:	f000 fc66 	bl	8005c94 <__swsetup_r>
 80053c8:	b170      	cbz	r0, 80053e8 <_vfiprintf_r+0x5c>
 80053ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053cc:	07dc      	lsls	r4, r3, #31
 80053ce:	d504      	bpl.n	80053da <_vfiprintf_r+0x4e>
 80053d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053d4:	b01d      	add	sp, #116	; 0x74
 80053d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053da:	89ab      	ldrh	r3, [r5, #12]
 80053dc:	0598      	lsls	r0, r3, #22
 80053de:	d4f7      	bmi.n	80053d0 <_vfiprintf_r+0x44>
 80053e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053e2:	f7ff ff9b 	bl	800531c <__retarget_lock_release_recursive>
 80053e6:	e7f3      	b.n	80053d0 <_vfiprintf_r+0x44>
 80053e8:	2300      	movs	r3, #0
 80053ea:	9309      	str	r3, [sp, #36]	; 0x24
 80053ec:	2320      	movs	r3, #32
 80053ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80053f6:	2330      	movs	r3, #48	; 0x30
 80053f8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80055ac <_vfiprintf_r+0x220>
 80053fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005400:	f04f 0901 	mov.w	r9, #1
 8005404:	4623      	mov	r3, r4
 8005406:	469a      	mov	sl, r3
 8005408:	f813 2b01 	ldrb.w	r2, [r3], #1
 800540c:	b10a      	cbz	r2, 8005412 <_vfiprintf_r+0x86>
 800540e:	2a25      	cmp	r2, #37	; 0x25
 8005410:	d1f9      	bne.n	8005406 <_vfiprintf_r+0x7a>
 8005412:	ebba 0b04 	subs.w	fp, sl, r4
 8005416:	d00b      	beq.n	8005430 <_vfiprintf_r+0xa4>
 8005418:	465b      	mov	r3, fp
 800541a:	4622      	mov	r2, r4
 800541c:	4629      	mov	r1, r5
 800541e:	4630      	mov	r0, r6
 8005420:	f7ff ffa2 	bl	8005368 <__sfputs_r>
 8005424:	3001      	adds	r0, #1
 8005426:	f000 80a9 	beq.w	800557c <_vfiprintf_r+0x1f0>
 800542a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800542c:	445a      	add	r2, fp
 800542e:	9209      	str	r2, [sp, #36]	; 0x24
 8005430:	f89a 3000 	ldrb.w	r3, [sl]
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 80a1 	beq.w	800557c <_vfiprintf_r+0x1f0>
 800543a:	2300      	movs	r3, #0
 800543c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005440:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005444:	f10a 0a01 	add.w	sl, sl, #1
 8005448:	9304      	str	r3, [sp, #16]
 800544a:	9307      	str	r3, [sp, #28]
 800544c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005450:	931a      	str	r3, [sp, #104]	; 0x68
 8005452:	4654      	mov	r4, sl
 8005454:	2205      	movs	r2, #5
 8005456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800545a:	4854      	ldr	r0, [pc, #336]	; (80055ac <_vfiprintf_r+0x220>)
 800545c:	f7fa fed8 	bl	8000210 <memchr>
 8005460:	9a04      	ldr	r2, [sp, #16]
 8005462:	b9d8      	cbnz	r0, 800549c <_vfiprintf_r+0x110>
 8005464:	06d1      	lsls	r1, r2, #27
 8005466:	bf44      	itt	mi
 8005468:	2320      	movmi	r3, #32
 800546a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800546e:	0713      	lsls	r3, r2, #28
 8005470:	bf44      	itt	mi
 8005472:	232b      	movmi	r3, #43	; 0x2b
 8005474:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005478:	f89a 3000 	ldrb.w	r3, [sl]
 800547c:	2b2a      	cmp	r3, #42	; 0x2a
 800547e:	d015      	beq.n	80054ac <_vfiprintf_r+0x120>
 8005480:	9a07      	ldr	r2, [sp, #28]
 8005482:	4654      	mov	r4, sl
 8005484:	2000      	movs	r0, #0
 8005486:	f04f 0c0a 	mov.w	ip, #10
 800548a:	4621      	mov	r1, r4
 800548c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005490:	3b30      	subs	r3, #48	; 0x30
 8005492:	2b09      	cmp	r3, #9
 8005494:	d94d      	bls.n	8005532 <_vfiprintf_r+0x1a6>
 8005496:	b1b0      	cbz	r0, 80054c6 <_vfiprintf_r+0x13a>
 8005498:	9207      	str	r2, [sp, #28]
 800549a:	e014      	b.n	80054c6 <_vfiprintf_r+0x13a>
 800549c:	eba0 0308 	sub.w	r3, r0, r8
 80054a0:	fa09 f303 	lsl.w	r3, r9, r3
 80054a4:	4313      	orrs	r3, r2
 80054a6:	9304      	str	r3, [sp, #16]
 80054a8:	46a2      	mov	sl, r4
 80054aa:	e7d2      	b.n	8005452 <_vfiprintf_r+0xc6>
 80054ac:	9b03      	ldr	r3, [sp, #12]
 80054ae:	1d19      	adds	r1, r3, #4
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	9103      	str	r1, [sp, #12]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	bfbb      	ittet	lt
 80054b8:	425b      	neglt	r3, r3
 80054ba:	f042 0202 	orrlt.w	r2, r2, #2
 80054be:	9307      	strge	r3, [sp, #28]
 80054c0:	9307      	strlt	r3, [sp, #28]
 80054c2:	bfb8      	it	lt
 80054c4:	9204      	strlt	r2, [sp, #16]
 80054c6:	7823      	ldrb	r3, [r4, #0]
 80054c8:	2b2e      	cmp	r3, #46	; 0x2e
 80054ca:	d10c      	bne.n	80054e6 <_vfiprintf_r+0x15a>
 80054cc:	7863      	ldrb	r3, [r4, #1]
 80054ce:	2b2a      	cmp	r3, #42	; 0x2a
 80054d0:	d134      	bne.n	800553c <_vfiprintf_r+0x1b0>
 80054d2:	9b03      	ldr	r3, [sp, #12]
 80054d4:	1d1a      	adds	r2, r3, #4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	9203      	str	r2, [sp, #12]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	bfb8      	it	lt
 80054de:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80054e2:	3402      	adds	r4, #2
 80054e4:	9305      	str	r3, [sp, #20]
 80054e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80055bc <_vfiprintf_r+0x230>
 80054ea:	7821      	ldrb	r1, [r4, #0]
 80054ec:	2203      	movs	r2, #3
 80054ee:	4650      	mov	r0, sl
 80054f0:	f7fa fe8e 	bl	8000210 <memchr>
 80054f4:	b138      	cbz	r0, 8005506 <_vfiprintf_r+0x17a>
 80054f6:	9b04      	ldr	r3, [sp, #16]
 80054f8:	eba0 000a 	sub.w	r0, r0, sl
 80054fc:	2240      	movs	r2, #64	; 0x40
 80054fe:	4082      	lsls	r2, r0
 8005500:	4313      	orrs	r3, r2
 8005502:	3401      	adds	r4, #1
 8005504:	9304      	str	r3, [sp, #16]
 8005506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800550a:	4829      	ldr	r0, [pc, #164]	; (80055b0 <_vfiprintf_r+0x224>)
 800550c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005510:	2206      	movs	r2, #6
 8005512:	f7fa fe7d 	bl	8000210 <memchr>
 8005516:	2800      	cmp	r0, #0
 8005518:	d03f      	beq.n	800559a <_vfiprintf_r+0x20e>
 800551a:	4b26      	ldr	r3, [pc, #152]	; (80055b4 <_vfiprintf_r+0x228>)
 800551c:	bb1b      	cbnz	r3, 8005566 <_vfiprintf_r+0x1da>
 800551e:	9b03      	ldr	r3, [sp, #12]
 8005520:	3307      	adds	r3, #7
 8005522:	f023 0307 	bic.w	r3, r3, #7
 8005526:	3308      	adds	r3, #8
 8005528:	9303      	str	r3, [sp, #12]
 800552a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800552c:	443b      	add	r3, r7
 800552e:	9309      	str	r3, [sp, #36]	; 0x24
 8005530:	e768      	b.n	8005404 <_vfiprintf_r+0x78>
 8005532:	fb0c 3202 	mla	r2, ip, r2, r3
 8005536:	460c      	mov	r4, r1
 8005538:	2001      	movs	r0, #1
 800553a:	e7a6      	b.n	800548a <_vfiprintf_r+0xfe>
 800553c:	2300      	movs	r3, #0
 800553e:	3401      	adds	r4, #1
 8005540:	9305      	str	r3, [sp, #20]
 8005542:	4619      	mov	r1, r3
 8005544:	f04f 0c0a 	mov.w	ip, #10
 8005548:	4620      	mov	r0, r4
 800554a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800554e:	3a30      	subs	r2, #48	; 0x30
 8005550:	2a09      	cmp	r2, #9
 8005552:	d903      	bls.n	800555c <_vfiprintf_r+0x1d0>
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0c6      	beq.n	80054e6 <_vfiprintf_r+0x15a>
 8005558:	9105      	str	r1, [sp, #20]
 800555a:	e7c4      	b.n	80054e6 <_vfiprintf_r+0x15a>
 800555c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005560:	4604      	mov	r4, r0
 8005562:	2301      	movs	r3, #1
 8005564:	e7f0      	b.n	8005548 <_vfiprintf_r+0x1bc>
 8005566:	ab03      	add	r3, sp, #12
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	462a      	mov	r2, r5
 800556c:	4b12      	ldr	r3, [pc, #72]	; (80055b8 <_vfiprintf_r+0x22c>)
 800556e:	a904      	add	r1, sp, #16
 8005570:	4630      	mov	r0, r6
 8005572:	f3af 8000 	nop.w
 8005576:	4607      	mov	r7, r0
 8005578:	1c78      	adds	r0, r7, #1
 800557a:	d1d6      	bne.n	800552a <_vfiprintf_r+0x19e>
 800557c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800557e:	07d9      	lsls	r1, r3, #31
 8005580:	d405      	bmi.n	800558e <_vfiprintf_r+0x202>
 8005582:	89ab      	ldrh	r3, [r5, #12]
 8005584:	059a      	lsls	r2, r3, #22
 8005586:	d402      	bmi.n	800558e <_vfiprintf_r+0x202>
 8005588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800558a:	f7ff fec7 	bl	800531c <__retarget_lock_release_recursive>
 800558e:	89ab      	ldrh	r3, [r5, #12]
 8005590:	065b      	lsls	r3, r3, #25
 8005592:	f53f af1d 	bmi.w	80053d0 <_vfiprintf_r+0x44>
 8005596:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005598:	e71c      	b.n	80053d4 <_vfiprintf_r+0x48>
 800559a:	ab03      	add	r3, sp, #12
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	462a      	mov	r2, r5
 80055a0:	4b05      	ldr	r3, [pc, #20]	; (80055b8 <_vfiprintf_r+0x22c>)
 80055a2:	a904      	add	r1, sp, #16
 80055a4:	4630      	mov	r0, r6
 80055a6:	f000 f919 	bl	80057dc <_printf_i>
 80055aa:	e7e4      	b.n	8005576 <_vfiprintf_r+0x1ea>
 80055ac:	08006024 	.word	0x08006024
 80055b0:	0800602e 	.word	0x0800602e
 80055b4:	00000000 	.word	0x00000000
 80055b8:	08005369 	.word	0x08005369
 80055bc:	0800602a 	.word	0x0800602a

080055c0 <sbrk_aligned>:
 80055c0:	b570      	push	{r4, r5, r6, lr}
 80055c2:	4e0e      	ldr	r6, [pc, #56]	; (80055fc <sbrk_aligned+0x3c>)
 80055c4:	460c      	mov	r4, r1
 80055c6:	6831      	ldr	r1, [r6, #0]
 80055c8:	4605      	mov	r5, r0
 80055ca:	b911      	cbnz	r1, 80055d2 <sbrk_aligned+0x12>
 80055cc:	f000 fc72 	bl	8005eb4 <_sbrk_r>
 80055d0:	6030      	str	r0, [r6, #0]
 80055d2:	4621      	mov	r1, r4
 80055d4:	4628      	mov	r0, r5
 80055d6:	f000 fc6d 	bl	8005eb4 <_sbrk_r>
 80055da:	1c43      	adds	r3, r0, #1
 80055dc:	d00a      	beq.n	80055f4 <sbrk_aligned+0x34>
 80055de:	1cc4      	adds	r4, r0, #3
 80055e0:	f024 0403 	bic.w	r4, r4, #3
 80055e4:	42a0      	cmp	r0, r4
 80055e6:	d007      	beq.n	80055f8 <sbrk_aligned+0x38>
 80055e8:	1a21      	subs	r1, r4, r0
 80055ea:	4628      	mov	r0, r5
 80055ec:	f000 fc62 	bl	8005eb4 <_sbrk_r>
 80055f0:	3001      	adds	r0, #1
 80055f2:	d101      	bne.n	80055f8 <sbrk_aligned+0x38>
 80055f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80055f8:	4620      	mov	r0, r4
 80055fa:	bd70      	pop	{r4, r5, r6, pc}
 80055fc:	20004bac 	.word	0x20004bac

08005600 <_malloc_r>:
 8005600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005604:	1ccd      	adds	r5, r1, #3
 8005606:	f025 0503 	bic.w	r5, r5, #3
 800560a:	3508      	adds	r5, #8
 800560c:	2d0c      	cmp	r5, #12
 800560e:	bf38      	it	cc
 8005610:	250c      	movcc	r5, #12
 8005612:	2d00      	cmp	r5, #0
 8005614:	4607      	mov	r7, r0
 8005616:	db01      	blt.n	800561c <_malloc_r+0x1c>
 8005618:	42a9      	cmp	r1, r5
 800561a:	d905      	bls.n	8005628 <_malloc_r+0x28>
 800561c:	230c      	movs	r3, #12
 800561e:	603b      	str	r3, [r7, #0]
 8005620:	2600      	movs	r6, #0
 8005622:	4630      	mov	r0, r6
 8005624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005628:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80056fc <_malloc_r+0xfc>
 800562c:	f000 faa6 	bl	8005b7c <__malloc_lock>
 8005630:	f8d8 3000 	ldr.w	r3, [r8]
 8005634:	461c      	mov	r4, r3
 8005636:	bb5c      	cbnz	r4, 8005690 <_malloc_r+0x90>
 8005638:	4629      	mov	r1, r5
 800563a:	4638      	mov	r0, r7
 800563c:	f7ff ffc0 	bl	80055c0 <sbrk_aligned>
 8005640:	1c43      	adds	r3, r0, #1
 8005642:	4604      	mov	r4, r0
 8005644:	d155      	bne.n	80056f2 <_malloc_r+0xf2>
 8005646:	f8d8 4000 	ldr.w	r4, [r8]
 800564a:	4626      	mov	r6, r4
 800564c:	2e00      	cmp	r6, #0
 800564e:	d145      	bne.n	80056dc <_malloc_r+0xdc>
 8005650:	2c00      	cmp	r4, #0
 8005652:	d048      	beq.n	80056e6 <_malloc_r+0xe6>
 8005654:	6823      	ldr	r3, [r4, #0]
 8005656:	4631      	mov	r1, r6
 8005658:	4638      	mov	r0, r7
 800565a:	eb04 0903 	add.w	r9, r4, r3
 800565e:	f000 fc29 	bl	8005eb4 <_sbrk_r>
 8005662:	4581      	cmp	r9, r0
 8005664:	d13f      	bne.n	80056e6 <_malloc_r+0xe6>
 8005666:	6821      	ldr	r1, [r4, #0]
 8005668:	1a6d      	subs	r5, r5, r1
 800566a:	4629      	mov	r1, r5
 800566c:	4638      	mov	r0, r7
 800566e:	f7ff ffa7 	bl	80055c0 <sbrk_aligned>
 8005672:	3001      	adds	r0, #1
 8005674:	d037      	beq.n	80056e6 <_malloc_r+0xe6>
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	442b      	add	r3, r5
 800567a:	6023      	str	r3, [r4, #0]
 800567c:	f8d8 3000 	ldr.w	r3, [r8]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d038      	beq.n	80056f6 <_malloc_r+0xf6>
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	42a2      	cmp	r2, r4
 8005688:	d12b      	bne.n	80056e2 <_malloc_r+0xe2>
 800568a:	2200      	movs	r2, #0
 800568c:	605a      	str	r2, [r3, #4]
 800568e:	e00f      	b.n	80056b0 <_malloc_r+0xb0>
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	1b52      	subs	r2, r2, r5
 8005694:	d41f      	bmi.n	80056d6 <_malloc_r+0xd6>
 8005696:	2a0b      	cmp	r2, #11
 8005698:	d917      	bls.n	80056ca <_malloc_r+0xca>
 800569a:	1961      	adds	r1, r4, r5
 800569c:	42a3      	cmp	r3, r4
 800569e:	6025      	str	r5, [r4, #0]
 80056a0:	bf18      	it	ne
 80056a2:	6059      	strne	r1, [r3, #4]
 80056a4:	6863      	ldr	r3, [r4, #4]
 80056a6:	bf08      	it	eq
 80056a8:	f8c8 1000 	streq.w	r1, [r8]
 80056ac:	5162      	str	r2, [r4, r5]
 80056ae:	604b      	str	r3, [r1, #4]
 80056b0:	4638      	mov	r0, r7
 80056b2:	f104 060b 	add.w	r6, r4, #11
 80056b6:	f000 fa67 	bl	8005b88 <__malloc_unlock>
 80056ba:	f026 0607 	bic.w	r6, r6, #7
 80056be:	1d23      	adds	r3, r4, #4
 80056c0:	1af2      	subs	r2, r6, r3
 80056c2:	d0ae      	beq.n	8005622 <_malloc_r+0x22>
 80056c4:	1b9b      	subs	r3, r3, r6
 80056c6:	50a3      	str	r3, [r4, r2]
 80056c8:	e7ab      	b.n	8005622 <_malloc_r+0x22>
 80056ca:	42a3      	cmp	r3, r4
 80056cc:	6862      	ldr	r2, [r4, #4]
 80056ce:	d1dd      	bne.n	800568c <_malloc_r+0x8c>
 80056d0:	f8c8 2000 	str.w	r2, [r8]
 80056d4:	e7ec      	b.n	80056b0 <_malloc_r+0xb0>
 80056d6:	4623      	mov	r3, r4
 80056d8:	6864      	ldr	r4, [r4, #4]
 80056da:	e7ac      	b.n	8005636 <_malloc_r+0x36>
 80056dc:	4634      	mov	r4, r6
 80056de:	6876      	ldr	r6, [r6, #4]
 80056e0:	e7b4      	b.n	800564c <_malloc_r+0x4c>
 80056e2:	4613      	mov	r3, r2
 80056e4:	e7cc      	b.n	8005680 <_malloc_r+0x80>
 80056e6:	230c      	movs	r3, #12
 80056e8:	603b      	str	r3, [r7, #0]
 80056ea:	4638      	mov	r0, r7
 80056ec:	f000 fa4c 	bl	8005b88 <__malloc_unlock>
 80056f0:	e797      	b.n	8005622 <_malloc_r+0x22>
 80056f2:	6025      	str	r5, [r4, #0]
 80056f4:	e7dc      	b.n	80056b0 <_malloc_r+0xb0>
 80056f6:	605b      	str	r3, [r3, #4]
 80056f8:	deff      	udf	#255	; 0xff
 80056fa:	bf00      	nop
 80056fc:	20004ba8 	.word	0x20004ba8

08005700 <_printf_common>:
 8005700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005704:	4616      	mov	r6, r2
 8005706:	4699      	mov	r9, r3
 8005708:	688a      	ldr	r2, [r1, #8]
 800570a:	690b      	ldr	r3, [r1, #16]
 800570c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005710:	4293      	cmp	r3, r2
 8005712:	bfb8      	it	lt
 8005714:	4613      	movlt	r3, r2
 8005716:	6033      	str	r3, [r6, #0]
 8005718:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800571c:	4607      	mov	r7, r0
 800571e:	460c      	mov	r4, r1
 8005720:	b10a      	cbz	r2, 8005726 <_printf_common+0x26>
 8005722:	3301      	adds	r3, #1
 8005724:	6033      	str	r3, [r6, #0]
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	0699      	lsls	r1, r3, #26
 800572a:	bf42      	ittt	mi
 800572c:	6833      	ldrmi	r3, [r6, #0]
 800572e:	3302      	addmi	r3, #2
 8005730:	6033      	strmi	r3, [r6, #0]
 8005732:	6825      	ldr	r5, [r4, #0]
 8005734:	f015 0506 	ands.w	r5, r5, #6
 8005738:	d106      	bne.n	8005748 <_printf_common+0x48>
 800573a:	f104 0a19 	add.w	sl, r4, #25
 800573e:	68e3      	ldr	r3, [r4, #12]
 8005740:	6832      	ldr	r2, [r6, #0]
 8005742:	1a9b      	subs	r3, r3, r2
 8005744:	42ab      	cmp	r3, r5
 8005746:	dc26      	bgt.n	8005796 <_printf_common+0x96>
 8005748:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800574c:	1e13      	subs	r3, r2, #0
 800574e:	6822      	ldr	r2, [r4, #0]
 8005750:	bf18      	it	ne
 8005752:	2301      	movne	r3, #1
 8005754:	0692      	lsls	r2, r2, #26
 8005756:	d42b      	bmi.n	80057b0 <_printf_common+0xb0>
 8005758:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800575c:	4649      	mov	r1, r9
 800575e:	4638      	mov	r0, r7
 8005760:	47c0      	blx	r8
 8005762:	3001      	adds	r0, #1
 8005764:	d01e      	beq.n	80057a4 <_printf_common+0xa4>
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	6922      	ldr	r2, [r4, #16]
 800576a:	f003 0306 	and.w	r3, r3, #6
 800576e:	2b04      	cmp	r3, #4
 8005770:	bf02      	ittt	eq
 8005772:	68e5      	ldreq	r5, [r4, #12]
 8005774:	6833      	ldreq	r3, [r6, #0]
 8005776:	1aed      	subeq	r5, r5, r3
 8005778:	68a3      	ldr	r3, [r4, #8]
 800577a:	bf0c      	ite	eq
 800577c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005780:	2500      	movne	r5, #0
 8005782:	4293      	cmp	r3, r2
 8005784:	bfc4      	itt	gt
 8005786:	1a9b      	subgt	r3, r3, r2
 8005788:	18ed      	addgt	r5, r5, r3
 800578a:	2600      	movs	r6, #0
 800578c:	341a      	adds	r4, #26
 800578e:	42b5      	cmp	r5, r6
 8005790:	d11a      	bne.n	80057c8 <_printf_common+0xc8>
 8005792:	2000      	movs	r0, #0
 8005794:	e008      	b.n	80057a8 <_printf_common+0xa8>
 8005796:	2301      	movs	r3, #1
 8005798:	4652      	mov	r2, sl
 800579a:	4649      	mov	r1, r9
 800579c:	4638      	mov	r0, r7
 800579e:	47c0      	blx	r8
 80057a0:	3001      	adds	r0, #1
 80057a2:	d103      	bne.n	80057ac <_printf_common+0xac>
 80057a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ac:	3501      	adds	r5, #1
 80057ae:	e7c6      	b.n	800573e <_printf_common+0x3e>
 80057b0:	18e1      	adds	r1, r4, r3
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	2030      	movs	r0, #48	; 0x30
 80057b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057ba:	4422      	add	r2, r4
 80057bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057c4:	3302      	adds	r3, #2
 80057c6:	e7c7      	b.n	8005758 <_printf_common+0x58>
 80057c8:	2301      	movs	r3, #1
 80057ca:	4622      	mov	r2, r4
 80057cc:	4649      	mov	r1, r9
 80057ce:	4638      	mov	r0, r7
 80057d0:	47c0      	blx	r8
 80057d2:	3001      	adds	r0, #1
 80057d4:	d0e6      	beq.n	80057a4 <_printf_common+0xa4>
 80057d6:	3601      	adds	r6, #1
 80057d8:	e7d9      	b.n	800578e <_printf_common+0x8e>
	...

080057dc <_printf_i>:
 80057dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057e0:	7e0f      	ldrb	r7, [r1, #24]
 80057e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057e4:	2f78      	cmp	r7, #120	; 0x78
 80057e6:	4691      	mov	r9, r2
 80057e8:	4680      	mov	r8, r0
 80057ea:	460c      	mov	r4, r1
 80057ec:	469a      	mov	sl, r3
 80057ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80057f2:	d807      	bhi.n	8005804 <_printf_i+0x28>
 80057f4:	2f62      	cmp	r7, #98	; 0x62
 80057f6:	d80a      	bhi.n	800580e <_printf_i+0x32>
 80057f8:	2f00      	cmp	r7, #0
 80057fa:	f000 80d4 	beq.w	80059a6 <_printf_i+0x1ca>
 80057fe:	2f58      	cmp	r7, #88	; 0x58
 8005800:	f000 80c0 	beq.w	8005984 <_printf_i+0x1a8>
 8005804:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005808:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800580c:	e03a      	b.n	8005884 <_printf_i+0xa8>
 800580e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005812:	2b15      	cmp	r3, #21
 8005814:	d8f6      	bhi.n	8005804 <_printf_i+0x28>
 8005816:	a101      	add	r1, pc, #4	; (adr r1, 800581c <_printf_i+0x40>)
 8005818:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800581c:	08005875 	.word	0x08005875
 8005820:	08005889 	.word	0x08005889
 8005824:	08005805 	.word	0x08005805
 8005828:	08005805 	.word	0x08005805
 800582c:	08005805 	.word	0x08005805
 8005830:	08005805 	.word	0x08005805
 8005834:	08005889 	.word	0x08005889
 8005838:	08005805 	.word	0x08005805
 800583c:	08005805 	.word	0x08005805
 8005840:	08005805 	.word	0x08005805
 8005844:	08005805 	.word	0x08005805
 8005848:	0800598d 	.word	0x0800598d
 800584c:	080058b5 	.word	0x080058b5
 8005850:	08005947 	.word	0x08005947
 8005854:	08005805 	.word	0x08005805
 8005858:	08005805 	.word	0x08005805
 800585c:	080059af 	.word	0x080059af
 8005860:	08005805 	.word	0x08005805
 8005864:	080058b5 	.word	0x080058b5
 8005868:	08005805 	.word	0x08005805
 800586c:	08005805 	.word	0x08005805
 8005870:	0800594f 	.word	0x0800594f
 8005874:	682b      	ldr	r3, [r5, #0]
 8005876:	1d1a      	adds	r2, r3, #4
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	602a      	str	r2, [r5, #0]
 800587c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005880:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005884:	2301      	movs	r3, #1
 8005886:	e09f      	b.n	80059c8 <_printf_i+0x1ec>
 8005888:	6820      	ldr	r0, [r4, #0]
 800588a:	682b      	ldr	r3, [r5, #0]
 800588c:	0607      	lsls	r7, r0, #24
 800588e:	f103 0104 	add.w	r1, r3, #4
 8005892:	6029      	str	r1, [r5, #0]
 8005894:	d501      	bpl.n	800589a <_printf_i+0xbe>
 8005896:	681e      	ldr	r6, [r3, #0]
 8005898:	e003      	b.n	80058a2 <_printf_i+0xc6>
 800589a:	0646      	lsls	r6, r0, #25
 800589c:	d5fb      	bpl.n	8005896 <_printf_i+0xba>
 800589e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80058a2:	2e00      	cmp	r6, #0
 80058a4:	da03      	bge.n	80058ae <_printf_i+0xd2>
 80058a6:	232d      	movs	r3, #45	; 0x2d
 80058a8:	4276      	negs	r6, r6
 80058aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058ae:	485a      	ldr	r0, [pc, #360]	; (8005a18 <_printf_i+0x23c>)
 80058b0:	230a      	movs	r3, #10
 80058b2:	e012      	b.n	80058da <_printf_i+0xfe>
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	6820      	ldr	r0, [r4, #0]
 80058b8:	1d19      	adds	r1, r3, #4
 80058ba:	6029      	str	r1, [r5, #0]
 80058bc:	0605      	lsls	r5, r0, #24
 80058be:	d501      	bpl.n	80058c4 <_printf_i+0xe8>
 80058c0:	681e      	ldr	r6, [r3, #0]
 80058c2:	e002      	b.n	80058ca <_printf_i+0xee>
 80058c4:	0641      	lsls	r1, r0, #25
 80058c6:	d5fb      	bpl.n	80058c0 <_printf_i+0xe4>
 80058c8:	881e      	ldrh	r6, [r3, #0]
 80058ca:	4853      	ldr	r0, [pc, #332]	; (8005a18 <_printf_i+0x23c>)
 80058cc:	2f6f      	cmp	r7, #111	; 0x6f
 80058ce:	bf0c      	ite	eq
 80058d0:	2308      	moveq	r3, #8
 80058d2:	230a      	movne	r3, #10
 80058d4:	2100      	movs	r1, #0
 80058d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058da:	6865      	ldr	r5, [r4, #4]
 80058dc:	60a5      	str	r5, [r4, #8]
 80058de:	2d00      	cmp	r5, #0
 80058e0:	bfa2      	ittt	ge
 80058e2:	6821      	ldrge	r1, [r4, #0]
 80058e4:	f021 0104 	bicge.w	r1, r1, #4
 80058e8:	6021      	strge	r1, [r4, #0]
 80058ea:	b90e      	cbnz	r6, 80058f0 <_printf_i+0x114>
 80058ec:	2d00      	cmp	r5, #0
 80058ee:	d04b      	beq.n	8005988 <_printf_i+0x1ac>
 80058f0:	4615      	mov	r5, r2
 80058f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80058f6:	fb03 6711 	mls	r7, r3, r1, r6
 80058fa:	5dc7      	ldrb	r7, [r0, r7]
 80058fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005900:	4637      	mov	r7, r6
 8005902:	42bb      	cmp	r3, r7
 8005904:	460e      	mov	r6, r1
 8005906:	d9f4      	bls.n	80058f2 <_printf_i+0x116>
 8005908:	2b08      	cmp	r3, #8
 800590a:	d10b      	bne.n	8005924 <_printf_i+0x148>
 800590c:	6823      	ldr	r3, [r4, #0]
 800590e:	07de      	lsls	r6, r3, #31
 8005910:	d508      	bpl.n	8005924 <_printf_i+0x148>
 8005912:	6923      	ldr	r3, [r4, #16]
 8005914:	6861      	ldr	r1, [r4, #4]
 8005916:	4299      	cmp	r1, r3
 8005918:	bfde      	ittt	le
 800591a:	2330      	movle	r3, #48	; 0x30
 800591c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005920:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005924:	1b52      	subs	r2, r2, r5
 8005926:	6122      	str	r2, [r4, #16]
 8005928:	f8cd a000 	str.w	sl, [sp]
 800592c:	464b      	mov	r3, r9
 800592e:	aa03      	add	r2, sp, #12
 8005930:	4621      	mov	r1, r4
 8005932:	4640      	mov	r0, r8
 8005934:	f7ff fee4 	bl	8005700 <_printf_common>
 8005938:	3001      	adds	r0, #1
 800593a:	d14a      	bne.n	80059d2 <_printf_i+0x1f6>
 800593c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005940:	b004      	add	sp, #16
 8005942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	f043 0320 	orr.w	r3, r3, #32
 800594c:	6023      	str	r3, [r4, #0]
 800594e:	4833      	ldr	r0, [pc, #204]	; (8005a1c <_printf_i+0x240>)
 8005950:	2778      	movs	r7, #120	; 0x78
 8005952:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005956:	6823      	ldr	r3, [r4, #0]
 8005958:	6829      	ldr	r1, [r5, #0]
 800595a:	061f      	lsls	r7, r3, #24
 800595c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005960:	d402      	bmi.n	8005968 <_printf_i+0x18c>
 8005962:	065f      	lsls	r7, r3, #25
 8005964:	bf48      	it	mi
 8005966:	b2b6      	uxthmi	r6, r6
 8005968:	07df      	lsls	r7, r3, #31
 800596a:	bf48      	it	mi
 800596c:	f043 0320 	orrmi.w	r3, r3, #32
 8005970:	6029      	str	r1, [r5, #0]
 8005972:	bf48      	it	mi
 8005974:	6023      	strmi	r3, [r4, #0]
 8005976:	b91e      	cbnz	r6, 8005980 <_printf_i+0x1a4>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	f023 0320 	bic.w	r3, r3, #32
 800597e:	6023      	str	r3, [r4, #0]
 8005980:	2310      	movs	r3, #16
 8005982:	e7a7      	b.n	80058d4 <_printf_i+0xf8>
 8005984:	4824      	ldr	r0, [pc, #144]	; (8005a18 <_printf_i+0x23c>)
 8005986:	e7e4      	b.n	8005952 <_printf_i+0x176>
 8005988:	4615      	mov	r5, r2
 800598a:	e7bd      	b.n	8005908 <_printf_i+0x12c>
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	6826      	ldr	r6, [r4, #0]
 8005990:	6961      	ldr	r1, [r4, #20]
 8005992:	1d18      	adds	r0, r3, #4
 8005994:	6028      	str	r0, [r5, #0]
 8005996:	0635      	lsls	r5, r6, #24
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	d501      	bpl.n	80059a0 <_printf_i+0x1c4>
 800599c:	6019      	str	r1, [r3, #0]
 800599e:	e002      	b.n	80059a6 <_printf_i+0x1ca>
 80059a0:	0670      	lsls	r0, r6, #25
 80059a2:	d5fb      	bpl.n	800599c <_printf_i+0x1c0>
 80059a4:	8019      	strh	r1, [r3, #0]
 80059a6:	2300      	movs	r3, #0
 80059a8:	6123      	str	r3, [r4, #16]
 80059aa:	4615      	mov	r5, r2
 80059ac:	e7bc      	b.n	8005928 <_printf_i+0x14c>
 80059ae:	682b      	ldr	r3, [r5, #0]
 80059b0:	1d1a      	adds	r2, r3, #4
 80059b2:	602a      	str	r2, [r5, #0]
 80059b4:	681d      	ldr	r5, [r3, #0]
 80059b6:	6862      	ldr	r2, [r4, #4]
 80059b8:	2100      	movs	r1, #0
 80059ba:	4628      	mov	r0, r5
 80059bc:	f7fa fc28 	bl	8000210 <memchr>
 80059c0:	b108      	cbz	r0, 80059c6 <_printf_i+0x1ea>
 80059c2:	1b40      	subs	r0, r0, r5
 80059c4:	6060      	str	r0, [r4, #4]
 80059c6:	6863      	ldr	r3, [r4, #4]
 80059c8:	6123      	str	r3, [r4, #16]
 80059ca:	2300      	movs	r3, #0
 80059cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059d0:	e7aa      	b.n	8005928 <_printf_i+0x14c>
 80059d2:	6923      	ldr	r3, [r4, #16]
 80059d4:	462a      	mov	r2, r5
 80059d6:	4649      	mov	r1, r9
 80059d8:	4640      	mov	r0, r8
 80059da:	47d0      	blx	sl
 80059dc:	3001      	adds	r0, #1
 80059de:	d0ad      	beq.n	800593c <_printf_i+0x160>
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	079b      	lsls	r3, r3, #30
 80059e4:	d413      	bmi.n	8005a0e <_printf_i+0x232>
 80059e6:	68e0      	ldr	r0, [r4, #12]
 80059e8:	9b03      	ldr	r3, [sp, #12]
 80059ea:	4298      	cmp	r0, r3
 80059ec:	bfb8      	it	lt
 80059ee:	4618      	movlt	r0, r3
 80059f0:	e7a6      	b.n	8005940 <_printf_i+0x164>
 80059f2:	2301      	movs	r3, #1
 80059f4:	4632      	mov	r2, r6
 80059f6:	4649      	mov	r1, r9
 80059f8:	4640      	mov	r0, r8
 80059fa:	47d0      	blx	sl
 80059fc:	3001      	adds	r0, #1
 80059fe:	d09d      	beq.n	800593c <_printf_i+0x160>
 8005a00:	3501      	adds	r5, #1
 8005a02:	68e3      	ldr	r3, [r4, #12]
 8005a04:	9903      	ldr	r1, [sp, #12]
 8005a06:	1a5b      	subs	r3, r3, r1
 8005a08:	42ab      	cmp	r3, r5
 8005a0a:	dcf2      	bgt.n	80059f2 <_printf_i+0x216>
 8005a0c:	e7eb      	b.n	80059e6 <_printf_i+0x20a>
 8005a0e:	2500      	movs	r5, #0
 8005a10:	f104 0619 	add.w	r6, r4, #25
 8005a14:	e7f5      	b.n	8005a02 <_printf_i+0x226>
 8005a16:	bf00      	nop
 8005a18:	08006035 	.word	0x08006035
 8005a1c:	08006046 	.word	0x08006046

08005a20 <__sflush_r>:
 8005a20:	898a      	ldrh	r2, [r1, #12]
 8005a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a26:	4605      	mov	r5, r0
 8005a28:	0710      	lsls	r0, r2, #28
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	d458      	bmi.n	8005ae0 <__sflush_r+0xc0>
 8005a2e:	684b      	ldr	r3, [r1, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	dc05      	bgt.n	8005a40 <__sflush_r+0x20>
 8005a34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	dc02      	bgt.n	8005a40 <__sflush_r+0x20>
 8005a3a:	2000      	movs	r0, #0
 8005a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a42:	2e00      	cmp	r6, #0
 8005a44:	d0f9      	beq.n	8005a3a <__sflush_r+0x1a>
 8005a46:	2300      	movs	r3, #0
 8005a48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a4c:	682f      	ldr	r7, [r5, #0]
 8005a4e:	6a21      	ldr	r1, [r4, #32]
 8005a50:	602b      	str	r3, [r5, #0]
 8005a52:	d032      	beq.n	8005aba <__sflush_r+0x9a>
 8005a54:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a56:	89a3      	ldrh	r3, [r4, #12]
 8005a58:	075a      	lsls	r2, r3, #29
 8005a5a:	d505      	bpl.n	8005a68 <__sflush_r+0x48>
 8005a5c:	6863      	ldr	r3, [r4, #4]
 8005a5e:	1ac0      	subs	r0, r0, r3
 8005a60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a62:	b10b      	cbz	r3, 8005a68 <__sflush_r+0x48>
 8005a64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a66:	1ac0      	subs	r0, r0, r3
 8005a68:	2300      	movs	r3, #0
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a6e:	6a21      	ldr	r1, [r4, #32]
 8005a70:	4628      	mov	r0, r5
 8005a72:	47b0      	blx	r6
 8005a74:	1c43      	adds	r3, r0, #1
 8005a76:	89a3      	ldrh	r3, [r4, #12]
 8005a78:	d106      	bne.n	8005a88 <__sflush_r+0x68>
 8005a7a:	6829      	ldr	r1, [r5, #0]
 8005a7c:	291d      	cmp	r1, #29
 8005a7e:	d82b      	bhi.n	8005ad8 <__sflush_r+0xb8>
 8005a80:	4a29      	ldr	r2, [pc, #164]	; (8005b28 <__sflush_r+0x108>)
 8005a82:	410a      	asrs	r2, r1
 8005a84:	07d6      	lsls	r6, r2, #31
 8005a86:	d427      	bmi.n	8005ad8 <__sflush_r+0xb8>
 8005a88:	2200      	movs	r2, #0
 8005a8a:	6062      	str	r2, [r4, #4]
 8005a8c:	04d9      	lsls	r1, r3, #19
 8005a8e:	6922      	ldr	r2, [r4, #16]
 8005a90:	6022      	str	r2, [r4, #0]
 8005a92:	d504      	bpl.n	8005a9e <__sflush_r+0x7e>
 8005a94:	1c42      	adds	r2, r0, #1
 8005a96:	d101      	bne.n	8005a9c <__sflush_r+0x7c>
 8005a98:	682b      	ldr	r3, [r5, #0]
 8005a9a:	b903      	cbnz	r3, 8005a9e <__sflush_r+0x7e>
 8005a9c:	6560      	str	r0, [r4, #84]	; 0x54
 8005a9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005aa0:	602f      	str	r7, [r5, #0]
 8005aa2:	2900      	cmp	r1, #0
 8005aa4:	d0c9      	beq.n	8005a3a <__sflush_r+0x1a>
 8005aa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005aaa:	4299      	cmp	r1, r3
 8005aac:	d002      	beq.n	8005ab4 <__sflush_r+0x94>
 8005aae:	4628      	mov	r0, r5
 8005ab0:	f000 fa22 	bl	8005ef8 <_free_r>
 8005ab4:	2000      	movs	r0, #0
 8005ab6:	6360      	str	r0, [r4, #52]	; 0x34
 8005ab8:	e7c0      	b.n	8005a3c <__sflush_r+0x1c>
 8005aba:	2301      	movs	r3, #1
 8005abc:	4628      	mov	r0, r5
 8005abe:	47b0      	blx	r6
 8005ac0:	1c41      	adds	r1, r0, #1
 8005ac2:	d1c8      	bne.n	8005a56 <__sflush_r+0x36>
 8005ac4:	682b      	ldr	r3, [r5, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0c5      	beq.n	8005a56 <__sflush_r+0x36>
 8005aca:	2b1d      	cmp	r3, #29
 8005acc:	d001      	beq.n	8005ad2 <__sflush_r+0xb2>
 8005ace:	2b16      	cmp	r3, #22
 8005ad0:	d101      	bne.n	8005ad6 <__sflush_r+0xb6>
 8005ad2:	602f      	str	r7, [r5, #0]
 8005ad4:	e7b1      	b.n	8005a3a <__sflush_r+0x1a>
 8005ad6:	89a3      	ldrh	r3, [r4, #12]
 8005ad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005adc:	81a3      	strh	r3, [r4, #12]
 8005ade:	e7ad      	b.n	8005a3c <__sflush_r+0x1c>
 8005ae0:	690f      	ldr	r7, [r1, #16]
 8005ae2:	2f00      	cmp	r7, #0
 8005ae4:	d0a9      	beq.n	8005a3a <__sflush_r+0x1a>
 8005ae6:	0793      	lsls	r3, r2, #30
 8005ae8:	680e      	ldr	r6, [r1, #0]
 8005aea:	bf08      	it	eq
 8005aec:	694b      	ldreq	r3, [r1, #20]
 8005aee:	600f      	str	r7, [r1, #0]
 8005af0:	bf18      	it	ne
 8005af2:	2300      	movne	r3, #0
 8005af4:	eba6 0807 	sub.w	r8, r6, r7
 8005af8:	608b      	str	r3, [r1, #8]
 8005afa:	f1b8 0f00 	cmp.w	r8, #0
 8005afe:	dd9c      	ble.n	8005a3a <__sflush_r+0x1a>
 8005b00:	6a21      	ldr	r1, [r4, #32]
 8005b02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b04:	4643      	mov	r3, r8
 8005b06:	463a      	mov	r2, r7
 8005b08:	4628      	mov	r0, r5
 8005b0a:	47b0      	blx	r6
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	dc06      	bgt.n	8005b1e <__sflush_r+0xfe>
 8005b10:	89a3      	ldrh	r3, [r4, #12]
 8005b12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b16:	81a3      	strh	r3, [r4, #12]
 8005b18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b1c:	e78e      	b.n	8005a3c <__sflush_r+0x1c>
 8005b1e:	4407      	add	r7, r0
 8005b20:	eba8 0800 	sub.w	r8, r8, r0
 8005b24:	e7e9      	b.n	8005afa <__sflush_r+0xda>
 8005b26:	bf00      	nop
 8005b28:	dfbffffe 	.word	0xdfbffffe

08005b2c <_fflush_r>:
 8005b2c:	b538      	push	{r3, r4, r5, lr}
 8005b2e:	690b      	ldr	r3, [r1, #16]
 8005b30:	4605      	mov	r5, r0
 8005b32:	460c      	mov	r4, r1
 8005b34:	b913      	cbnz	r3, 8005b3c <_fflush_r+0x10>
 8005b36:	2500      	movs	r5, #0
 8005b38:	4628      	mov	r0, r5
 8005b3a:	bd38      	pop	{r3, r4, r5, pc}
 8005b3c:	b118      	cbz	r0, 8005b46 <_fflush_r+0x1a>
 8005b3e:	6a03      	ldr	r3, [r0, #32]
 8005b40:	b90b      	cbnz	r3, 8005b46 <_fflush_r+0x1a>
 8005b42:	f7ff fb6f 	bl	8005224 <__sinit>
 8005b46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0f3      	beq.n	8005b36 <_fflush_r+0xa>
 8005b4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b50:	07d0      	lsls	r0, r2, #31
 8005b52:	d404      	bmi.n	8005b5e <_fflush_r+0x32>
 8005b54:	0599      	lsls	r1, r3, #22
 8005b56:	d402      	bmi.n	8005b5e <_fflush_r+0x32>
 8005b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b5a:	f7ff fbde 	bl	800531a <__retarget_lock_acquire_recursive>
 8005b5e:	4628      	mov	r0, r5
 8005b60:	4621      	mov	r1, r4
 8005b62:	f7ff ff5d 	bl	8005a20 <__sflush_r>
 8005b66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b68:	07da      	lsls	r2, r3, #31
 8005b6a:	4605      	mov	r5, r0
 8005b6c:	d4e4      	bmi.n	8005b38 <_fflush_r+0xc>
 8005b6e:	89a3      	ldrh	r3, [r4, #12]
 8005b70:	059b      	lsls	r3, r3, #22
 8005b72:	d4e1      	bmi.n	8005b38 <_fflush_r+0xc>
 8005b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b76:	f7ff fbd1 	bl	800531c <__retarget_lock_release_recursive>
 8005b7a:	e7dd      	b.n	8005b38 <_fflush_r+0xc>

08005b7c <__malloc_lock>:
 8005b7c:	4801      	ldr	r0, [pc, #4]	; (8005b84 <__malloc_lock+0x8>)
 8005b7e:	f7ff bbcc 	b.w	800531a <__retarget_lock_acquire_recursive>
 8005b82:	bf00      	nop
 8005b84:	20004ba4 	.word	0x20004ba4

08005b88 <__malloc_unlock>:
 8005b88:	4801      	ldr	r0, [pc, #4]	; (8005b90 <__malloc_unlock+0x8>)
 8005b8a:	f7ff bbc7 	b.w	800531c <__retarget_lock_release_recursive>
 8005b8e:	bf00      	nop
 8005b90:	20004ba4 	.word	0x20004ba4

08005b94 <__sread>:
 8005b94:	b510      	push	{r4, lr}
 8005b96:	460c      	mov	r4, r1
 8005b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b9c:	f000 f978 	bl	8005e90 <_read_r>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	bfab      	itete	ge
 8005ba4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ba6:	89a3      	ldrhlt	r3, [r4, #12]
 8005ba8:	181b      	addge	r3, r3, r0
 8005baa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bae:	bfac      	ite	ge
 8005bb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005bb2:	81a3      	strhlt	r3, [r4, #12]
 8005bb4:	bd10      	pop	{r4, pc}

08005bb6 <__swrite>:
 8005bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bba:	461f      	mov	r7, r3
 8005bbc:	898b      	ldrh	r3, [r1, #12]
 8005bbe:	05db      	lsls	r3, r3, #23
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	4616      	mov	r6, r2
 8005bc6:	d505      	bpl.n	8005bd4 <__swrite+0x1e>
 8005bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bcc:	2302      	movs	r3, #2
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f000 f94c 	bl	8005e6c <_lseek_r>
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bde:	81a3      	strh	r3, [r4, #12]
 8005be0:	4632      	mov	r2, r6
 8005be2:	463b      	mov	r3, r7
 8005be4:	4628      	mov	r0, r5
 8005be6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bea:	f000 b973 	b.w	8005ed4 <_write_r>

08005bee <__sseek>:
 8005bee:	b510      	push	{r4, lr}
 8005bf0:	460c      	mov	r4, r1
 8005bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf6:	f000 f939 	bl	8005e6c <_lseek_r>
 8005bfa:	1c43      	adds	r3, r0, #1
 8005bfc:	89a3      	ldrh	r3, [r4, #12]
 8005bfe:	bf15      	itete	ne
 8005c00:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c0a:	81a3      	strheq	r3, [r4, #12]
 8005c0c:	bf18      	it	ne
 8005c0e:	81a3      	strhne	r3, [r4, #12]
 8005c10:	bd10      	pop	{r4, pc}

08005c12 <__sclose>:
 8005c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c16:	f000 b8f7 	b.w	8005e08 <_close_r>

08005c1a <__swbuf_r>:
 8005c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1c:	460e      	mov	r6, r1
 8005c1e:	4614      	mov	r4, r2
 8005c20:	4605      	mov	r5, r0
 8005c22:	b118      	cbz	r0, 8005c2c <__swbuf_r+0x12>
 8005c24:	6a03      	ldr	r3, [r0, #32]
 8005c26:	b90b      	cbnz	r3, 8005c2c <__swbuf_r+0x12>
 8005c28:	f7ff fafc 	bl	8005224 <__sinit>
 8005c2c:	69a3      	ldr	r3, [r4, #24]
 8005c2e:	60a3      	str	r3, [r4, #8]
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	071a      	lsls	r2, r3, #28
 8005c34:	d525      	bpl.n	8005c82 <__swbuf_r+0x68>
 8005c36:	6923      	ldr	r3, [r4, #16]
 8005c38:	b31b      	cbz	r3, 8005c82 <__swbuf_r+0x68>
 8005c3a:	6823      	ldr	r3, [r4, #0]
 8005c3c:	6922      	ldr	r2, [r4, #16]
 8005c3e:	1a98      	subs	r0, r3, r2
 8005c40:	6963      	ldr	r3, [r4, #20]
 8005c42:	b2f6      	uxtb	r6, r6
 8005c44:	4283      	cmp	r3, r0
 8005c46:	4637      	mov	r7, r6
 8005c48:	dc04      	bgt.n	8005c54 <__swbuf_r+0x3a>
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	4628      	mov	r0, r5
 8005c4e:	f7ff ff6d 	bl	8005b2c <_fflush_r>
 8005c52:	b9e0      	cbnz	r0, 8005c8e <__swbuf_r+0x74>
 8005c54:	68a3      	ldr	r3, [r4, #8]
 8005c56:	3b01      	subs	r3, #1
 8005c58:	60a3      	str	r3, [r4, #8]
 8005c5a:	6823      	ldr	r3, [r4, #0]
 8005c5c:	1c5a      	adds	r2, r3, #1
 8005c5e:	6022      	str	r2, [r4, #0]
 8005c60:	701e      	strb	r6, [r3, #0]
 8005c62:	6962      	ldr	r2, [r4, #20]
 8005c64:	1c43      	adds	r3, r0, #1
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d004      	beq.n	8005c74 <__swbuf_r+0x5a>
 8005c6a:	89a3      	ldrh	r3, [r4, #12]
 8005c6c:	07db      	lsls	r3, r3, #31
 8005c6e:	d506      	bpl.n	8005c7e <__swbuf_r+0x64>
 8005c70:	2e0a      	cmp	r6, #10
 8005c72:	d104      	bne.n	8005c7e <__swbuf_r+0x64>
 8005c74:	4621      	mov	r1, r4
 8005c76:	4628      	mov	r0, r5
 8005c78:	f7ff ff58 	bl	8005b2c <_fflush_r>
 8005c7c:	b938      	cbnz	r0, 8005c8e <__swbuf_r+0x74>
 8005c7e:	4638      	mov	r0, r7
 8005c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c82:	4621      	mov	r1, r4
 8005c84:	4628      	mov	r0, r5
 8005c86:	f000 f805 	bl	8005c94 <__swsetup_r>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	d0d5      	beq.n	8005c3a <__swbuf_r+0x20>
 8005c8e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005c92:	e7f4      	b.n	8005c7e <__swbuf_r+0x64>

08005c94 <__swsetup_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	4b2a      	ldr	r3, [pc, #168]	; (8005d40 <__swsetup_r+0xac>)
 8005c98:	4605      	mov	r5, r0
 8005c9a:	6818      	ldr	r0, [r3, #0]
 8005c9c:	460c      	mov	r4, r1
 8005c9e:	b118      	cbz	r0, 8005ca8 <__swsetup_r+0x14>
 8005ca0:	6a03      	ldr	r3, [r0, #32]
 8005ca2:	b90b      	cbnz	r3, 8005ca8 <__swsetup_r+0x14>
 8005ca4:	f7ff fabe 	bl	8005224 <__sinit>
 8005ca8:	89a3      	ldrh	r3, [r4, #12]
 8005caa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005cae:	0718      	lsls	r0, r3, #28
 8005cb0:	d422      	bmi.n	8005cf8 <__swsetup_r+0x64>
 8005cb2:	06d9      	lsls	r1, r3, #27
 8005cb4:	d407      	bmi.n	8005cc6 <__swsetup_r+0x32>
 8005cb6:	2309      	movs	r3, #9
 8005cb8:	602b      	str	r3, [r5, #0]
 8005cba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005cbe:	81a3      	strh	r3, [r4, #12]
 8005cc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cc4:	e034      	b.n	8005d30 <__swsetup_r+0x9c>
 8005cc6:	0758      	lsls	r0, r3, #29
 8005cc8:	d512      	bpl.n	8005cf0 <__swsetup_r+0x5c>
 8005cca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ccc:	b141      	cbz	r1, 8005ce0 <__swsetup_r+0x4c>
 8005cce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cd2:	4299      	cmp	r1, r3
 8005cd4:	d002      	beq.n	8005cdc <__swsetup_r+0x48>
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	f000 f90e 	bl	8005ef8 <_free_r>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	6363      	str	r3, [r4, #52]	; 0x34
 8005ce0:	89a3      	ldrh	r3, [r4, #12]
 8005ce2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ce6:	81a3      	strh	r3, [r4, #12]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	6063      	str	r3, [r4, #4]
 8005cec:	6923      	ldr	r3, [r4, #16]
 8005cee:	6023      	str	r3, [r4, #0]
 8005cf0:	89a3      	ldrh	r3, [r4, #12]
 8005cf2:	f043 0308 	orr.w	r3, r3, #8
 8005cf6:	81a3      	strh	r3, [r4, #12]
 8005cf8:	6923      	ldr	r3, [r4, #16]
 8005cfa:	b94b      	cbnz	r3, 8005d10 <__swsetup_r+0x7c>
 8005cfc:	89a3      	ldrh	r3, [r4, #12]
 8005cfe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d06:	d003      	beq.n	8005d10 <__swsetup_r+0x7c>
 8005d08:	4621      	mov	r1, r4
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	f000 f840 	bl	8005d90 <__smakebuf_r>
 8005d10:	89a0      	ldrh	r0, [r4, #12]
 8005d12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d16:	f010 0301 	ands.w	r3, r0, #1
 8005d1a:	d00a      	beq.n	8005d32 <__swsetup_r+0x9e>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	60a3      	str	r3, [r4, #8]
 8005d20:	6963      	ldr	r3, [r4, #20]
 8005d22:	425b      	negs	r3, r3
 8005d24:	61a3      	str	r3, [r4, #24]
 8005d26:	6923      	ldr	r3, [r4, #16]
 8005d28:	b943      	cbnz	r3, 8005d3c <__swsetup_r+0xa8>
 8005d2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005d2e:	d1c4      	bne.n	8005cba <__swsetup_r+0x26>
 8005d30:	bd38      	pop	{r3, r4, r5, pc}
 8005d32:	0781      	lsls	r1, r0, #30
 8005d34:	bf58      	it	pl
 8005d36:	6963      	ldrpl	r3, [r4, #20]
 8005d38:	60a3      	str	r3, [r4, #8]
 8005d3a:	e7f4      	b.n	8005d26 <__swsetup_r+0x92>
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	e7f7      	b.n	8005d30 <__swsetup_r+0x9c>
 8005d40:	20000068 	.word	0x20000068

08005d44 <__swhatbuf_r>:
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	460c      	mov	r4, r1
 8005d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d4c:	2900      	cmp	r1, #0
 8005d4e:	b096      	sub	sp, #88	; 0x58
 8005d50:	4615      	mov	r5, r2
 8005d52:	461e      	mov	r6, r3
 8005d54:	da0d      	bge.n	8005d72 <__swhatbuf_r+0x2e>
 8005d56:	89a3      	ldrh	r3, [r4, #12]
 8005d58:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005d5c:	f04f 0100 	mov.w	r1, #0
 8005d60:	bf0c      	ite	eq
 8005d62:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005d66:	2340      	movne	r3, #64	; 0x40
 8005d68:	2000      	movs	r0, #0
 8005d6a:	6031      	str	r1, [r6, #0]
 8005d6c:	602b      	str	r3, [r5, #0]
 8005d6e:	b016      	add	sp, #88	; 0x58
 8005d70:	bd70      	pop	{r4, r5, r6, pc}
 8005d72:	466a      	mov	r2, sp
 8005d74:	f000 f858 	bl	8005e28 <_fstat_r>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	dbec      	blt.n	8005d56 <__swhatbuf_r+0x12>
 8005d7c:	9901      	ldr	r1, [sp, #4]
 8005d7e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005d82:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005d86:	4259      	negs	r1, r3
 8005d88:	4159      	adcs	r1, r3
 8005d8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d8e:	e7eb      	b.n	8005d68 <__swhatbuf_r+0x24>

08005d90 <__smakebuf_r>:
 8005d90:	898b      	ldrh	r3, [r1, #12]
 8005d92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d94:	079d      	lsls	r5, r3, #30
 8005d96:	4606      	mov	r6, r0
 8005d98:	460c      	mov	r4, r1
 8005d9a:	d507      	bpl.n	8005dac <__smakebuf_r+0x1c>
 8005d9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005da0:	6023      	str	r3, [r4, #0]
 8005da2:	6123      	str	r3, [r4, #16]
 8005da4:	2301      	movs	r3, #1
 8005da6:	6163      	str	r3, [r4, #20]
 8005da8:	b002      	add	sp, #8
 8005daa:	bd70      	pop	{r4, r5, r6, pc}
 8005dac:	ab01      	add	r3, sp, #4
 8005dae:	466a      	mov	r2, sp
 8005db0:	f7ff ffc8 	bl	8005d44 <__swhatbuf_r>
 8005db4:	9900      	ldr	r1, [sp, #0]
 8005db6:	4605      	mov	r5, r0
 8005db8:	4630      	mov	r0, r6
 8005dba:	f7ff fc21 	bl	8005600 <_malloc_r>
 8005dbe:	b948      	cbnz	r0, 8005dd4 <__smakebuf_r+0x44>
 8005dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dc4:	059a      	lsls	r2, r3, #22
 8005dc6:	d4ef      	bmi.n	8005da8 <__smakebuf_r+0x18>
 8005dc8:	f023 0303 	bic.w	r3, r3, #3
 8005dcc:	f043 0302 	orr.w	r3, r3, #2
 8005dd0:	81a3      	strh	r3, [r4, #12]
 8005dd2:	e7e3      	b.n	8005d9c <__smakebuf_r+0xc>
 8005dd4:	89a3      	ldrh	r3, [r4, #12]
 8005dd6:	6020      	str	r0, [r4, #0]
 8005dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ddc:	81a3      	strh	r3, [r4, #12]
 8005dde:	9b00      	ldr	r3, [sp, #0]
 8005de0:	6163      	str	r3, [r4, #20]
 8005de2:	9b01      	ldr	r3, [sp, #4]
 8005de4:	6120      	str	r0, [r4, #16]
 8005de6:	b15b      	cbz	r3, 8005e00 <__smakebuf_r+0x70>
 8005de8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dec:	4630      	mov	r0, r6
 8005dee:	f000 f82d 	bl	8005e4c <_isatty_r>
 8005df2:	b128      	cbz	r0, 8005e00 <__smakebuf_r+0x70>
 8005df4:	89a3      	ldrh	r3, [r4, #12]
 8005df6:	f023 0303 	bic.w	r3, r3, #3
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	81a3      	strh	r3, [r4, #12]
 8005e00:	89a3      	ldrh	r3, [r4, #12]
 8005e02:	431d      	orrs	r5, r3
 8005e04:	81a5      	strh	r5, [r4, #12]
 8005e06:	e7cf      	b.n	8005da8 <__smakebuf_r+0x18>

08005e08 <_close_r>:
 8005e08:	b538      	push	{r3, r4, r5, lr}
 8005e0a:	4d06      	ldr	r5, [pc, #24]	; (8005e24 <_close_r+0x1c>)
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	4604      	mov	r4, r0
 8005e10:	4608      	mov	r0, r1
 8005e12:	602b      	str	r3, [r5, #0]
 8005e14:	f7fa fe89 	bl	8000b2a <_close>
 8005e18:	1c43      	adds	r3, r0, #1
 8005e1a:	d102      	bne.n	8005e22 <_close_r+0x1a>
 8005e1c:	682b      	ldr	r3, [r5, #0]
 8005e1e:	b103      	cbz	r3, 8005e22 <_close_r+0x1a>
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	bd38      	pop	{r3, r4, r5, pc}
 8005e24:	20004bb0 	.word	0x20004bb0

08005e28 <_fstat_r>:
 8005e28:	b538      	push	{r3, r4, r5, lr}
 8005e2a:	4d07      	ldr	r5, [pc, #28]	; (8005e48 <_fstat_r+0x20>)
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	4604      	mov	r4, r0
 8005e30:	4608      	mov	r0, r1
 8005e32:	4611      	mov	r1, r2
 8005e34:	602b      	str	r3, [r5, #0]
 8005e36:	f7fa fe84 	bl	8000b42 <_fstat>
 8005e3a:	1c43      	adds	r3, r0, #1
 8005e3c:	d102      	bne.n	8005e44 <_fstat_r+0x1c>
 8005e3e:	682b      	ldr	r3, [r5, #0]
 8005e40:	b103      	cbz	r3, 8005e44 <_fstat_r+0x1c>
 8005e42:	6023      	str	r3, [r4, #0]
 8005e44:	bd38      	pop	{r3, r4, r5, pc}
 8005e46:	bf00      	nop
 8005e48:	20004bb0 	.word	0x20004bb0

08005e4c <_isatty_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4d06      	ldr	r5, [pc, #24]	; (8005e68 <_isatty_r+0x1c>)
 8005e50:	2300      	movs	r3, #0
 8005e52:	4604      	mov	r4, r0
 8005e54:	4608      	mov	r0, r1
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	f7fa fe83 	bl	8000b62 <_isatty>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d102      	bne.n	8005e66 <_isatty_r+0x1a>
 8005e60:	682b      	ldr	r3, [r5, #0]
 8005e62:	b103      	cbz	r3, 8005e66 <_isatty_r+0x1a>
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	bd38      	pop	{r3, r4, r5, pc}
 8005e68:	20004bb0 	.word	0x20004bb0

08005e6c <_lseek_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d07      	ldr	r5, [pc, #28]	; (8005e8c <_lseek_r+0x20>)
 8005e70:	4604      	mov	r4, r0
 8005e72:	4608      	mov	r0, r1
 8005e74:	4611      	mov	r1, r2
 8005e76:	2200      	movs	r2, #0
 8005e78:	602a      	str	r2, [r5, #0]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f7fa fe7c 	bl	8000b78 <_lseek>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_lseek_r+0x1e>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_lseek_r+0x1e>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	20004bb0 	.word	0x20004bb0

08005e90 <_read_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d07      	ldr	r5, [pc, #28]	; (8005eb0 <_read_r+0x20>)
 8005e94:	4604      	mov	r4, r0
 8005e96:	4608      	mov	r0, r1
 8005e98:	4611      	mov	r1, r2
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	602a      	str	r2, [r5, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f7fa fe0a 	bl	8000ab8 <_read>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_read_r+0x1e>
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_read_r+0x1e>
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	20004bb0 	.word	0x20004bb0

08005eb4 <_sbrk_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d06      	ldr	r5, [pc, #24]	; (8005ed0 <_sbrk_r+0x1c>)
 8005eb8:	2300      	movs	r3, #0
 8005eba:	4604      	mov	r4, r0
 8005ebc:	4608      	mov	r0, r1
 8005ebe:	602b      	str	r3, [r5, #0]
 8005ec0:	f7fa fe68 	bl	8000b94 <_sbrk>
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	d102      	bne.n	8005ece <_sbrk_r+0x1a>
 8005ec8:	682b      	ldr	r3, [r5, #0]
 8005eca:	b103      	cbz	r3, 8005ece <_sbrk_r+0x1a>
 8005ecc:	6023      	str	r3, [r4, #0]
 8005ece:	bd38      	pop	{r3, r4, r5, pc}
 8005ed0:	20004bb0 	.word	0x20004bb0

08005ed4 <_write_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4d07      	ldr	r5, [pc, #28]	; (8005ef4 <_write_r+0x20>)
 8005ed8:	4604      	mov	r4, r0
 8005eda:	4608      	mov	r0, r1
 8005edc:	4611      	mov	r1, r2
 8005ede:	2200      	movs	r2, #0
 8005ee0:	602a      	str	r2, [r5, #0]
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	f7fa fe05 	bl	8000af2 <_write>
 8005ee8:	1c43      	adds	r3, r0, #1
 8005eea:	d102      	bne.n	8005ef2 <_write_r+0x1e>
 8005eec:	682b      	ldr	r3, [r5, #0]
 8005eee:	b103      	cbz	r3, 8005ef2 <_write_r+0x1e>
 8005ef0:	6023      	str	r3, [r4, #0]
 8005ef2:	bd38      	pop	{r3, r4, r5, pc}
 8005ef4:	20004bb0 	.word	0x20004bb0

08005ef8 <_free_r>:
 8005ef8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005efa:	2900      	cmp	r1, #0
 8005efc:	d044      	beq.n	8005f88 <_free_r+0x90>
 8005efe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f02:	9001      	str	r0, [sp, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f1a1 0404 	sub.w	r4, r1, #4
 8005f0a:	bfb8      	it	lt
 8005f0c:	18e4      	addlt	r4, r4, r3
 8005f0e:	f7ff fe35 	bl	8005b7c <__malloc_lock>
 8005f12:	4a1e      	ldr	r2, [pc, #120]	; (8005f8c <_free_r+0x94>)
 8005f14:	9801      	ldr	r0, [sp, #4]
 8005f16:	6813      	ldr	r3, [r2, #0]
 8005f18:	b933      	cbnz	r3, 8005f28 <_free_r+0x30>
 8005f1a:	6063      	str	r3, [r4, #4]
 8005f1c:	6014      	str	r4, [r2, #0]
 8005f1e:	b003      	add	sp, #12
 8005f20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f24:	f7ff be30 	b.w	8005b88 <__malloc_unlock>
 8005f28:	42a3      	cmp	r3, r4
 8005f2a:	d908      	bls.n	8005f3e <_free_r+0x46>
 8005f2c:	6825      	ldr	r5, [r4, #0]
 8005f2e:	1961      	adds	r1, r4, r5
 8005f30:	428b      	cmp	r3, r1
 8005f32:	bf01      	itttt	eq
 8005f34:	6819      	ldreq	r1, [r3, #0]
 8005f36:	685b      	ldreq	r3, [r3, #4]
 8005f38:	1949      	addeq	r1, r1, r5
 8005f3a:	6021      	streq	r1, [r4, #0]
 8005f3c:	e7ed      	b.n	8005f1a <_free_r+0x22>
 8005f3e:	461a      	mov	r2, r3
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	b10b      	cbz	r3, 8005f48 <_free_r+0x50>
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	d9fa      	bls.n	8005f3e <_free_r+0x46>
 8005f48:	6811      	ldr	r1, [r2, #0]
 8005f4a:	1855      	adds	r5, r2, r1
 8005f4c:	42a5      	cmp	r5, r4
 8005f4e:	d10b      	bne.n	8005f68 <_free_r+0x70>
 8005f50:	6824      	ldr	r4, [r4, #0]
 8005f52:	4421      	add	r1, r4
 8005f54:	1854      	adds	r4, r2, r1
 8005f56:	42a3      	cmp	r3, r4
 8005f58:	6011      	str	r1, [r2, #0]
 8005f5a:	d1e0      	bne.n	8005f1e <_free_r+0x26>
 8005f5c:	681c      	ldr	r4, [r3, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	6053      	str	r3, [r2, #4]
 8005f62:	440c      	add	r4, r1
 8005f64:	6014      	str	r4, [r2, #0]
 8005f66:	e7da      	b.n	8005f1e <_free_r+0x26>
 8005f68:	d902      	bls.n	8005f70 <_free_r+0x78>
 8005f6a:	230c      	movs	r3, #12
 8005f6c:	6003      	str	r3, [r0, #0]
 8005f6e:	e7d6      	b.n	8005f1e <_free_r+0x26>
 8005f70:	6825      	ldr	r5, [r4, #0]
 8005f72:	1961      	adds	r1, r4, r5
 8005f74:	428b      	cmp	r3, r1
 8005f76:	bf04      	itt	eq
 8005f78:	6819      	ldreq	r1, [r3, #0]
 8005f7a:	685b      	ldreq	r3, [r3, #4]
 8005f7c:	6063      	str	r3, [r4, #4]
 8005f7e:	bf04      	itt	eq
 8005f80:	1949      	addeq	r1, r1, r5
 8005f82:	6021      	streq	r1, [r4, #0]
 8005f84:	6054      	str	r4, [r2, #4]
 8005f86:	e7ca      	b.n	8005f1e <_free_r+0x26>
 8005f88:	b003      	add	sp, #12
 8005f8a:	bd30      	pop	{r4, r5, pc}
 8005f8c:	20004ba8 	.word	0x20004ba8

08005f90 <_init>:
 8005f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f92:	bf00      	nop
 8005f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f96:	bc08      	pop	{r3}
 8005f98:	469e      	mov	lr, r3
 8005f9a:	4770      	bx	lr

08005f9c <_fini>:
 8005f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f9e:	bf00      	nop
 8005fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fa2:	bc08      	pop	{r3}
 8005fa4:	469e      	mov	lr, r3
 8005fa6:	4770      	bx	lr
