\begin{lstlisting}[language=VHDL, caption={VHDL code for the Modified ALU}]
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;

entity ASU is
    port(
        Clock: in std_logic;
        A, B: in unsigned(7 downto 0);
        studentId: in unsigned(3 downto 0);
        oP: in unsigned(15 downto 0);
        neg: out std_logic;
        R1: out unsigned(3 downto 0);
        R2: out unsigned(3 downto 0)
    );
end ASU;

architecture calculation of ASU is
    signal reg1, reg2, result: unsigned(7 downto 0) := (others => '0');
    signal reg3: unsigned(0 to 7);
    begin
        reg1 <= A;
        reg2 <= B;
        process(Clock, oP)
        begin
            if(rising_edge(Clock)) then 
            case oP is
                when "0000000000000001" =>
                if (reg2 > reg1) then
                    result <= (reg1 + (not reg2));
                else
                    result <= reg1 - reg2;
                    neg <= '0';
                end if;
                when "0000000000000010" =>
                result <= (others => '0') when reg2 = (others => '1') else not reg2;
                result <= result + "1";
                when "0000000000000100" =>
                result(7) <= reg1(7);
                result(6) <= reg1(6);
                result(5) <= reg1(5);
                result(4) <= reg1(4);
                result(3) <= reg2(3);
                result(2) <= reg2(2);
                result(1) <= reg2(1);
                result(0) <= reg2(0);
                when "0000000000001000" =>
                result <= null;
                when "0000000000010000" =>
                result <= reg2 - "00000101";
                when "0000000000100000" =>
                result(7) <= reg1(0);
                result(6) <= reg1(1);
                result(5) <= reg1(2);
                result(4) <= reg1(3);
                result(3) <= reg1(4);
                result(2) <= reg1(5);
                result(1) <= reg1(6);
                result(0) <= reg1(7);
                when "0000000001000000" =>
                result(7) <= reg1(4);
                result(6) <= reg1(3);
                result(5) <= reg1(2);
                result(4) <= reg1(1);
                result(3) <= reg1(0);
                result(2) <= "1";
                result(1) <= "1";
                result(0) <= "1";
                when "0000000010000000" =>
                result <= reg1 + "00000011";
                when "0000000100000000" =>
                result <= not reg2;
                when others =>
                
            end case;
        end if;
    end process;
    R1 <= result(3 downto 0);
    R2 <= result(7 downto 4);
end calculation;  
\end{lstlisting}