Notice 0: Reading LEF file:  Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45.lef
Notice 0: 
Reading DEF file: aes.def
Notice 0: Design: aes_cipher_top
Notice 0:     Created 388 pins.
Notice 0:     Created 18119 components and 98403 component-terminals.
Notice 0:     Created 2 special nets and 36238 connections.
Notice 0:     Created 18908 nets and 62165 connections.
Notice 0: Finished DEF file: aes.def
Startpoint: _35224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35131_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _35224_/CK (DFF_X1)
   0.08    0.08 ^ _35224_/Q (DFF_X1)
   0.04    0.12 ^ _33714_/Z (CLKBUF_X1)
   0.03    0.16 ^ _18033_/Z (BUF_X4)
   0.06    0.22 ^ _18084_/ZN (AND2_X1)
   0.04    0.26 ^ _18085_/Z (BUF_X4)
   0.02    0.27 v _18102_/ZN (NOR2_X1)
   0.03    0.30 v _18180_/ZN (AND2_X1)
   0.02    0.33 ^ _18181_/ZN (INV_X1)
   0.01    0.34 v _19201_/ZN (AOI21_X1)
   0.10    0.44 v _19210_/ZN (OR4_X1)
   0.04    0.49 ^ _19222_/ZN (NOR4_X1)
   0.07    0.55 ^ _19237_/ZN (AND4_X1)
   0.02    0.58 v _19274_/ZN (NAND2_X2)
   0.05    0.63 v _20746_/ZN (XNOR2_X1)
   0.04    0.67 v _20747_/ZN (XNOR2_X1)
   0.04    0.71 v _20749_/ZN (XNOR2_X1)
   0.04    0.75 v _20750_/ZN (XNOR2_X1)
   0.04    0.79 v _20752_/ZN (XNOR2_X1)
   0.05    0.84 v _20753_/Z (MUX2_X2)
   0.03    0.87 v _33796_/Z (CLKBUF_X1)
   0.00    0.87 v _35131_/D (DFF_X1)
           0.87   data arrival time

   5.00    5.00   clock clk (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ _35131_/CK (DFF_X1)
  -0.04    4.96   library setup time
           4.96   data required time
---------------------------------------------------------
           4.96   data required time
          -0.87   data arrival time
---------------------------------------------------------
           4.09   slack (MET)


INFO: Reading Voltage source file Vsrc_aes.loc
INFO: Reading default resistance values default_resistance.cfg
Voltage fileVsrc_aes.loc
INFO: Reading location of VDD and VSS sources 
Default resistance filedefault_resistance.cfg
INFO: Reading resistance of layers and vias 
INFO: G matrix created 
INFO: Number of nodes: 100010
Warning: Atleast one via resistance not found in DB. Using default value from the file 


INFO: Executing STA for Power
INFO: Execute STA
INFO: Created J vector


INFO: Solving GV=J
INFO: SuperLU begin solving
INFO: SuperLU finished solving


######################################
Worstcase Voltage: 1.0985
Average IR drop  : 0.0013443
Worstcase IR drop: 0.0014603
######################################
