{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430260713922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430260713932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 23:38:03 2015 " "Processing started: Tue Apr 28 23:38:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430260713932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430260713932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430260713932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430260714882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/ip/video_pll/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/ip/video_pll/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "../ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/ip/screen_buffer/screen_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/ip/screen_buffer/screen_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_buffer " "Found entity 1: screen_buffer" {  } { { "../ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/ip/line_buffer/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/ip/line_buffer/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/hdl/vga_lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/hdl/vga_lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LCD_Driver " "Found entity 1: VGA_LCD_Driver" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/hdl/i2s_lcd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/hdl/i2s_lcd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_LCD_Config " "Found entity 1: I2S_LCD_Config" {  } { { "../hdl/I2S_LCD_Config.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/hdl/i2s_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/hdl/i2s_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Controller " "Found entity 1: I2S_Controller" {  } { { "../hdl/I2S_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/hdl/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/hdl/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../hdl/I2C_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/components/vga_lcd_driver/hdl/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/components/vga_lcd_driver/hdl/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../hdl/I2C_AV_Config.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/vga_lcd_driver_de270_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/vga_lcd_driver_de270_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LCD_Driver_DE270_Top " "Found entity 1: VGA_LCD_Driver_DE270_Top" {  } { { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260715412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260715412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_LCD_Driver_DE270_Top " "Elaborating entity \"VGA_LCD_Driver_DE270_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430260715632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:video_pll " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:video_pll\"" {  } { { "hdl/VGA_LCD_Driver_DE270_Top.v" "video_pll" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:video_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:video_pll\|altpll:altpll_component\"" {  } { { "../ip/VIDEO_PLL/VIDEO_PLL.v" "altpll_component" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:video_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:video_pll\|altpll:altpll_component\"" {  } { { "../ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:video_pll\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:video_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715822 ""}  } { { "../ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430260715822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LCD_Driver VGA_LCD_Driver:vga_driver " "Elaborating entity \"VGA_LCD_Driver\" for hierarchy \"VGA_LCD_Driver:vga_driver\"" {  } { { "hdl/VGA_LCD_Driver_DE270_Top.v" "vga_driver" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_PIXEL_ADDRESS VGA_LCD_Driver.v(84) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(84): object \"LCD_PIXEL_ADDRESS\" assigned a value but never read" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Red VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Red\" assigned a value but never read" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Green VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Green\" assigned a value but never read" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blue VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Blue\" assigned a value but never read" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(348) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(348): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(362) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(362): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 VGA_LCD_Driver.v(369) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(369): truncated value with size 32 to match size of target (15)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(405) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(405): all case item expressions in this case statement are onehot" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 405 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(457) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(457): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_LCD_Driver.v(460) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(460): truncated value with size 32 to match size of target (17)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(540) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(540): all case item expressions in this case statement are onehot" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(555) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(555): all case item expressions in this case statement are onehot" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 555 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(607) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(607): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_LCD_Driver.v(610) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(610): truncated value with size 32 to match size of target (17)" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260715852 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_buffer VGA_LCD_Driver:vga_driver\|screen_buffer:SB " "Elaborating entity \"screen_buffer\" for hierarchy \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\"" {  } { { "../hdl/VGA_LCD_Driver.v" "SB" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260715902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\"" {  } { { "../ip/screen_buffer/screen_buffer.v" "altsyncram_component" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\"" {  } { { "../ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716042 ""}  } { { "../ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430260716042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pm32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pm32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pm32 " "Found entity 1: altsyncram_pm32" {  } { { "db/altsyncram_pm32.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_pm32.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260716222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260716222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pm32 VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated " "Elaborating entity \"altsyncram_pm32\" for hierarchy \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260716412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260716412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|decode_6oa:decode2 " "Elaborating entity \"decode_6oa\" for hierarchy \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|decode_6oa:decode2\"" {  } { { "db/altsyncram_pm32.tdf" "decode2" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_pm32.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_pm32.tdf" "decode_a" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_pm32.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260716662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260716662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kb VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|mux_1kb:mux4 " "Elaborating entity \"mux_1kb\" for hierarchy \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|mux_1kb:mux4\"" {  } { { "db/altsyncram_pm32.tdf" "mux4" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_pm32.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer VGA_LCD_Driver:vga_driver\|line_buffer:LB " "Elaborating entity \"line_buffer\" for hierarchy \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\"" {  } { { "../hdl/VGA_LCD_Driver.v" "LB" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\"" {  } { { "../ip/line_buffer/line_buffer.v" "altsyncram_component" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\"" {  } { { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160 " "Parameter \"numwords_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160 " "Parameter \"numwords_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716792 ""}  } { { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430260716792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8o1 " "Found entity 1: altsyncram_r8o1" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430260716952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430260716952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8o1 VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated " "Elaborating entity \"altsyncram_r8o1\" for hierarchy \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260716972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_LCD_Config VGA_LCD_Driver:vga_driver\|I2S_LCD_Config:u4 " "Elaborating entity \"I2S_LCD_Config\" for hierarchy \"VGA_LCD_Driver:vga_driver\|I2S_LCD_Config:u4\"" {  } { { "../hdl/VGA_LCD_Driver.v" "u4" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260717002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2S_LCD_Config.v(71) " "Verilog HDL assignment warning at I2S_LCD_Config.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/I2S_LCD_Config.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260717012 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Controller VGA_LCD_Driver:vga_driver\|I2S_LCD_Config:u4\|I2S_Controller:u0 " "Elaborating entity \"I2S_Controller\" for hierarchy \"VGA_LCD_Driver:vga_driver\|I2S_LCD_Config:u4\|I2S_Controller:u0\"" {  } { { "../hdl/I2S_LCD_Config.v" "u0" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430260717042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2S_Controller.v(90) " "Verilog HDL assignment warning at I2S_Controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/I2S_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430260717042 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[0\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[1\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[2\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[3\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[4\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[5\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[6\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[7\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[8\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[9\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[10\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[11\] " "Synthesized away node \"VGA_LCD_Driver:vga_driver\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260717292 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430260717292 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430260717292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430260717942 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 54 -1 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 55 -1 0 } } { "../hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 369 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430260717992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430260717992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430260718052 "|VGA_LCD_Driver_DE270_Top|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430260718052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430260718172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430260718992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430260718992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430260719232 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430260719232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430260719232 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430260719232 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430260719232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430260719232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430260719312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 23:38:39 2015 " "Processing ended: Tue Apr 28 23:38:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430260719312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430260719312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430260719312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430260719312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430260750870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430260750880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 23:38:40 2015 " "Processing started: Tue Apr 28 23:38:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430260750880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1430260750880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1430260750880 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1430260750960 ""}
{ "Info" "0" "" "Project  = VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Project  = VGA_LCD_Driver_DE270_Top" 0 0 "Fitter" 0 0 1430260750960 ""}
{ "Info" "0" "" "Revision = VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Revision = VGA_LCD_Driver_DE270_Top" 0 0 "Fitter" 0 0 1430260750960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1430260751419 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_LCD_Driver_DE270_Top EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"VGA_LCD_Driver_DE270_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430260751619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430260751649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430260751649 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VIDEO_PLL:video_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VIDEO_PLL:video_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430260751709 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430260751709 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430260751709 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a48 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a24 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a12 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a0 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a36 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a49 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a13 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a25 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a1 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a37 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a50 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a26 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a14 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a2 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a38 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a51 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a15 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a27 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a3 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a39 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a52 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a28 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a16 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a4 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a40 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a53 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a17 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a29 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a5 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a41 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a54 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a30 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a18 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a6 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a42 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a55 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a19 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a31 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a7 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a43 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a56 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a32 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a20 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a8 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a44 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a57 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a21 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a33 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a9 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a45 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a58 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a34 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a22 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a10 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a46 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a59 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a23 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a35 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a11 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a47 " "Atom \"VGA_LCD_Driver:vga_driver\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_pm32:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1430260751719 "|VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_pm32:auto_generated|ram_block1a47"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1430260751719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430260751779 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430260752799 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 2446 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430260752799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 2447 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430260752799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 2448 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430260752799 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430260752799 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430260752809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_LCD_Driver_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_LCD_Driver_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430260753119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430260753119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430260753129 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1430260753129 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430260753139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430260753169 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:video_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430260753169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node VIDEO_PLL:video_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430260753169 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:video_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430260753169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430260753309 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430260753319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430260753319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430260753319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430260753319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430260753319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430260753319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430260753329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430260753359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1430260753369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430260753369 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VIDEO_PLL:video_pll\|altpll:altpll_component\|pll clk\[1\] VGA_CLK " "PLL \"VIDEO_PLL:video_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 92 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 40 0 0 } } { "hdl/VGA_LCD_Driver_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430260753379 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430260753399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430260754959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430260755179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430260755199 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430260756009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430260756009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430260756139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430260757579 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430260757579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430260757809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430260757819 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1430260757819 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430260757819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430260757859 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430260757859 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR_17 0 " "Pin \"LEDR_17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430260757869 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1430260757869 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430260758159 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430260758239 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430260758479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430260759089 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430260759099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/output_files/VGA_LCD_Driver_DE270_Top.fit.smsg " "Generated suppressed messages file Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/output_files/VGA_LCD_Driver_DE270_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430260759379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430260759979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 23:39:19 2015 " "Processing ended: Tue Apr 28 23:39:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430260759979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430260759979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430260759979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430260759979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1430260791167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430260791177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 23:39:20 2015 " "Processing started: Tue Apr 28 23:39:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430260791177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1430260791177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1430260791177 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1430260793877 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1430260793977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430260794926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 23:39:54 2015 " "Processing ended: Tue Apr 28 23:39:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430260794926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430260794926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430260794926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430260794926 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1430260795506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1430260826617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430260826627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 23:39:55 2015 " "Processing started: Tue Apr 28 23:39:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430260826627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430260826627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top " "Command: quartus_sta VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430260826627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1430260826697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430260827307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430260827347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430260827347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_LCD_Driver_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_LCD_Driver_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1430260827587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430260827587 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827597 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{video_pll\|altpll_component\|pll\|clk\[0\]\} \{video_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{video_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{video_pll\|altpll_component\|pll\|clk\[0\]\} \{video_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827597 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{video_pll\|altpll_component\|pll\|clk\[1\]\} \{video_pll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{video_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{video_pll\|altpll_component\|pll\|clk\[1\]\} \{video_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827597 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430260827597 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1430260827597 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1430260827607 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1430260827667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 34.099 " "Worst-case setup slack is 34.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.099         0.000 video_pll\|altpll_component\|pll\|clk\[0\]  " "   34.099         0.000 video_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430260827727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 video_pll\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 video_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430260827747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430260827757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430260827767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCK_50  " "   10.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 video_pll\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 video_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260827777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430260827777 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1430260828017 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1430260828017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.070 " "Worst-case setup slack is 37.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.070         0.000 video_pll\|altpll_component\|pll\|clk\[0\]  " "   37.070         0.000 video_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430260828087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 video_pll\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 video_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430260828107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430260828117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430260828127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCK_50  " "   10.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 video_pll\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 video_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430260828147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430260828147 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1430260828397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430260828457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430260828457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430260828617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 23:40:28 2015 " "Processing ended: Tue Apr 28 23:40:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430260828617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430260828617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430260828617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430260828617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430260859858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430260859868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 23:40:29 2015 " "Processing started: Tue Apr 28 23:40:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430260859868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430260859868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_LCD_Driver_DE270_Top -c VGA_LCD_Driver_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430260859868 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "VGA_LCD_Driver_DE270_Top.vo\", \"VGA_LCD_Driver_DE270_Top_fast.vo VGA_LCD_Driver_DE270_Top_v.sdo VGA_LCD_Driver_DE270_Top_v_fast.sdo Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/simulation/modelsim/ simulation " "Generated files \"VGA_LCD_Driver_DE270_Top.vo\", \"VGA_LCD_Driver_DE270_Top_fast.vo\", \"VGA_LCD_Driver_DE270_Top_v.sdo\" and \"VGA_LCD_Driver_DE270_Top_v_fast.sdo\" in directory \"Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1430260861298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430260861388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 23:41:01 2015 " "Processing ended: Tue Apr 28 23:41:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430260861388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430260861388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430260861388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430260861388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430260861988 ""}
