Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=100.103.45.18
ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none;
	t=1794064837;
	b=qS0c1fwL71o+N9SYT3CTbAI3IBNrcWy/2HF4FOidzyP/duueQRh80cwnfIfnEls/hmEg
	 pSV+jZtZtgPwwwApi9lfDuG3BF5ZTXLNgNppWT34f8U8cmJwJaAQ3IKBks7WFlmg283us
	 KafKzdCCaQIv/UgQ/zbimFT7JgrUJnH2O93/qqWR0TCEY23V76M20mhcKp9rONsrDu62s
	 XUyaAzPtM4sLgABBgfY2AbgWaAJWNynpf1Vk9Dk31+SBXfhciI41HrEZ8vUBTjUGvt6mo
	 WCIxIV9AYiiAm3PXspnqaZ259eoGPPBLH5V8+yptyAR0Ff7WaootZUHh6rkzpnB5Pag==
ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1794064837;
	h=Received:DKIM-Signature:From:To:Cc:Subject:Date:Message-ID:X-Mailer:
	 In-Reply-To:References:User-Agent:X-stable:X-Patchwork-Hint:
	 MIME-Version:Content-Transfer-Encoding;
	bh=9yZev+xpfEI3myAKTTk6im/0quBF0vsBkLKX6wBobrk=;
	b=NTNIUVfUedKJkwsrL2t/w5jbqUVfIvTZzb7aMfL/aLyTPUinvLI99rgJZUA/bCTRZ7V5
	 wDhPetzPp+IOjxFYALwbFcEpT1+yqVTZ8ZlwlayyvqJM9xUpEDgrPX61gEc7l4amlIK6b
	 JqkBYi2FIApWkXjeYOp/xS3ok7DLJX50VPhKtjfGBtJnrdH/XQ4/akha8lJyOER1QRs5s
	 zHrCx6V/j9eu8wyUhW3pO1P5OEmy2SvyLBEEBxybMtIBR0s1Sy7GVLidvE9/yY2s1Sh9e
	 /Pycw/pAJeXqGWmIc5S1p6uxvY2XW62RcEFal3bkMbT9+YNGtpnImV0RS+51Y9td82A==
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; 
	dkim=pass header.d=linuxfoundation.org header.i=@linuxfoundation.org header.a=rsa-sha256 header.s=korg header.b=pizVvzcW;
	arc=none smtp.remote-ip=100.103.45.18
Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D308606A32C;
	Sat,  7 Nov 2026 15:20:37 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.a=rsa-sha256 header.s=korg header.b=pizVvzcW
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 48BA61F008A3;
	Sat,  7 Nov 2026 15:20:37 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linuxfoundation.org;
	s=korg; t=1794064837;
	bh=9yZev+xpfEI3myAKTTk6im/0quBF0vsBkLKX6wBobrk=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References;
	b=pizVvzcWNH768f2/HFcDbOpn34bxxZd0/KnrLJR3FjACGphKKvTOF/UzSeQQU/bpn
	 2LlawC+OUEyW1HcuiFU2uua8H0xDChVwesq7O8dqvqo9cEUxUnvupU36RZtV/k+CLg
	 t+n9hGTPZwY9EhjGmzAk7k5tvVh8s+W0WjRFTWn0=
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: stable@vger.kernel.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	patches@lists.linux.dev,
	Sebastian Andrzej Siewior <bigeasy@linutronix.de>,
	Karl Mehltretter <kmehltretter@gmail.com>,
	Russell King <rmk+kernel@armlinux.org.uk>,
	Sasha Levin <sashal@kernel.org>
Subject: [PATCH 7.3 0767/1257] ARM: 9521/1: cacheinfo: count external caches in early_cache_level()
Date: Sat,  7 Nov 2026 08:51:03 -0500
Message-ID: <20261107135000.477238991@linuxfoundation.org>
X-Mailer: git-send-email 2.56.0
In-Reply-To: <20261107134939.434104957@linuxfoundation.org>
References: <20261107134939.434104957@linuxfoundation.org>
User-Agent: quilt/0.69
X-stable: review
X-Patchwork-Hint: ignore
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Post: <mailto:stable@vger.kernel.org>
List-Help: <mailto:stable+help@vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
List-Owner: <mailto:stable+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

7.3-stable review patch.  If anyone has any objections, please let me know.

------------------

From: Karl Mehltretter <kmehltretter@gmail.com>

[ Upstream commit 4fd69e8a9ebc42e292637ec2ebfb6bcf2d2f6c0e ]

early_cache_level() counts only caches described by CLIDR. An external
PL310 is absent from CLIDR, and its arm,pl310-cache compatible is not
accepted by init_of_cache_level(), so early allocation falls back to
an incomplete count. init_cache_level() later adds the DT-described
L2, forcing reallocation on the secondary CPU with interrupts disabled.
This defeats early allocation on PREEMPT_RT.

Use init_cache_level() for early sizing too, so the initial allocation
includes external caches described by the device tree.

Assisted-by: LLM

Cc: stable@vger.kernel.org
Tested-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
Link: https://lore.kernel.org/r/20260912195552.76673-3-kmehltretter@gmail.com/
Signed-off-by: Karl Mehltretter <kmehltretter@gmail.com>
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
Signed-off-by: Sasha Levin <sashal@kernel.org>
---
 arch/arm/kernel/cacheinfo.c | 12 +++++-------
 1 file changed, 5 insertions(+), 7 deletions(-)

diff --git a/arch/arm/kernel/cacheinfo.c b/arch/arm/kernel/cacheinfo.c
index 860eeb03cfe5d..31591c9472548 100644
--- a/arch/arm/kernel/cacheinfo.c
+++ b/arch/arm/kernel/cacheinfo.c
@@ -111,13 +111,6 @@ static int detect_cache_level(unsigned int *level_p, unsigned int *leaves_p)
 	return 0;
 }
 
-int early_cache_level(unsigned int cpu)
-{
-	struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
-
-	return detect_cache_level(&this_cpu_ci->num_levels, &this_cpu_ci->num_leaves);
-}
-
 int init_cache_level(unsigned int cpu)
 {
 	unsigned int level, leaves;
@@ -146,6 +139,11 @@ int init_cache_level(unsigned int cpu)
 	return 0;
 }
 
+int early_cache_level(unsigned int cpu)
+{
+	return init_cache_level(cpu);
+}
+
 int populate_cache_leaves(unsigned int cpu)
 {
 	unsigned int level, idx;
-- 
2.53.0



