#include <stddef.h>
#include <stdlib.h>
#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include <unistd.h>
#include <dirent.h>
#include <errno.h>
#include <malloc.h>
#include <ctype.h>
#include <fcntl.h>
#include "stats.h"
#include "trace.h"
#include "pscanf.h"
#include "pci.h"

#define BOX_CTL        0xF4

#define CTL0           0xD8
#define CTL1           0xDC
#define CTL2           0xE0
#define CTL3           0xE4

#define B_CTR0         0xA0
#define A_CTR0         0xA4
#define B_CTR1         0xA8
#define A_CTR1         0xAC
#define B_CTR2         0xB0
#define A_CTR2         0xB4
#define B_CTR3         0xB8
#define A_CTR3         0xBC

/* Fixed counters are available on IMC */
#define FIXED_CTL      0xF0
#define B_FIXED_CTR    0xD0
#define A_FIXED_CTR    0xD4

#define G_CTL_KEYS   \
  X(CTL0),	   \
    X(CTL1),	   \
    X(CTL2),	   \
    X(CTL3)

#define G_CTR_KEYS   \
  X(CTR0),	   \
    X(CTR1),	   \
    X(CTR2),	   \
    X(CTR3)

static int intel_snb_uncore_begin_dev(char *bus_dev, uint32_t *events, size_t nr_events)
{
  int rc = -1;
  char pci_path[80];
  int pci_fd = -1;
  uint32_t ctl;

  snprintf(pci_path, sizeof(pci_path), "/proc/bus/pci/%s", bus_dev);

  pci_fd = open(pci_path, O_RDWR);
  if (pci_fd < 0) {
    ERROR("cannot open `%s': %m\n", pci_path);
    goto out;
  }

  ctl = 0x10100UL; // enable freeze (bit 16), freeze (bit 8), reset counters
  if (pwrite(pci_fd, &ctl, sizeof(ctl), BOX_CTL) < 0) {
    ERROR("cannot enable freeze of QPI counters: %m\n");
    goto out;
  }
  
  /* Select Events for Uncore counters, CTLx registers are 4 bits apart */
  int i;
  for (i = 0; i < nr_events; i++) {
    TRACE("PCI Address %08X, event %016lX\n", CTL0 + 4*i, (unsigned long) events[i]);
    if (pwrite(pci_fd, &events[i], sizeof(events[i]), CTL0 + 4*i) < 0) { 
      ERROR("cannot write event %016lX to PCI Address %08X through `%s': %m\n", 
            (unsigned long) events[i],
            (unsigned) CTL0 + 4*i,
            pci_path);
      goto out;
    }
  }

  /* Manually reset programmable Uncore counters. They are 4 apart, 
     but each counter register is split into 2 32-bit registers, A and B */
  uint32_t zero = 0x0UL;
  for (i = 0; i < nr_events; i++) {
    if (pwrite(pci_fd, &zero, sizeof(zero), A_CTR0 + 8*i) < 0 || 
	pwrite(pci_fd, &zero, sizeof(zero), B_CTR0 + 8*i) < 0) { 
      ERROR("cannot reset counter %08X,%08X through `%s': %m\n", 
	    (unsigned) A_CTR0 + 8*i, (unsigned) B_CTR0 + 8*i,
            pci_path);
      goto out;
    }
  }

  ctl = 0x10000UL; // unfreeze counter
  if (pwrite(pci_fd, &ctl, sizeof(ctl), BOX_CTL) < 0) {
    ERROR("cannot unfreeze counters: %m\n");
    goto out;
  }

  rc = 0;

 out:
  if (pci_fd >= 0)
    close(pci_fd);

  return rc;
}

static void intel_snb_uncore_collect_dev(struct stats_type *type, char *bus_dev)
{
  struct stats *stats = NULL;
  char pci_path[80];
  int pci_fd = -1;

  stats = get_current_stats(type, bus_dev);
  if (stats == NULL)
    goto out;

  TRACE("bus/dev %s\n", bus_dev);

  snprintf(pci_path, sizeof(pci_path), "/proc/bus/pci/%s", bus_dev);
  pci_fd = open(pci_path, O_RDONLY);
  if (pci_fd < 0) {
    ERROR("cannot open `%s': %m\n", pci_path);
    goto out;
  }

#define X(k,r...) \
  ({ \
    uint32_t val; \
    if ( pread(pci_fd, &val, sizeof(val), k) < 0) \
      ERROR("cannot read `%s' (%08X) through `%s': %m\n", #k, k, pci_path); \
    else \
      stats_set(stats, #k, val);	\
  })
  G_CTL_KEYS;
#undef X

#define X(k,r...) \
  ({ \
    uint32_t val_a, val_b; \
    uint64_t val = 0x0ULL; \
    if ( pread(pci_fd, &val_a, sizeof(val_a), A_##k) < 0 || pread(pci_fd, &val_b, sizeof(val_b), B_##k) < 0 ) \
      ERROR("cannot read `%s' (%08X,%08X) through `%s': %m\n", #k, A_##k, B_##k, pci_path); \
    else \
      val = val_a; stats_set(stats, #k, (val<<32) + val_b);	\
  })
  G_CTR_KEYS;
  if (strcmp(type->st_name, "intel_snb_imc") == 0)
    X(FIXED_CTR);
#undef X

 out:
  if (pci_fd >= 0)
    close(pci_fd);
}

