// Seed: 2437143474
module module_0 (
    output wire id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  id_3,
    output tri  id_4,
    input  tri0 id_5
);
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    inout tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wor id_3;
  output wire id_2;
  output uwire id_1;
  assign id_1 = -1 == 1;
  id_5 :
  assert property (@(posedge -1) 1'h0)
  else $clog2(53);
  ;
  assign id_3 = id_4 || 1;
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    output tri0  id_0,
    input  tri   id_1,
    output wand  id_2
    , id_7,
    output wire  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  assign id_0 = id_7 + -1'b0;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
