---
layout: default
title: Publications
---

## Publications

### Conference Papers

0. Takumi Kobori, Yasunari Suzuki, Yosuke Ueno, __Teruo Tanimoto__, Synge Todo, and Yuuki Tokunaga,  
   ***LSQCA: Resource-Efficient Load/Store Architecture for Limited-Scale Fault-Tolerant Quantum Computing,***
   IEEE International Symposium on High-Performance Computer Architecture (HPCA-31) (accepted).

0. Yuki Matsumoto, __Teruo Tanimoto,__ Masamitsu Tanaka, and Takatsugu Ono,  
   ***Low-Power Half-Flux-Quantum based Counter Circuits for Cryogenic Quantum Computers,***  
   IEEE International Conference on Quantum Computing and Engineering, pp.1007-1013, Sep. 2024.

0. Yasunari Suzuki, Yosuke Ueno, Wang Liao, Masamitsu Tanaka, and __Teruo Tanimoto__,  
   ***Circuit Designs for Practical-Scale Fault-Tolerant Quantum Computing***,  
   In Proceedings of Symposium on VLSI Technology and Circuits (VLSI '23), pp. 1-2, June 2023 (invited).  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/10185351))

0. Wang LIAO, Yasunari Suzuki, __Teruo Tanimoto__, Yosuke Ueno, and Yuuki Tokunaga,  
   ***WIT-Greedy: Hardware System Design of Weighted ITerative Greedy Decoder for Surface Code***,  
   In Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC '23), pp. 209-215, Jan. 2023.  
   (acceptance rate: 102/328=31.1%)  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/10044818)) 
   ([ACMDL](https://dl.acm.org/doi/10.1145/3566097.3567933))

0. Satoshi Matsushita, __Teruo Tanimoto__, Satoshi Kawakami, Takatsugu Ono, and Koji Inoue,  
   ***An Edge Autonomous Lamp Control with Camera Feedback***,  
   In Proceedings of the IEEE 8th World Forum on Internet of Things (WF-IoT '22), pp. 1-7, Oct.-Nov. 2022.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/10152281))

0. Yasunari Suzuki, Takanori Sugiyama, Tomochika Arai, Wang Liao, Koji Inoue, and __Teruo Tanimoto__,  
   ***Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic rays***,  
   In Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture (MICRO-55), pp. 1110-1125, Oct. 2022.  
   (acceptance rate: 83/366=22%)  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9923816))

0. Ilkwon Byun, Junpyo Kim, Dongmoon Min, Ikki Nagaoka, Kosuke Fukumitsu, Iori Ishikawa, __Teruo Tanimoto__, Masamitsu Tanaka, Koji Inoue, and Jangwoo Kim,  
   ***XQsim: Modeling Cross-Technology Control Processors for 10+K Qubit Quantum Computers,***  
   In Proceedings of ACM/IEEE International Symposium on Computer Architecture (ISCA '22), pp. 366-382, June 2022.  
   ([ACMDL](https://dl.acm.org/doi/10.1145/3470496.3527417))

0. Iori Ishikawa, Ikki Nagaoka, Ryota Kashima, Koki Ishida, Kosuke Fukumitsu, Keitaro Oka, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Akira Fujimaki, and Koji Inoue,  
   ***Design of Variable Bit-Width Arithmetic Unit Using Single Flux Quantum Device,***  
   In Proceedings of International Symposium on Circuits & Systems 2022 (ISCAS '22), pp. 3547-3551, May 2022.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9937317))

0. Koki Ishida, Il-Kwon Byun, Ikki Nagaoka, Kosuke Fukumitsu, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Jangwoo Kim, and Koji Inoue,  
   ***SuperNPU: Architecting an Extremely Fast Neural Processing Unit Using Superconducting Logic Devices,***  
   In Proceedings of the 53rd IEEE/ACM International Symposium on Microarchitecture (MICRO-53), pp. 58-72, Oct. 2020.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9251979))

0. Koki Ishida, Masamitsu Tanaka, Ikki Nagaoka, Takatsugu Ono, Satoshi Kawakami, __Teruo Tanimoto__, Akira Fujimaki, and Koji Inoue  
   ***32 GHz 6.5 mW Gate-Level-Pipelined 4-bit Processor using Superconductor Single-Flux-Quantum Logic,***  
   In Proceedings of the 2020 Symposia on VLSI Technology and Circuits, pp.1-2, June 2020.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9162826))

0. Keitaro Oka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Koi Inoue,  
   ***Enhancing a manycore-oriented compressed cache for GPGPU,***  
   In Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region (HPCAsia2020), pp.22-31, Jan. 2020.  
   ([ACMDL](https://dl.acm.org/doi/abs/10.1145/3368474.3368491))

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***CPCI Stack: Metric for Accurate Bottleneck Analysis on OoO Microprocessors,***  
   In Proceedings of the Fifth International Symposium on Computing and Networking (CANDAR '17), pp.166-172, Nov. 2017.  
   (acceptance rate: 25/73=34.2%)  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/8345426/))

0. Hiroshi Sasaki, Fang-Hsiang Su, __Teruo Tanimoto,__ and Simha Sethumadhavan,  
   ***Why Do Programs Have Heavy Tails?,***  
   In Proceedings of the 2017 IEEE International Symposium on Workload Characterization (IISWC '17), pp.135-145, Oct. 2017.  
   (acceptance rate: 23/83=27.7%)  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/8167771/))

0. Takatsugu Ono, Yotaro Konishi, __Teruo Tanimoto,__ Noboru Iwamatsu, Takashi Miyoshi, and Jun Tanaka,  
   ***FlexDAS: A Flexible Direct Attached Storage for I/O Intensive Applications,***  
   In Proceedings of IEEE International Conference on Big Data (IEEE BigData '14, accepted as a short paper), pp.147-152, Oct. 2014.  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7004224/))

0. Hiroshi Sasaki, __Teruo Tanimoto,__ Koji Inoue, and Hiroshi Nakamura,  
   ***Scalability-based Manycore Partitioning,***  
   In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT '12), pp.107-116, Sep. 2012.  
   (acceptance rate: 39/207=18.8%)  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7842923/))


### Workshop Papers

0. Masamitsu Tanaka, Ikki Nagaoka, Satoshi Kawakami, __Teruo Tanimoto__, Takatugu Ono, Koji Inou, and Akira Fujimaki,  
   ***High-Throughput Single-Flux-Quantum Circuits Based on Gate- Level-Pipelining toward Artificial Intelligence Applications***,  
   The Superconducting SFQ VLSI Workshop, Nov. 2022 (non-refereed).

0. __Teruo Tanimoto__, Shuhei Matsuo, Satoshi Kawakami, Yutaka Tabuchi, Masao Hirokawa, and Koji Inoue,  
   ***How many trials do we need for reliable NISQ computing?,***  
   In Proceedings of the First International Workshop on Quantum Computing: Circuits Systems Automation and Applications (QC-CSAA) in conjunction with ISVLSI 2020, pp. 288-290, July 2020.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9154928))

0. __Teruo Tanimoto__, Shuhei Matsuo, Satoshi Kawakami, Yutaka Tabuchi, Masao Hirokawa, and Koji Inoue,  
   ***Practical error modeling toward realistic NISQ simulation,***  
   In Proceedings of the First International Workshop on Quantum Computing: Circuits Systems Automation and Applications (QC-CSAA) in conjunction with ISVLSI 2020, pp. 291-293, July 2020.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9155029))


### Journal Papers

0. Yosuke Ueno, Satoshi Imamura, Yuna Tomida, __Teruo Tanimoto__, Masamitsu Tanaka, Yutaka Tabuchi, Koji Inoue, and Hiroshi Nakamura,  
   ***C3-VQA: Cryogenic Counter-Based Co-Processor for Variational Quantum Algorithms,***  
   IEEE Transactions on Quantum Engineering (in press).

0. Yosuke Ueno, Yuna Tomida, __Teruo Tanimoto__, Masamitsu Tanaka, Yutaka Tabuchi, Koji Inoue, and Hiroshi Nakamura,  
   ***Inter-Temperature Bandwidth Reduction in Cryogenic QAOA Machines,***  
   IEEE Computer Architecture Letters, Vol. 23, no. 1, pp. 9-12, Jan.-June 2024.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/10274135)) 
   ([arXiv](https://arxiv.org/abs/2310.01630))

0. Kuan Yi Ng, Aalaa M. A. Babai, __Teruo Tanimoto__, Satoshi Kawakami, and Koji Inoue,  
   ***Empirical Power-Performance Analysis of Layer-wise CNN Inference on Single Board Computers,***  
   Journal of Information Processing, Vol.31, pp.478-494, Aug. 2023.
   (also printed in IPSJ Transactions on Advanced Computer Systems)  
   ([J-STAGE](https://www.jstage.jst.go.jp/article/ipsjjip/31/0/31_478/_article/-char/ja/))

0. Ikki Nagaoka, Ryota Kashima, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Taro Yamashita, Koji Inoue, and Akira Fujimaki,  
   ***50-GFLOPS Floating-Point Adder and Multiplier Using Gate-Level-Pipelined Single-Flux-Quantum Logic with Frequency-Increased Clock Distribution,***   
   IEEE Transactions on Applied Superconductivity, vol. 33, no. 4, pp. 1-11, June 2023, Art no. 1302711.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/10058033))

0. Koki Ishida, Ilkwon Byun, Ikki Nagaoka, Kousuke Fukumitsu, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Jangwoo Kim, and Koji Inoue,  
   ***Superconductor Computing for Neural Networks,***   
   IEEE Micro, vol.41, no.3, pp.19–26, May-June 2021.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9395193))

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***Critical Path based Microarchitectural Bottleneck Analysis for Out-of-Order Execution,***  
   IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E102-A, No.6, pp.758-766, Jun. 2019.  
   ([J-STAGE](https://www.jstage.jst.go.jp/article/transfun/E102.A/6/E102.A_758/_article/-char/ja/))

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***Dependence Graph Model for Accurate Critical Path Analysis on Out-of-Order Processors,***  
   IPSJ Journal of Information Processing, Vol.25, pp.983-992, Dec. 2017.  
   (also printed in IPSJ Transactions on Advanced Computer Systems, Vol.10, No.3)  
   ([IPSJJIP](https://www.jstage.jst.go.jp/article/ipsjjip/25/0/25_983/_article/-char/en)) 
   ([IPSJACS](https://ipsj.ixsq.nii.ac.jp/ej/?action=pages_view_main&active_action=repository_view_main_item_detail&item_id=184261&item_no=1&page_id=13&block_id=8))

0. __Teruo Tanimoto,__ Takatsugu Ono, Koji Inoue, and Hiroshi Sasaki,  
   ***Enhanced Dependence Graph Model for Critical Path Analysis on Modern Out-of-Order Processors,***  
   IEEE Computer Architecture Letters, Vol.16, No.2, pp.111-114, July-Dec. 2017.  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7882625/))

0. Hiroshi Sasaki, Fang-Hsiang Su, __Teruo Tanimoto,__ and Simha Sethumadhavan,  
   ***Heavy Tails in Program Structure,***  
   IEEE Computer Architecture Letters, Vol.16, No.1, pp.34-37, Jan.-June 2017.  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7480837/))

0. Takatsugu Ono, Yotaro Konishi, __Teruo Tanimoto,__ Noboru Iwamatsu, Takashi Miyoshi, and Jun Tanaka,  
   ***A Flexible Direct Attached Storage for a Data Intensive Application,***  
   IEICE Transactions on Information and Systems, Vol.E98-D, No.12, pp.2168-2177, Dec. 2015.  
   ([J-STAGE](https://www.jstage.jst.go.jp/article/transinf/E98.D/12/E98.D_2015PAP0029/_article/-char/en))


### Posters

0. Yosuke Ueno, Satoshi Imamura, Yuna Tomida, __Teruo Tanimoto,__ Masamitsu Tanaka, Yutaka Tabuchi, Koji Inoue, Hiroshi Nakamura,
   ***SFQ counter-based precomputation for large-scale cryogenic VQE machines,***
   Work in progress poster session in the 61st Design Automation Conference (DAC 2024 WIP).
    ([arXiv](https://arxiv.org/abs/2403.00363))

0. Koki Ishida, Masamitsu Tanaka, Ikki Nagaoka, Takatsugu Ono, Satoshi Kawakami, __Teruo Tanimoto__, Akira Fujimaki, Koji Inoue,  
   ***Prototype Design of 32 GHz Microprocessor based on Superconducting Single-Flux-Quantum Logic,***  
   The International Conference for High Performance Computing (SC), Nov. 2019.

0. Ghadeer Almusaddar, __Teruo Tanimoto__, Takatsugu Ono, Smruti Sarangi, Koji Inoue,  
   ***Whitelisting Approach Using Hardware Performance Counters in IoT Microprocessors,***  
   4th Career Workshop for Women and Minorities in Computer Architecture, Oct. 2018.

0. __Teruo Tanimoto,__ Takatsugu Ono, Kohta Nakashima, and Takashi Miyoshi,  
   ***Hardware-assisted Scalable Flow Control of Shared Receive Queue,***  
   In Proceedings of the 28th ACM International Conference on Supercomputing (ICS '14), p.175, Jun. 2014.  
   ([ACMDL](http://dl.acm.org/citation.cfm?id=2600113))

### Invited Talks

0. __Teruo Tanimoto__,  
   ***Toward large-scale quantum computing –from the viewpoint of computer system architecture–***,  
   [Asian Quantum Information Science 2024](http://aqis-conf.org/2024/program), Aug. 2024.
   
0. __Teruo Tanimoto__,  
   ***Architecting quantum computer systems toward larger-scale computation***,  
   [Quantum Innovation 2023 satellite workshop](https://qi2023satellite.github.io/), Nov. 2023.

0. __Teruo Tanimoto__,  
   ***Research Activities toward Larger-Scale Cryogenic Quantum Computer Systems***,  
   Designers' Forum in conjunction with ASP-DAC 2023, Jan. 2023.

0. __Teruo Tanimoto__, Shuhei Matsuo, Satoshi Kawakami, Yutaka Tabuchi, Masao Hirokawa, and Koji Inoue,  
   ***How can we exploit noisy intermediate-scale quantum computers? ~A computer architecture perspective~,***  
   The first workshop on Quantum and Classical Cryogenic Devices, Circuits, and Systems (QCCC 2019), Nov. 2019.

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***Graph-based performance analysis on Out-of-Order processors,***  
   The seventh Asian Workshop on Smart Sensor Systems, Mar. 2019.

### Awards

0. APSCIT Computer Science and Informatics Research Contribution Award (2019), July 2019.

0. [Quick Report on Doctoral Theses Recommended by IPSJ SIGs (2017)](http://ipsj.or.jp/magazine/hakase/2017/ARC04.html), May 2018. (The site is in Japanese.)

0. [IPSJ Computer Science Research Award for Young Scientists (2017)](http://www.ipsj.or.jp/award/cs-award-2017.html), Nov. 2017. (The site is in Japanese.)

0. [IPSJ SIGARC Young Researcher Award (2016)](https://www.ipsj.or.jp/award/arc-award1.html), Oct. 2016. (The site is in Japanese.)

### Awards for my students

0. Shuhei Matsuo, [IPSJ SIGARC Young Researcher Award (2019)](https://www.ipsj.or.jp/award/arc-award1.html), July 2019. (The site is in Japanese.)

### Unpublished presentations

0. Kuan Yi Ng, Takeshi Nanri, __Teruo Tanimoto__, Satoshi Kawakami, and Koji Inoue,  
   ***Analyzing Carbon Footprint Implications of Hardware Replacement: Preliminary Evaluation Targeting CPUs in Supercomputer Systems,***  
   SIG Technical Reports, Vol.2023-ARC-255 No.13, pp.1-8 Dec. 2023.

0. Yosuke Ueno, Yuna Tomida, __Teruo Tanimoto__, Masamitsu Tanaka, Yutaka Tabuchi, Koji Inoue, and Hiroshi Nakamura,  
   ***Toward system-level optimization of superconducting quantum computers: The case of QAOA,***  
   The Joint Workshop of 5th Workshop on Quantum and Classical Cryogenic Devices, Circuits, and Systems (QCCC 2023), 16th Superconducting SFQ VLSI Workshop (SSV 2023), and 2nd International Workshop of Spin/Quantum Materials and Devices (IWSQMD 2023), Nov. 2023.

0. Masamitsu Tanaka, Ikki Nagaoka, Satoshi Kawakami, __Teruo Tanimoto__, Takatugu Ono, Koji Inoue, and Akira Fujimaki,
   ***Gate-level-pipeline SFQ circuits for high-throughput floating-point arithmetic,***
   Proceedings of the European Conference on Applied Superconductivity (EUCAS), Sep. 2023.

0. Yosuke Ueno, Yuna Tomida, __Teruo Tanimoto,__ Masamitsu Tanaka, Yutaka Tabuchi, Koji Inoue, Hiroshi Nakamura,
   ***Toward System-Level Optimization of Superconducting Quantum Computers: The Case of QAOA,***
   5th Workshop on Quantum and Classical Cryogenic Devices, Circuits, and Systems (QCCC), June 2023.

0. Tesshu Nakamura, Makoto Miyamura, Koji Inoue, Satoshi Kawakami, Toshitsugu Sakamoto, Munehiro Tada, and __Teruo Tanimoto__,  
   ***Dynamically Reconfigurable Decoder Architecture for Adaptive Error Correction Using Cryogenic Non-Volatile FPGAs***,  
   Workshop and Tutorial: I too can Quantum! (I2Q) in conjunction with ISCA 2023, June 2023.

0. M.A. Babai Aalaa, Ng Kuan Yi, __Tanimoto Teruo__, Kawakami Satoshi, Inoue Koji,  
   ***Non-Volatile FPGA-based Intermittent Computing and Its Performance Analysis***,  
   SIG Technical Reports, Vol.2022-ARC-250 No.14, pp.1-7, Oct. 2022.

0. Kuan Yi Ng, Aalaa M.A. Babai, Satoshi Kawakami, __Teruo Tanimoto__, and Koji Inoue,  
   ***Layer-wise power/performance analysis for single-board CNN inference***,  
   cross-disciplinary workshop on computing Systems, Infrastructures, and programminG (xSIG), July 2022.  
   (Refereed but presented in a closed conference)

0. Kuan Yi Ng, Aalaa M.A. Babai, Satoshi Kawakami, __Teruo Tanimoto__, and Koji Inoue,  
   ***Layer-wise power/performance modeling for single-board CNN inference***,
   SIG Technical Reports, Vol.2022-ARC-248 No.13, pp.1-11, Mar. 2022.
