<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1703232651">
  <File Type="PA-TCL" Name="lab1_design_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="lab1_design_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="lab1_design_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="lab1_design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="lab1_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="lab1_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="lab1_design_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="lab1_design_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="lab1_design_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/lab1_design/lab1_design.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Debug/FIR_filter.elf">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSDKDIR/FIR_filter/Debug/FIR_filter.elf"/>
        <Attr Name="ImportTime" Val="1699018497"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PSDKDIR/FIR_filter/Debug/FIR_filter.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="lab1_design"/>
        <Attr Name="ScopedToCell" Val="microblaze_0"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab1_design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab1_design_reset_inv_0_0"/>
</GenRun>
