Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 03:10:02 2020
| Host         : DESKTOP-FH39O76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.259        0.000                      0                 1293        0.130        0.000                      0                 1293        4.500        0.000                       0                   562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.259        0.000                      0                 1293        0.130        0.000                      0                 1293        4.500        0.000                       0                   562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 3.068ns (31.750%)  route 6.595ns (68.250%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.748    14.040    alu/arith/M_registers_q_reg[16]
    SLICE_X58Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.164 r  alu/arith/M_registers_q[224]_i_1/O
                         net (fo=2, routed)           0.628    14.792    register/M_registers_q_reg[224]_0
    SLICE_X58Y74         FDRE                                         r  register/M_registers_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.491    14.895    register/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  register/M_registers_q_reg[96]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)       -0.067    15.051    register/M_registers_q_reg[96]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 3.068ns (32.103%)  route 6.489ns (67.897%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.667    13.959    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.083 r  alu/arith/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.602    14.686    register/M_registers_q_reg[48]_0
    SLICE_X57Y75         FDRE                                         r  register/M_registers_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.426    14.830    register/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  register/M_registers_q_reg[48]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.067    14.986    register/M_registers_q_reg[48]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 3.068ns (31.789%)  route 6.583ns (68.211%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.748    14.040    alu/arith/M_registers_q_reg[16]
    SLICE_X58Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.164 r  alu/arith/M_registers_q[224]_i_1/O
                         net (fo=2, routed)           0.616    14.780    register/M_registers_q_reg[224]_0
    SLICE_X60Y73         FDRE                                         r  register/M_registers_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.493    14.897    register/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  register/M_registers_q_reg[224]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y73         FDRE (Setup_fdre_C_D)       -0.031    15.089    register/M_registers_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 3.068ns (32.035%)  route 6.509ns (67.965%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.667    13.959    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.083 r  alu/arith/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.623    14.706    register/M_registers_q_reg[48]_0
    SLICE_X56Y74         FDRE                                         r  register/M_registers_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.426    14.830    register/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  register/M_registers_q_reg[176]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X56Y74         FDRE (Setup_fdre_C_D)       -0.031    15.035    register/M_registers_q_reg[176]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 3.068ns (32.170%)  route 6.469ns (67.830%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.620    13.912    alu/arith/M_registers_q_reg[16]
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.036 r  alu/arith/M_registers_q[128]_i_1/O
                         net (fo=2, routed)           0.630    14.666    register/M_registers_q_reg[0]_1
    SLICE_X59Y73         FDRE                                         r  register/M_registers_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.493    14.897    register/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  register/M_registers_q_reg[0]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)       -0.108    15.012    register/M_registers_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 3.068ns (32.172%)  route 6.468ns (67.828%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.620    13.912    alu/arith/M_registers_q_reg[16]
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.036 r  alu/arith/M_registers_q[128]_i_1/O
                         net (fo=2, routed)           0.629    14.665    register/M_registers_q_reg[0]_1
    SLICE_X61Y74         FDRE                                         r  register/M_registers_q_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.491    14.895    register/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  register/M_registers_q_reg[128]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)       -0.067    15.051    register/M_registers_q_reg[128]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.483ns  (logic 3.068ns (32.354%)  route 6.415ns (67.646%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.624    13.916    alu/arith/M_registers_q_reg[16]
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  alu/arith/M_registers_q[160]_i_1/O
                         net (fo=2, routed)           0.571    14.612    register/M_registers_q_reg[32]_0
    SLICE_X57Y73         FDRE                                         r  register/M_registers_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.428    14.832    register/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  register/M_registers_q_reg[32]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)       -0.067    15.001    register/M_registers_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 3.068ns (32.525%)  route 6.365ns (67.475%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.528    13.820    alu/arith/M_registers_q_reg[16]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.944 r  alu/arith/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.618    14.562    register/M_registers_q_reg[208]_0
    SLICE_X55Y74         FDRE                                         r  register/M_registers_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.425    14.829    register/clk_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  register/M_registers_q_reg[80]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.067    14.985    register/M_registers_q_reg[80]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 3.068ns (32.403%)  route 6.400ns (67.597%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.528    13.820    alu/arith/M_registers_q_reg[16]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.944 r  alu/arith/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.653    14.597    register/M_registers_q_reg[208]_0
    SLICE_X54Y72         FDRE                                         r  register/M_registers_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.428    14.832    register/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register/M_registers_q_reg[208]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.031    15.024    register/M_registers_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 3.068ns (32.600%)  route 6.343ns (67.400%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.545     5.129    clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  FSM_sequential_M_fsm_state_q_reg[1]/Q
                         net (fo=48, routed)          1.409     7.056    alu/comparith/i__carry__2_i_29[1]
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.180 r  alu/comparith/i__carry_i_46/O
                         net (fo=64, routed)          0.840     8.021    register/rb[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.145 r  register/i__carry_i_55/O
                         net (fo=1, routed)           0.000     8.145    register/i__carry_i_55_n_0
    SLICE_X57Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     8.390 r  register/i__carry_i_34/O
                         net (fo=1, routed)           0.000     8.390    register/i__carry_i_34_n_0
    SLICE_X57Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.494 r  register/i__carry_i_14/O
                         net (fo=11, routed)          0.923     9.417    register/FSM_sequential_M_fsm_state_q_reg[5]_0[0]
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.316     9.733 r  register/i__carry_i_23/O
                         net (fo=2, routed)           0.505    10.238    register/FSM_sequential_M_fsm_state_q_reg[1]_2[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.362 r  register/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.362    alu/comparith/S[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.894 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.894    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 f  alu/comparith/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.900    12.221    alu/comparith/_inferred__0/i__carry__1_n_4
    SLICE_X57Y77         LUT4 (Prop_lut4_I2_O)        0.306    12.527 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.641    13.168    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.292 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.638    13.930    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.054 r  alu/arith/M_registers_q[240]_i_1/O
                         net (fo=2, routed)           0.486    14.540    register/M_registers_q_reg[240]_0
    SLICE_X55Y73         FDRE                                         r  register/M_registers_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.427    14.831    register/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  register/M_registers_q_reg[240]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)       -0.058    14.996    register/M_registers_q_reg[240]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  0.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.556     1.500    randgen/clk_IBUF_BUFG
    SLICE_X53Y69         FDSE                                         r  randgen/M_y_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  randgen/M_y_q_reg[13]/Q
                         net (fo=1, routed)           0.087     1.728    randgen/M_y_q[13]
    SLICE_X52Y69         FDSE                                         r  randgen/M_x_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    randgen/clk_IBUF_BUFG
    SLICE_X52Y69         FDSE                                         r  randgen/M_x_q_reg[13]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         FDSE (Hold_fdse_C_D)         0.085     1.598    randgen/M_x_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.556     1.500    randgen/clk_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  randgen/M_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  randgen/M_x_q_reg[14]/Q
                         net (fo=4, routed)           0.099     1.740    randgen/M_x_q[14]
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  randgen/M_w_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.785    randgen/M_w_d[14]
    SLICE_X54Y69         FDRE                                         r  randgen/M_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    randgen/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  randgen/M_w_q_reg[14]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.120     1.633    randgen/M_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.554     1.498    randgen/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  randgen/M_w_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  randgen/M_w_q_reg[20]/Q
                         net (fo=3, routed)           0.146     1.785    randgen/M_w_q_reg_n_0_[20]
    SLICE_X50Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  randgen/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    randgen/M_w_d[1]
    SLICE_X50Y71         FDRE                                         r  randgen/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.822     2.012    randgen/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  randgen/M_w_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.120     1.653    randgen/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.554     1.498    randgen/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  randgen/M_y_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  randgen/M_y_q_reg[28]/Q
                         net (fo=1, routed)           0.112     1.751    randgen/M_y_q[28]
    SLICE_X50Y72         FDRE                                         r  randgen/M_x_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.821     2.011    randgen/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  randgen/M_x_q_reg[28]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.059     1.570    randgen/M_x_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.556     1.500    randgen/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  randgen/M_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  randgen/M_y_q_reg[3]/Q
                         net (fo=1, routed)           0.139     1.780    randgen/M_y_q[3]
    SLICE_X52Y69         FDRE                                         r  randgen/M_x_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    randgen/clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  randgen/M_x_q_reg[3]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.086     1.599    randgen/M_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.303%)  route 0.134ns (48.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.554     1.498    randgen/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  randgen/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  randgen/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.134     1.773    randgen/M_w_q_reg_n_0_[23]
    SLICE_X48Y70         FDRE                                         r  randgen/M_z_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.822     2.012    randgen/clk_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  randgen/M_z_q_reg[23]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.076     1.589    randgen/M_z_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 randgen/M_z_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_y_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.556     1.500    randgen/clk_IBUF_BUFG
    SLICE_X53Y69         FDSE                                         r  randgen/M_z_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  randgen/M_z_q_reg[13]/Q
                         net (fo=1, routed)           0.113     1.754    randgen/M_z_q[13]
    SLICE_X53Y69         FDSE                                         r  randgen/M_y_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    randgen/clk_IBUF_BUFG
    SLICE_X53Y69         FDSE                                         r  randgen/M_y_q_reg[13]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X53Y69         FDSE (Hold_fdse_C_D)         0.070     1.570    randgen/M_y_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.557     1.501    randgen/clk_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  randgen/M_w_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  randgen/M_w_q_reg[15]/Q
                         net (fo=2, routed)           0.131     1.773    randgen/M_w_q_reg_n_0_[15]
    SLICE_X48Y67         FDRE                                         r  randgen/M_z_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.825     2.015    randgen/clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  randgen/M_z_q_reg[15]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.070     1.586    randgen/M_z_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.556     1.500    randgen/clk_IBUF_BUFG
    SLICE_X55Y69         FDSE                                         r  randgen/M_y_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDSE (Prop_fdse_C_Q)         0.128     1.628 r  randgen/M_y_q_reg[5]/Q
                         net (fo=1, routed)           0.053     1.681    randgen/M_y_q[5]
    SLICE_X55Y69         FDSE                                         r  randgen/M_x_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    randgen/clk_IBUF_BUFG
    SLICE_X55Y69         FDSE                                         r  randgen/M_x_q_reg[5]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X55Y69         FDSE (Hold_fdse_C_D)        -0.007     1.493    randgen/M_x_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.763%)  route 0.167ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.556     1.500    randgen/clk_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  randgen/M_y_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  randgen/M_y_q_reg[4]/Q
                         net (fo=1, routed)           0.167     1.808    randgen/M_y_q[4]
    SLICE_X52Y69         FDRE                                         r  randgen/M_x_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.824     2.014    randgen/clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  randgen/M_x_q_reg[4]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.083     1.618    randgen/M_x_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y70   FSM_sequential_M_fsm_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y71   FSM_sequential_M_fsm_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y71   FSM_sequential_M_fsm_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y71   FSM_sequential_M_fsm_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y69   FSM_sequential_M_fsm_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y70   FSM_sequential_M_fsm_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y65   M_seed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   M_seed_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   M_seed_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   gamereset/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   gamereset/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   player1f/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   player1f/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   player1f/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   player1f/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   player2t/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   player2t/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   register/M_registers_q_reg[214]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   register/M_registers_q_reg[223]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70   FSM_sequential_M_fsm_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   FSM_sequential_M_fsm_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   FSM_sequential_M_fsm_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   FSM_sequential_M_fsm_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   FSM_sequential_M_fsm_state_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y70   FSM_sequential_M_fsm_state_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y63   gamereset/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   player1f/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   player1f/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   player1f/M_ctr_q_reg[3]/C



