# CPU Cache Model

This project implements a simple model of a physically indexed, physically tagged (PIPT) cache. It is possible to set
* the address length
* the size of a cache line
* the number of cache sets 
* associativity of a cache
* cache replacement policy (LRU, PLRU, NMRU)

# Credits

[High Performance Computer Architecture](https://www.udacity.com/course/high-performance-computer-architecture--ud007) course at Udacity 

[Computer Architecture](https://jip.dev/notes/computer-architecture/#cache-replacement) by Jorge Israel Pe√±a

