
*** Running vivado
    with args -log DARC_DCT_Design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DARC_DCT_Design_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DARC_DCT_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis/RLE/ip_repo/DARC_RLE_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/RLE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/Quantization'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 290.637 ; gain = 53.953
Command: synth_design -top DARC_DCT_Design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 385.125 ; gain = 175.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_wrapper' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'DARC_DCT_Design' declared at 'C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1884' bound to instance 'DARC_DCT_Design_i' of component 'DARC_DCT_Design' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1914]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_BRAM_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_BRAM_0_0/synth/DARC_DCT_Design_DARC_BRAM_0_0.v:57' bound to instance 'DARC_BRAM_0' of component 'DARC_DCT_Design_DARC_BRAM_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2300]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_BRAM_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_BRAM_0_0/synth/DARC_DCT_Design_DARC_BRAM_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_BRAM_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_BRAM_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bram' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/src/bram.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter MEM bound to: 262144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram' (1#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/src/bram.v:1]
INFO: [Synth 8-256] done synthesizing module 'DARC_BRAM_v1_0_S00_AXI' (2#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_BRAM_v1_0' (3#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/41f4/hdl/DARC_BRAM_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_BRAM_0_0' (4#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_BRAM_0_0/synth/DARC_DCT_Design_DARC_BRAM_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_DCT_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/synth/DARC_DCT_Design_DARC_DCT_0_0.v:57' bound to instance 'DARC_DCT_0' of component 'DARC_DCT_Design_DARC_DCT_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2324]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_DCT_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/synth/DARC_DCT_Design_DARC_DCT_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:12]
INFO: [Synth 8-638] synthesizing module 'dct_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:385]
	Parameter ST1_01 bound to: 7'b0000000 
	Parameter ST1_02 bound to: 7'b0000001 
	Parameter ST1_03 bound to: 7'b0000010 
	Parameter ST1_04 bound to: 7'b0000011 
	Parameter ST1_05 bound to: 7'b0000100 
	Parameter ST1_06 bound to: 7'b0000101 
	Parameter ST1_07 bound to: 7'b0000110 
	Parameter ST1_08 bound to: 7'b0000111 
	Parameter ST1_09 bound to: 7'b0001000 
	Parameter ST1_10 bound to: 7'b0001001 
	Parameter ST1_11 bound to: 7'b0001010 
	Parameter ST1_12 bound to: 7'b0001011 
	Parameter ST1_13 bound to: 7'b0001100 
	Parameter ST1_14 bound to: 7'b0001101 
	Parameter ST1_15 bound to: 7'b0001110 
	Parameter ST1_16 bound to: 7'b0001111 
	Parameter ST1_17 bound to: 7'b0010000 
	Parameter ST1_18 bound to: 7'b0010001 
	Parameter ST1_19 bound to: 7'b0010010 
	Parameter ST1_20 bound to: 7'b0010011 
	Parameter ST1_21 bound to: 7'b0010100 
	Parameter ST1_22 bound to: 7'b0010101 
	Parameter ST1_23 bound to: 7'b0010110 
	Parameter ST1_24 bound to: 7'b0010111 
	Parameter ST1_25 bound to: 7'b0011000 
	Parameter ST1_26 bound to: 7'b0011001 
	Parameter ST1_27 bound to: 7'b0011010 
	Parameter ST1_28 bound to: 7'b0011011 
	Parameter ST1_29 bound to: 7'b0011100 
	Parameter ST1_30 bound to: 7'b0011101 
	Parameter ST1_31 bound to: 7'b0011110 
	Parameter ST1_32 bound to: 7'b0011111 
	Parameter ST1_33 bound to: 7'b0100000 
	Parameter ST1_34 bound to: 7'b0100001 
	Parameter ST1_35 bound to: 7'b0100010 
	Parameter ST1_36 bound to: 7'b0100011 
	Parameter ST1_37 bound to: 7'b0100100 
	Parameter ST1_38 bound to: 7'b0100101 
	Parameter ST1_39 bound to: 7'b0100110 
	Parameter ST1_40 bound to: 7'b0100111 
	Parameter ST1_41 bound to: 7'b0101000 
	Parameter ST1_42 bound to: 7'b0101001 
	Parameter ST1_43 bound to: 7'b0101010 
	Parameter ST1_44 bound to: 7'b0101011 
	Parameter ST1_45 bound to: 7'b0101100 
	Parameter ST1_46 bound to: 7'b0101101 
	Parameter ST1_47 bound to: 7'b0101110 
	Parameter ST1_48 bound to: 7'b0101111 
	Parameter ST1_49 bound to: 7'b0110000 
	Parameter ST1_50 bound to: 7'b0110001 
	Parameter ST1_51 bound to: 7'b0110010 
	Parameter ST1_52 bound to: 7'b0110011 
	Parameter ST1_53 bound to: 7'b0110100 
	Parameter ST1_54 bound to: 7'b0110101 
	Parameter ST1_55 bound to: 7'b0110110 
	Parameter ST1_56 bound to: 7'b0110111 
	Parameter ST1_57 bound to: 7'b0111000 
	Parameter ST1_58 bound to: 7'b0111001 
	Parameter ST1_59 bound to: 7'b0111010 
	Parameter ST1_60 bound to: 7'b0111011 
	Parameter ST1_61 bound to: 7'b0111100 
	Parameter ST1_62 bound to: 7'b0111101 
	Parameter ST1_63 bound to: 7'b0111110 
	Parameter ST1_64 bound to: 7'b0111111 
	Parameter ST1_65 bound to: 7'b1000000 
	Parameter ST1_66 bound to: 7'b1000001 
	Parameter ST1_67 bound to: 7'b1000010 
	Parameter ST1_68 bound to: 7'b1000011 
	Parameter ST1_69 bound to: 7'b1000100 
	Parameter ST1_70 bound to: 7'b1000101 
	Parameter ST1_71 bound to: 7'b1000110 
	Parameter ST1_72 bound to: 7'b1000111 
	Parameter ST1_73 bound to: 7'b1001000 
	Parameter ST1_74 bound to: 7'b1001001 
	Parameter ST1_75 bound to: 7'b1001010 
	Parameter ST1_76 bound to: 7'b1001011 
	Parameter ST1_77 bound to: 7'b1001100 
	Parameter ST1_78 bound to: 7'b1001101 
	Parameter ST1_79 bound to: 7'b1001110 
	Parameter ST1_80 bound to: 7'b1001111 
	Parameter ST1_81 bound to: 7'b1010000 
	Parameter ST1_82 bound to: 7'b1010001 
	Parameter ST1_83 bound to: 7'b1010010 
	Parameter ST1_84 bound to: 7'b1010011 
	Parameter ST1_85 bound to: 7'b1010100 
	Parameter ST1_86 bound to: 7'b1010101 
	Parameter ST1_87 bound to: 7'b1010110 
	Parameter ST1_88 bound to: 7'b1010111 
	Parameter ST1_89 bound to: 7'b1011000 
	Parameter ST1_90 bound to: 7'b1011001 
	Parameter ST1_91 bound to: 7'b1011010 
	Parameter ST1_92 bound to: 7'b1011011 
	Parameter ST1_93 bound to: 7'b1011100 
	Parameter ST1_94 bound to: 7'b1011101 
	Parameter ST1_95 bound to: 7'b1011110 
	Parameter ST1_96 bound to: 7'b1011111 
	Parameter ST1_97 bound to: 7'b1100000 
	Parameter ST1_98 bound to: 7'b1100001 
	Parameter ST1_99 bound to: 7'b1100010 
	Parameter ST1_100 bound to: 7'b1100011 
	Parameter ST1_101 bound to: 7'b1100100 
INFO: [Synth 8-256] done synthesizing module 'dct_fsm' (5#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:385]
INFO: [Synth 8-638] synthesizing module 'dct_dat' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:930]
INFO: [Synth 8-638] synthesizing module 'dct_sub24s_24' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3307]
INFO: [Synth 8-256] done synthesizing module 'dct_sub24s_24' (6#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3307]
INFO: [Synth 8-638] synthesizing module 'dct_sub20s_20' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3316]
INFO: [Synth 8-256] done synthesizing module 'dct_sub20s_20' (7#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3316]
INFO: [Synth 8-638] synthesizing module 'dct_add24s_22_21' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3325]
INFO: [Synth 8-256] done synthesizing module 'dct_add24s_22_21' (8#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3325]
INFO: [Synth 8-638] synthesizing module 'dct_add20s_18_18' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3334]
INFO: [Synth 8-256] done synthesizing module 'dct_add20s_18_18' (9#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3334]
INFO: [Synth 8-638] synthesizing module 'dct_add69_69s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3343]
INFO: [Synth 8-256] done synthesizing module 'dct_add69_69s' (10#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3343]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1720]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1741]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1762]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1784]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1805]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1826]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1847]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1868]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1889]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1910]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:1931]
INFO: [Synth 8-638] synthesizing module 'dct_incr3u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3352]
INFO: [Synth 8-256] done synthesizing module 'dct_incr3u' (11#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3352]
INFO: [Synth 8-638] synthesizing module 'dct_mul12s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3360]
INFO: [Synth 8-256] done synthesizing module 'dct_mul12s' (12#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3360]
INFO: [Synth 8-638] synthesizing module 'dct_mul12u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3371]
INFO: [Synth 8-256] done synthesizing module 'dct_mul12u' (13#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3371]
INFO: [Synth 8-638] synthesizing module 'dct_mul8u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3382]
INFO: [Synth 8-256] done synthesizing module 'dct_mul8u' (14#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3382]
INFO: [Synth 8-638] synthesizing module 'dct_sub60s_59' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3393]
INFO: [Synth 8-256] done synthesizing module 'dct_sub60s_59' (15#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3393]
INFO: [Synth 8-638] synthesizing module 'dct_sub36s_35' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3402]
INFO: [Synth 8-256] done synthesizing module 'dct_sub36s_35' (16#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3402]
INFO: [Synth 8-638] synthesizing module 'dct_sub32s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3411]
INFO: [Synth 8-256] done synthesizing module 'dct_sub32s' (17#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3411]
INFO: [Synth 8-638] synthesizing module 'dct_sub24s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3420]
INFO: [Synth 8-256] done synthesizing module 'dct_sub24s' (18#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3420]
INFO: [Synth 8-638] synthesizing module 'dct_sub20s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3429]
INFO: [Synth 8-256] done synthesizing module 'dct_sub20s' (19#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3429]
INFO: [Synth 8-638] synthesizing module 'dct_add60s_59' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3438]
INFO: [Synth 8-256] done synthesizing module 'dct_add60s_59' (20#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3438]
INFO: [Synth 8-638] synthesizing module 'dct_add24s_22' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3447]
INFO: [Synth 8-256] done synthesizing module 'dct_add24s_22' (21#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3447]
INFO: [Synth 8-638] synthesizing module 'dct_add20s_18' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3456]
INFO: [Synth 8-256] done synthesizing module 'dct_add20s_18' (22#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3456]
INFO: [Synth 8-638] synthesizing module 'dct_add12u_10' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3465]
INFO: [Synth 8-256] done synthesizing module 'dct_add12u_10' (23#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3465]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:2049]
INFO: [Synth 8-638] synthesizing module 'dct_MEM_dct_output' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3474]
INFO: [Synth 8-638] synthesizing module 'dct_MEM_dct_output_subD' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3489]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3497]
INFO: [Synth 8-256] done synthesizing module 'dct_MEM_dct_output_subD' (24#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3489]
INFO: [Synth 8-256] done synthesizing module 'dct_MEM_dct_output' (25#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:3474]
INFO: [Synth 8-256] done synthesizing module 'dct_dat' (26#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:930]
INFO: [Synth 8-256] done synthesizing module 'dct' (27#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/src/dct_E.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1871]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a00' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1872]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a01' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1873]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a02' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1874]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a03' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1875]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a04' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1876]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a05' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1877]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a06' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1878]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a07' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1879]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a08' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1880]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a09' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1881]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a10' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1882]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a11' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1883]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a12' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1884]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a13' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1885]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a14' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1886]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a15' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1887]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a16' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1888]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a17' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1889]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a18' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1890]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a19' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1891]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a20' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1892]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a21' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1893]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a22' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1894]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a23' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1895]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a24' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1896]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a25' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1897]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a26' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1898]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a27' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1899]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a28' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1900]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a29' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1901]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a30' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1902]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a31' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1903]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a32' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1904]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a33' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1905]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a34' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1906]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a35' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1907]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a36' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1908]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a37' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1909]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a38' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1910]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a39' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1911]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a40' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1912]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a41' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1913]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a42' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1914]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a43' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1915]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a44' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1916]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a45' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1917]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a46' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1918]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a47' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1919]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a48' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1920]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a49' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1921]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a50' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1922]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a51' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1923]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a52' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1924]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a53' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1925]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a54' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1926]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a55' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1927]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a56' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1928]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a57' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1929]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a58' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1930]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a59' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1931]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a60' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1932]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a61' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1933]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a62' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1934]
WARNING: [Synth 8-689] width (32) of port connection 'line_buffer_in_a63' does not match port width (12) of module 'dct' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:1935]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_v1_0_S00_AXI' (28#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_v1_0' (29#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/a7cc/hdl/DARC_DCT_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_DCT_0_0' (30#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_DCT_0_0/synth/DARC_DCT_Design_DARC_DCT_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_QUANTZ_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_QUANTZ_0_0/synth/DARC_DCT_Design_DARC_QUANTZ_0_0.v:57' bound to instance 'DARC_QUANTZ_0' of component 'DARC_DCT_Design_DARC_QUANTZ_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2348]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_QUANTZ_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_QUANTZ_0_0/synth/DARC_DCT_Design_DARC_QUANTZ_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_QUANTZ_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_QUANTZ_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:12]
INFO: [Synth 8-638] synthesizing module 'quantization_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:250]
	Parameter ST1_01 bound to: 1'b0 
	Parameter ST1_02 bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:266]
INFO: [Synth 8-256] done synthesizing module 'quantization_fsm' (31#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:250]
INFO: [Synth 8-638] synthesizing module 'quantization_dat' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:277]
INFO: [Synth 8-638] synthesizing module 'quantization_add12s_10' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1426]
INFO: [Synth 8-256] done synthesizing module 'quantization_add12s_10' (32#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1426]
INFO: [Synth 8-638] synthesizing module 'quantization_add8s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1435]
INFO: [Synth 8-256] done synthesizing module 'quantization_add8s' (33#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:1435]
INFO: [Synth 8-256] done synthesizing module 'quantization_dat' (34#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:277]
INFO: [Synth 8-256] done synthesizing module 'quantization' (35#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/src/quantization_E.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'rst' does not match port width (1) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1871]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a00' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1872]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a01' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1873]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a02' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1874]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a03' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1875]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a04' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1876]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a05' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1877]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a06' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1878]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a07' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1879]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a08' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1880]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a09' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1881]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a10' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1882]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a11' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1883]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a12' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1884]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a13' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1885]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a14' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1886]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a15' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1887]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a16' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1888]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a17' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1889]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a18' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1890]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a19' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1891]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a20' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1892]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a21' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1893]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a22' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1894]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a23' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1895]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a24' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1896]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a25' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1897]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a26' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1898]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a27' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1899]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a28' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1900]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a29' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1901]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a30' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1902]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a31' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1903]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a32' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1904]
WARNING: [Synth 8-689] width (32) of port connection 'quantization_in_a33' does not match port width (12) of module 'quantization' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:1905]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DARC_QUANTZ_v1_0_S00_AXI' (36#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_QUANTZ_v1_0' (37#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/82f0/hdl/DARC_QUANTZ_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_QUANTZ_0_0' (38#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_QUANTZ_0_0/synth/DARC_DCT_Design_DARC_QUANTZ_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_DARC_RLE_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_RLE_0_0/synth/DARC_DCT_Design_DARC_RLE_0_0.v:57' bound to instance 'DARC_RLE_0' of component 'DARC_DCT_Design_DARC_RLE_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2372]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_DARC_RLE_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_RLE_0_0/synth/DARC_DCT_Design_DARC_RLE_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DARC_RLE_v1_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/hdl/DARC_RLE_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DARC_RLE_v1_0_S00_AXI' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/hdl/DARC_RLE_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rle' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:12]
INFO: [Synth 8-638] synthesizing module 'rle_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:720]
	Parameter ST1_01 bound to: 9'b000000000 
	Parameter ST1_02 bound to: 9'b000000001 
	Parameter ST1_03 bound to: 9'b000000010 
	Parameter ST1_04 bound to: 9'b000000011 
	Parameter ST1_05 bound to: 9'b000000100 
	Parameter ST1_06 bound to: 9'b000000101 
	Parameter ST1_07 bound to: 9'b000000110 
	Parameter ST1_08 bound to: 9'b000000111 
	Parameter ST1_09 bound to: 9'b000001000 
	Parameter ST1_10 bound to: 9'b000001001 
	Parameter ST1_11 bound to: 9'b000001010 
	Parameter ST1_12 bound to: 9'b000001011 
	Parameter ST1_13 bound to: 9'b000001100 
	Parameter ST1_14 bound to: 9'b000001101 
	Parameter ST1_15 bound to: 9'b000001110 
	Parameter ST1_16 bound to: 9'b000001111 
	Parameter ST1_17 bound to: 9'b000010000 
	Parameter ST1_18 bound to: 9'b000010001 
	Parameter ST1_19 bound to: 9'b000010010 
	Parameter ST1_20 bound to: 9'b000010011 
	Parameter ST1_21 bound to: 9'b000010100 
	Parameter ST1_22 bound to: 9'b000010101 
	Parameter ST1_23 bound to: 9'b000010110 
	Parameter ST1_24 bound to: 9'b000010111 
	Parameter ST1_25 bound to: 9'b000011000 
	Parameter ST1_26 bound to: 9'b000011001 
	Parameter ST1_27 bound to: 9'b000011010 
	Parameter ST1_28 bound to: 9'b000011011 
	Parameter ST1_29 bound to: 9'b000011100 
	Parameter ST1_30 bound to: 9'b000011101 
	Parameter ST1_31 bound to: 9'b000011110 
	Parameter ST1_32 bound to: 9'b000011111 
	Parameter ST1_33 bound to: 9'b000100000 
	Parameter ST1_34 bound to: 9'b000100001 
	Parameter ST1_35 bound to: 9'b000100010 
	Parameter ST1_36 bound to: 9'b000100011 
	Parameter ST1_37 bound to: 9'b000100100 
	Parameter ST1_38 bound to: 9'b000100101 
	Parameter ST1_39 bound to: 9'b000100110 
	Parameter ST1_40 bound to: 9'b000100111 
	Parameter ST1_41 bound to: 9'b000101000 
	Parameter ST1_42 bound to: 9'b000101001 
	Parameter ST1_43 bound to: 9'b000101010 
	Parameter ST1_44 bound to: 9'b000101011 
	Parameter ST1_45 bound to: 9'b000101100 
	Parameter ST1_46 bound to: 9'b000101101 
	Parameter ST1_47 bound to: 9'b000101110 
	Parameter ST1_48 bound to: 9'b000101111 
	Parameter ST1_49 bound to: 9'b000110000 
	Parameter ST1_50 bound to: 9'b000110001 
	Parameter ST1_51 bound to: 9'b000110010 
	Parameter ST1_52 bound to: 9'b000110011 
	Parameter ST1_53 bound to: 9'b000110100 
	Parameter ST1_54 bound to: 9'b000110101 
	Parameter ST1_55 bound to: 9'b000110110 
	Parameter ST1_56 bound to: 9'b000110111 
	Parameter ST1_57 bound to: 9'b000111000 
	Parameter ST1_58 bound to: 9'b000111001 
	Parameter ST1_59 bound to: 9'b000111010 
	Parameter ST1_60 bound to: 9'b000111011 
	Parameter ST1_61 bound to: 9'b000111100 
	Parameter ST1_62 bound to: 9'b000111101 
	Parameter ST1_63 bound to: 9'b000111110 
	Parameter ST1_64 bound to: 9'b000111111 
	Parameter ST1_65 bound to: 9'b001000000 
	Parameter ST1_66 bound to: 9'b001000001 
	Parameter ST1_67 bound to: 9'b001000010 
	Parameter ST1_68 bound to: 9'b001000011 
	Parameter ST1_69 bound to: 9'b001000100 
	Parameter ST1_70 bound to: 9'b001000101 
	Parameter ST1_71 bound to: 9'b001000110 
	Parameter ST1_72 bound to: 9'b001000111 
	Parameter ST1_73 bound to: 9'b001001000 
	Parameter ST1_74 bound to: 9'b001001001 
	Parameter ST1_75 bound to: 9'b001001010 
	Parameter ST1_76 bound to: 9'b001001011 
	Parameter ST1_77 bound to: 9'b001001100 
	Parameter ST1_78 bound to: 9'b001001101 
	Parameter ST1_79 bound to: 9'b001001110 
	Parameter ST1_80 bound to: 9'b001001111 
	Parameter ST1_81 bound to: 9'b001010000 
	Parameter ST1_82 bound to: 9'b001010001 
	Parameter ST1_83 bound to: 9'b001010010 
	Parameter ST1_84 bound to: 9'b001010011 
	Parameter ST1_85 bound to: 9'b001010100 
	Parameter ST1_86 bound to: 9'b001010101 
	Parameter ST1_87 bound to: 9'b001010110 
	Parameter ST1_88 bound to: 9'b001010111 
	Parameter ST1_89 bound to: 9'b001011000 
	Parameter ST1_90 bound to: 9'b001011001 
	Parameter ST1_91 bound to: 9'b001011010 
	Parameter ST1_92 bound to: 9'b001011011 
	Parameter ST1_93 bound to: 9'b001011100 
	Parameter ST1_94 bound to: 9'b001011101 
	Parameter ST1_95 bound to: 9'b001011110 
	Parameter ST1_96 bound to: 9'b001011111 
	Parameter ST1_97 bound to: 9'b001100000 
	Parameter ST1_98 bound to: 9'b001100001 
	Parameter ST1_99 bound to: 9'b001100010 
	Parameter ST1_100 bound to: 9'b001100011 
	Parameter ST1_101 bound to: 9'b001100100 
	Parameter ST1_102 bound to: 9'b001100101 
	Parameter ST1_103 bound to: 9'b001100110 
	Parameter ST1_104 bound to: 9'b001100111 
	Parameter ST1_105 bound to: 9'b001101000 
	Parameter ST1_106 bound to: 9'b001101001 
	Parameter ST1_107 bound to: 9'b001101010 
	Parameter ST1_108 bound to: 9'b001101011 
	Parameter ST1_109 bound to: 9'b001101100 
	Parameter ST1_110 bound to: 9'b001101101 
	Parameter ST1_111 bound to: 9'b001101110 
	Parameter ST1_112 bound to: 9'b001101111 
	Parameter ST1_113 bound to: 9'b001110000 
	Parameter ST1_114 bound to: 9'b001110001 
	Parameter ST1_115 bound to: 9'b001110010 
	Parameter ST1_116 bound to: 9'b001110011 
	Parameter ST1_117 bound to: 9'b001110100 
	Parameter ST1_118 bound to: 9'b001110101 
	Parameter ST1_119 bound to: 9'b001110110 
	Parameter ST1_120 bound to: 9'b001110111 
	Parameter ST1_121 bound to: 9'b001111000 
	Parameter ST1_122 bound to: 9'b001111001 
	Parameter ST1_123 bound to: 9'b001111010 
	Parameter ST1_124 bound to: 9'b001111011 
	Parameter ST1_125 bound to: 9'b001111100 
	Parameter ST1_126 bound to: 9'b001111101 
	Parameter ST1_127 bound to: 9'b001111110 
	Parameter ST1_128 bound to: 9'b001111111 
	Parameter ST1_129 bound to: 9'b010000000 
	Parameter ST1_130 bound to: 9'b010000001 
	Parameter ST1_131 bound to: 9'b010000010 
	Parameter ST1_132 bound to: 9'b010000011 
	Parameter ST1_133 bound to: 9'b010000100 
	Parameter ST1_134 bound to: 9'b010000101 
	Parameter ST1_135 bound to: 9'b010000110 
	Parameter ST1_136 bound to: 9'b010000111 
	Parameter ST1_137 bound to: 9'b010001000 
	Parameter ST1_138 bound to: 9'b010001001 
	Parameter ST1_139 bound to: 9'b010001010 
	Parameter ST1_140 bound to: 9'b010001011 
	Parameter ST1_141 bound to: 9'b010001100 
	Parameter ST1_142 bound to: 9'b010001101 
	Parameter ST1_143 bound to: 9'b010001110 
	Parameter ST1_144 bound to: 9'b010001111 
	Parameter ST1_145 bound to: 9'b010010000 
	Parameter ST1_146 bound to: 9'b010010001 
	Parameter ST1_147 bound to: 9'b010010010 
	Parameter ST1_148 bound to: 9'b010010011 
	Parameter ST1_149 bound to: 9'b010010100 
	Parameter ST1_150 bound to: 9'b010010101 
	Parameter ST1_151 bound to: 9'b010010110 
	Parameter ST1_152 bound to: 9'b010010111 
	Parameter ST1_153 bound to: 9'b010011000 
	Parameter ST1_154 bound to: 9'b010011001 
	Parameter ST1_155 bound to: 9'b010011010 
	Parameter ST1_156 bound to: 9'b010011011 
	Parameter ST1_157 bound to: 9'b010011100 
	Parameter ST1_158 bound to: 9'b010011101 
	Parameter ST1_159 bound to: 9'b010011110 
	Parameter ST1_160 bound to: 9'b010011111 
	Parameter ST1_161 bound to: 9'b010100000 
	Parameter ST1_162 bound to: 9'b010100001 
	Parameter ST1_163 bound to: 9'b010100010 
	Parameter ST1_164 bound to: 9'b010100011 
	Parameter ST1_165 bound to: 9'b010100100 
	Parameter ST1_166 bound to: 9'b010100101 
	Parameter ST1_167 bound to: 9'b010100110 
	Parameter ST1_168 bound to: 9'b010100111 
	Parameter ST1_169 bound to: 9'b010101000 
	Parameter ST1_170 bound to: 9'b010101001 
	Parameter ST1_171 bound to: 9'b010101010 
	Parameter ST1_172 bound to: 9'b010101011 
	Parameter ST1_173 bound to: 9'b010101100 
	Parameter ST1_174 bound to: 9'b010101101 
	Parameter ST1_175 bound to: 9'b010101110 
	Parameter ST1_176 bound to: 9'b010101111 
	Parameter ST1_177 bound to: 9'b010110000 
	Parameter ST1_178 bound to: 9'b010110001 
	Parameter ST1_179 bound to: 9'b010110010 
	Parameter ST1_180 bound to: 9'b010110011 
	Parameter ST1_181 bound to: 9'b010110100 
	Parameter ST1_182 bound to: 9'b010110101 
	Parameter ST1_183 bound to: 9'b010110110 
	Parameter ST1_184 bound to: 9'b010110111 
	Parameter ST1_185 bound to: 9'b010111000 
	Parameter ST1_186 bound to: 9'b010111001 
	Parameter ST1_187 bound to: 9'b010111010 
	Parameter ST1_188 bound to: 9'b010111011 
	Parameter ST1_189 bound to: 9'b010111100 
	Parameter ST1_190 bound to: 9'b010111101 
	Parameter ST1_191 bound to: 9'b010111110 
	Parameter ST1_192 bound to: 9'b010111111 
	Parameter ST1_193 bound to: 9'b011000000 
	Parameter ST1_194 bound to: 9'b011000001 
	Parameter ST1_195 bound to: 9'b011000010 
	Parameter ST1_196 bound to: 9'b011000011 
	Parameter ST1_197 bound to: 9'b011000100 
	Parameter ST1_198 bound to: 9'b011000101 
	Parameter ST1_199 bound to: 9'b011000110 
	Parameter ST1_200 bound to: 9'b011000111 
	Parameter ST1_201 bound to: 9'b011001000 
	Parameter ST1_202 bound to: 9'b011001001 
	Parameter ST1_203 bound to: 9'b011001010 
	Parameter ST1_204 bound to: 9'b011001011 
	Parameter ST1_205 bound to: 9'b011001100 
	Parameter ST1_206 bound to: 9'b011001101 
	Parameter ST1_207 bound to: 9'b011001110 
	Parameter ST1_208 bound to: 9'b011001111 
	Parameter ST1_209 bound to: 9'b011010000 
	Parameter ST1_210 bound to: 9'b011010001 
	Parameter ST1_211 bound to: 9'b011010010 
	Parameter ST1_212 bound to: 9'b011010011 
	Parameter ST1_213 bound to: 9'b011010100 
	Parameter ST1_214 bound to: 9'b011010101 
	Parameter ST1_215 bound to: 9'b011010110 
	Parameter ST1_216 bound to: 9'b011010111 
	Parameter ST1_217 bound to: 9'b011011000 
	Parameter ST1_218 bound to: 9'b011011001 
	Parameter ST1_219 bound to: 9'b011011010 
	Parameter ST1_220 bound to: 9'b011011011 
	Parameter ST1_221 bound to: 9'b011011100 
	Parameter ST1_222 bound to: 9'b011011101 
	Parameter ST1_223 bound to: 9'b011011110 
	Parameter ST1_224 bound to: 9'b011011111 
	Parameter ST1_225 bound to: 9'b011100000 
	Parameter ST1_226 bound to: 9'b011100001 
	Parameter ST1_227 bound to: 9'b011100010 
	Parameter ST1_228 bound to: 9'b011100011 
	Parameter ST1_229 bound to: 9'b011100100 
	Parameter ST1_230 bound to: 9'b011100101 
	Parameter ST1_231 bound to: 9'b011100110 
	Parameter ST1_232 bound to: 9'b011100111 
	Parameter ST1_233 bound to: 9'b011101000 
	Parameter ST1_234 bound to: 9'b011101001 
	Parameter ST1_235 bound to: 9'b011101010 
	Parameter ST1_236 bound to: 9'b011101011 
	Parameter ST1_237 bound to: 9'b011101100 
	Parameter ST1_238 bound to: 9'b011101101 
	Parameter ST1_239 bound to: 9'b011101110 
	Parameter ST1_240 bound to: 9'b011101111 
	Parameter ST1_241 bound to: 9'b011110000 
	Parameter ST1_242 bound to: 9'b011110001 
	Parameter ST1_243 bound to: 9'b011110010 
	Parameter ST1_244 bound to: 9'b011110011 
	Parameter ST1_245 bound to: 9'b011110100 
	Parameter ST1_246 bound to: 9'b011110101 
	Parameter ST1_247 bound to: 9'b011110110 
	Parameter ST1_248 bound to: 9'b011110111 
	Parameter ST1_249 bound to: 9'b011111000 
	Parameter ST1_250 bound to: 9'b011111001 
	Parameter ST1_251 bound to: 9'b011111010 
	Parameter ST1_252 bound to: 9'b011111011 
	Parameter ST1_253 bound to: 9'b011111100 
	Parameter ST1_254 bound to: 9'b011111101 
	Parameter ST1_255 bound to: 9'b011111110 
	Parameter ST1_256 bound to: 9'b011111111 
	Parameter ST1_257 bound to: 9'b100000000 
	Parameter ST1_258 bound to: 9'b100000001 
	Parameter ST1_259 bound to: 9'b100000010 
	Parameter ST1_260 bound to: 9'b100000011 
	Parameter ST1_261 bound to: 9'b100000100 
	Parameter ST1_262 bound to: 9'b100000101 
	Parameter ST1_263 bound to: 9'b100000110 
	Parameter ST1_264 bound to: 9'b100000111 
	Parameter ST1_265 bound to: 9'b100001000 
	Parameter ST1_266 bound to: 9'b100001001 
	Parameter ST1_267 bound to: 9'b100001010 
INFO: [Synth 8-256] done synthesizing module 'rle_fsm' (39#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:720]
INFO: [Synth 8-638] synthesizing module 'rle_dat' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:2130]
INFO: [Synth 8-638] synthesizing module 'rle_incr8u_7' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5483]
INFO: [Synth 8-256] done synthesizing module 'rle_incr8u_7' (40#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5483]
INFO: [Synth 8-638] synthesizing module 'rle_decr32s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5491]
INFO: [Synth 8-256] done synthesizing module 'rle_decr32s' (41#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5491]
INFO: [Synth 8-638] synthesizing module 'rle_decr8u_7' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5499]
INFO: [Synth 8-256] done synthesizing module 'rle_decr8u_7' (42#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5499]
INFO: [Synth 8-638] synthesizing module 'rle_incr32s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5507]
INFO: [Synth 8-256] done synthesizing module 'rle_incr32s' (43#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5507]
INFO: [Synth 8-638] synthesizing module 'rle_incr8u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5515]
INFO: [Synth 8-256] done synthesizing module 'rle_incr8u' (44#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5515]
INFO: [Synth 8-638] synthesizing module 'rle_lop8u_1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5523]
INFO: [Synth 8-256] done synthesizing module 'rle_lop8u_1' (45#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5523]
INFO: [Synth 8-638] synthesizing module 'rle_sub12s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5534]
INFO: [Synth 8-256] done synthesizing module 'rle_sub12s' (46#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5534]
INFO: [Synth 8-638] synthesizing module 'rle_sub8u' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5543]
INFO: [Synth 8-256] done synthesizing module 'rle_sub8u' (47#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5543]
INFO: [Synth 8-638] synthesizing module 'rle_MEM_zz' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5588]
INFO: [Synth 8-638] synthesizing module 'rle_MEM_zz_subD' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5603]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5611]
INFO: [Synth 8-256] done synthesizing module 'rle_MEM_zz_subD' (48#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5603]
INFO: [Synth 8-256] done synthesizing module 'rle_MEM_zz' (49#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5588]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:3597]
INFO: [Synth 8-638] synthesizing module 'rle_MEMB12W128' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5624]
INFO: [Synth 8-638] synthesizing module 'rle_MEMB12W128_sub' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5639]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5649]
INFO: [Synth 8-256] done synthesizing module 'rle_MEMB12W128_sub' (50#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5639]
INFO: [Synth 8-256] done synthesizing module 'rle_MEMB12W128' (51#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5624]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:3614]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:3624]
INFO: [Synth 8-638] synthesizing module 'rle_MEM_quantized_block' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5552]
INFO: [Synth 8-638] synthesizing module 'rle_MEM_quantized_block_subD' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5567]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5575]
INFO: [Synth 8-256] done synthesizing module 'rle_MEM_quantized_block_subD' (52#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5567]
INFO: [Synth 8-256] done synthesizing module 'rle_MEM_quantized_block' (53#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:5552]
INFO: [Synth 8-256] done synthesizing module 'rle_dat' (54#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:2130]
INFO: [Synth 8-256] done synthesizing module 'rle' (55#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/src/rle_E.v:12]
INFO: [Synth 8-256] done synthesizing module 'DARC_RLE_v1_0_S00_AXI' (56#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/hdl/DARC_RLE_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_RLE_v1_0' (57#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0e2d/hdl/DARC_RLE_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_DARC_RLE_0_0' (58#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_DARC_RLE_0_0/synth/DARC_DCT_Design_DARC_RLE_0_0.v:57]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_axi_timer_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:56' bound to instance 'axi_timer_0' of component 'DARC_DCT_Design_axi_timer_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2396]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_axi_timer_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (59#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (60#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (61#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (62#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (63#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (64#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (65#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (66#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (67#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (68#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (69#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (70#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_axi_timer_0_0' (71#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/synth/DARC_DCT_Design_axi_timer_0_0.vhd:87]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_processing_system7_0_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'DARC_DCT_Design_processing_system7_0_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2425]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_processing_system7_0_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (72#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (73#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (74#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (75#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:321]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_processing_system7_0_0' (76#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/synth/DARC_DCT_Design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_ps7_0_axi_periph_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1025]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_CSYQKR' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_CSYQKR' (77#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_12R7E9X' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_12R7E9X' (78#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1GSCXNA' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1GSCXNA' (79#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:279]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_7PN5NC' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_7PN5NC' (80#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:384]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1N9NNXS' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1N9NNXS' (81#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:495]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_416YVN' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:625]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_auto_pc_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/synth/DARC_DCT_Design_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'DARC_DCT_Design_auto_pc_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:808]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_auto_pc_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/synth/DARC_DCT_Design_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' (82#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' (83#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' (84#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' (85#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' (86#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' (87#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' (87#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' (88#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' (89#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' (90#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' (90#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' (90#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' (91#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (92#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (93#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (93#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (93#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (93#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (94#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (95#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s' (96#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (97#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_auto_pc_0' (98#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_auto_pc_0/synth/DARC_DCT_Design_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_416YVN' (99#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:625]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_xbar_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_xbar_0/synth/DARC_DCT_Design_xbar_0.v:59' bound to instance 'xbar' of component 'DARC_DCT_Design_xbar_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1760]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_xbar_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_xbar_0/synth/DARC_DCT_Design_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 6 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
	Parameter P_M_AXILITE_MASK bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000111100001100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000111100001111111111111111110000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (100#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (101#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (101#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000101000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (101#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (101#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (101#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' (102#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' (103#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' (104#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter' (105#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' (105#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (106#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (106#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (106#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (106#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' (106#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (106#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' (107#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' (108#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_xbar_0' (109#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_xbar_0/synth/DARC_DCT_Design_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_ps7_0_axi_periph_0' (110#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1025]
INFO: [Synth 8-3491] module 'DARC_DCT_Design_rst_ps7_0_100M_0' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:56' bound to instance 'rst_ps7_0_100M' of component 'DARC_DCT_Design_rst_ps7_0_100M_0' [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:2644]
INFO: [Synth 8-638] synthesizing module 'DARC_DCT_Design_rst_ps7_0_100M_0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (111#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (111#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (111#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (112#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (113#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (114#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (115#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_rst_ps7_0_100M_0' (116#1) [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/synth/DARC_DCT_Design_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design' (117#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design.vhd:1914]
INFO: [Synth 8-256] done synthesizing module 'DARC_DCT_Design_wrapper' (118#1) [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/hdl/DARC_DCT_Design_wrapper.vhd:40]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port m_axi_rid[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 783.859 ; gain = 573.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 783.859 ; gain = 573.742
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/DARC_DCT_Design_processing_system7_0_0.xdc] for cell 'DARC_DCT_Design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/DARC_DCT_Design_processing_system7_0_0.xdc] for cell 'DARC_DCT_Design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_processing_system7_0_0/DARC_DCT_Design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DARC_DCT_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DARC_DCT_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0_board.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0_board.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_rst_ps7_0_100M_0/DARC_DCT_Design_rst_ps7_0_100M_0.xdc] for cell 'DARC_DCT_Design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/DARC_DCT_Design_axi_timer_0_0.xdc] for cell 'DARC_DCT_Design_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ip/DARC_DCT_Design_axi_timer_0_0/DARC_DCT_Design_axi_timer_0_0.xdc] for cell 'DARC_DCT_Design_i/axi_timer_0/U0'
Parsing XDC File [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DARC_DCT_Design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DARC_DCT_Design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 30 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1116.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1116.582 ; gain = 906.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1116.582 ; gain = 906.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/processing_system7_0/inst. (constraint file  C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/rst_ps7_0_100M/U0. (constraint file  C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/axi_timer_0/U0. (constraint file  C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/dont_touch.xdc, line 51).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/DARC_BRAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/DARC_DCT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/DARC_QUANTZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/DARC_RLE_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DARC_DCT_Design_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 1116.582 ; gain = 906.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'B01_streg_reg' in module 'dct_fsm'
INFO: [Synth 8-5546] ROM "ST1_01d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_02d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_03d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_04d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_05d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_06d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_07d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_08d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_09d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_10d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_11d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_12d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_13d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_14d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_15d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_16d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_17d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_18d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_19d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_20d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_21d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_22d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_23d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_24d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_25d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_26d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_27d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_28d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_29d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_30d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_31d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_32d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_33d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_34d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_35d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_36d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_37d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_38d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_39d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_40d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_41d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_42d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_43d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_44d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_45d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_46d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_47d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_48d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_49d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_50d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_51d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_52d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_53d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_54d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_55d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_56d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_57d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_58d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_59d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_60d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_61d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_62d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_63d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_64d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_65d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_66d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_67d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_69d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_70d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_71d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_72d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_73d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_74d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_75d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_76d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_77d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_78d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_79d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_80d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_81d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_82d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_83d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_84d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_85d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_86d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_87d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_88d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_89d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_90d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_91d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_92d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_93d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_94d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_95d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_96d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_97d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_98d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_99d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_100d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_101d" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'B01_streg_reg' in module 'rle_fsm'
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST1_01 |                          0000000 |                          0000000
                  ST1_02 |                          0000001 |                          0000001
                  ST1_03 |                          0000010 |                          0000010
                  ST1_04 |                          0000011 |                          0000011
                  ST1_05 |                          0000100 |                          0000100
                  ST1_06 |                          0000101 |                          0000101
                  ST1_07 |                          0000110 |                          0000110
                  ST1_08 |                          0000111 |                          0000111
                  ST1_09 |                          0001000 |                          0001000
                  ST1_10 |                          0001001 |                          0001001
                  ST1_11 |                          0001010 |                          0001010
                  ST1_12 |                          0001011 |                          0001011
                  ST1_13 |                          0001100 |                          0001100
                  ST1_14 |                          0001101 |                          0001101
                  ST1_15 |                          0001110 |                          0001110
                  ST1_16 |                          0001111 |                          0001111
                  ST1_17 |                          0010000 |                          0010000
                  ST1_18 |                          0010001 |                          0010001
                  ST1_19 |                          0010010 |                          0010010
                  ST1_20 |                          0010011 |                          0010011
                  ST1_21 |                          0010100 |                          0010100
                  ST1_22 |                          0010101 |                          0010101
                  ST1_23 |                          0010110 |                          0010110
                  ST1_24 |                          0010111 |                          0010111
                  ST1_25 |                          0011000 |                          0011000
                  ST1_26 |                          0011001 |                          0011001
                  ST1_27 |                          0011010 |                          0011010
                  ST1_28 |                          0011011 |                          0011011
                  ST1_29 |                          0011100 |                          0011100
                  ST1_30 |                          0011101 |                          0011101
                  ST1_31 |                          0011110 |                          0011110
                  ST1_32 |                          0011111 |                          0011111
                  ST1_33 |                          0100000 |                          0100000
                  ST1_34 |                          0100001 |                          0100001
                  ST1_35 |                          0100010 |                          0100010
                  ST1_36 |                          0100011 |                          0100011
                  ST1_37 |                          0100100 |                          0100100
                  ST1_38 |                          0100101 |                          0100101
                  ST1_39 |                          0100110 |                          0100110
                  ST1_40 |                          0100111 |                          0100111
                  ST1_41 |                          0101000 |                          0101000
                  ST1_42 |                          0101001 |                          0101001
                  ST1_43 |                          0101010 |                          0101010
                  ST1_44 |                          0101011 |                          0101011
                  ST1_45 |                          0101100 |                          0101100
                  ST1_46 |                          0101101 |                          0101101
                  ST1_47 |                          0101110 |                          0101110
                  ST1_48 |                          0101111 |                          0101111
                  ST1_49 |                          0110000 |                          0110000
                  ST1_50 |                          0110001 |                          0110001
                  ST1_51 |                          0110010 |                          0110010
                  ST1_52 |                          0110011 |                          0110011
                  ST1_53 |                          0110100 |                          0110100
                  ST1_54 |                          0110101 |                          0110101
                  ST1_55 |                          0110110 |                          0110110
                  ST1_56 |                          0110111 |                          0110111
                  ST1_57 |                          0111000 |                          0111000
                  ST1_58 |                          0111001 |                          0111001
                  ST1_59 |                          0111010 |                          0111010
                  ST1_60 |                          0111011 |                          0111011
                  ST1_61 |                          0111100 |                          0111100
                  ST1_62 |                          0111101 |                          0111101
                  ST1_63 |                          0111110 |                          0111110
                  ST1_64 |                          0111111 |                          0111111
                  ST1_65 |                          1000000 |                          1000000
                  ST1_66 |                          1000001 |                          1000001
                  ST1_67 |                          1000010 |                          1000010
                  ST1_68 |                          1000011 |                          1000011
                  ST1_69 |                          1000100 |                          1000100
                  ST1_70 |                          1000101 |                          1000101
                  ST1_71 |                          1000110 |                          1000110
                  ST1_72 |                          1000111 |                          1000111
                  ST1_73 |                          1001000 |                          1001000
                  ST1_74 |                          1001001 |                          1001001
                  ST1_75 |                          1001010 |                          1001010
                  ST1_76 |                          1001011 |                          1001011
                  ST1_77 |                          1001100 |                          1001100
                  ST1_78 |                          1001101 |                          1001101
                  ST1_79 |                          1001110 |                          1001110
                  ST1_80 |                          1001111 |                          1001111
                  ST1_81 |                          1010000 |                          1010000
                  ST1_82 |                          1010001 |                          1010001
                  ST1_83 |                          1010010 |                          1010010
                  ST1_84 |                          1010011 |                          1010011
                  ST1_85 |                          1010100 |                          1010100
                  ST1_86 |                          1010101 |                          1010101
                  ST1_87 |                          1010110 |                          1010110
                  ST1_88 |                          1010111 |                          1010111
                  ST1_89 |                          1011000 |                          1011000
                  ST1_90 |                          1011001 |                          1011001
                  ST1_91 |                          1011010 |                          1011010
                  ST1_92 |                          1011011 |                          1011011
                  ST1_93 |                          1011100 |                          1011100
                  ST1_94 |                          1011101 |                          1011101
                  ST1_95 |                          1011110 |                          1011110
                  ST1_96 |                          1011111 |                          1011111
                  ST1_97 |                          1100000 |                          1100000
                  ST1_98 |                          1100001 |                          1100001
                  ST1_99 |                          1100010 |                          1100010
                 ST1_100 |                          1100011 |                          1100011
                 ST1_101 |                          1100100 |                          1100100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'B01_streg_reg' using encoding 'sequential' in module 'dct_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST1_01 |                        000000000 |                        000000000
                  ST1_02 |                        000000001 |                        000000001
                  ST1_03 |                        000000010 |                        000000010
                  ST1_04 |                        000000011 |                        000000011
                  ST1_05 |                        000000100 |                        000000100
                  ST1_06 |                        000000101 |                        000000101
                  ST1_07 |                        000000110 |                        000000110
                  ST1_08 |                        000000111 |                        000000111
                  ST1_09 |                        000001000 |                        000001000
                  ST1_10 |                        000001001 |                        000001001
                  ST1_11 |                        000001010 |                        000001010
                  ST1_12 |                        000001011 |                        000001011
                  ST1_13 |                        000001100 |                        000001100
                  ST1_14 |                        000001101 |                        000001101
                  ST1_15 |                        000001110 |                        000001110
                  ST1_16 |                        000001111 |                        000001111
                  ST1_17 |                        000010000 |                        000010000
                  ST1_18 |                        000010001 |                        000010001
                  ST1_19 |                        000010010 |                        000010010
                  ST1_20 |                        000010011 |                        000010011
                  ST1_21 |                        000010100 |                        000010100
                  ST1_22 |                        000010101 |                        000010101
                  ST1_23 |                        000010110 |                        000010110
                  ST1_24 |                        000010111 |                        000010111
                  ST1_25 |                        000011000 |                        000011000
                  ST1_26 |                        000011001 |                        000011001
                  ST1_27 |                        000011010 |                        000011010
                  ST1_28 |                        000011011 |                        000011011
                  ST1_29 |                        000011100 |                        000011100
                  ST1_30 |                        000011101 |                        000011101
                  ST1_31 |                        000011110 |                        000011110
                  ST1_32 |                        000011111 |                        000011111
                  ST1_33 |                        000100000 |                        000100000
                  ST1_34 |                        000100001 |                        000100001
                  ST1_35 |                        000100010 |                        000100010
                  ST1_36 |                        000100011 |                        000100011
                  ST1_37 |                        000100100 |                        000100100
                  ST1_38 |                        000100101 |                        000100101
                  ST1_39 |                        000100110 |                        000100110
                  ST1_40 |                        000100111 |                        000100111
                  ST1_41 |                        000101000 |                        000101000
                  ST1_42 |                        000101001 |                        000101001
                  ST1_43 |                        000101010 |                        000101010
                  ST1_44 |                        000101011 |                        000101011
                  ST1_45 |                        000101100 |                        000101100
                  ST1_46 |                        000101101 |                        000101101
                  ST1_47 |                        000101110 |                        000101110
                  ST1_48 |                        000101111 |                        000101111
                  ST1_49 |                        000110000 |                        000110000
                  ST1_50 |                        000110001 |                        000110001
                  ST1_51 |                        000110010 |                        000110010
                  ST1_52 |                        000110011 |                        000110011
                  ST1_53 |                        000110100 |                        000110100
                  ST1_54 |                        000110101 |                        000110101
                  ST1_55 |                        000110110 |                        000110110
                  ST1_56 |                        000110111 |                        000110111
                  ST1_57 |                        000111000 |                        000111000
                  ST1_58 |                        000111001 |                        000111001
                  ST1_59 |                        000111010 |                        000111010
                  ST1_60 |                        000111011 |                        000111011
                  ST1_61 |                        000111100 |                        000111100
                  ST1_62 |                        000111101 |                        000111101
                  ST1_63 |                        000111110 |                        000111110
                  ST1_64 |                        000111111 |                        000111111
                  ST1_65 |                        001000000 |                        001000000
                  ST1_66 |                        001000001 |                        001000001
                  ST1_67 |                        001000010 |                        001000010
                  ST1_68 |                        001000011 |                        001000011
                  ST1_69 |                        001000100 |                        001000100
                  ST1_70 |                        001000101 |                        001000101
                  ST1_71 |                        001000110 |                        001000110
                  ST1_72 |                        001000111 |                        001000111
                  ST1_73 |                        001001000 |                        001001000
                  ST1_74 |                        001001001 |                        001001001
                  ST1_75 |                        001001010 |                        001001010
                  ST1_76 |                        001001011 |                        001001011
                  ST1_77 |                        001001100 |                        001001100
                  ST1_78 |                        001001101 |                        001001101
                  ST1_79 |                        001001110 |                        001001110
                  ST1_80 |                        001001111 |                        001001111
                  ST1_81 |                        001010000 |                        001010000
                  ST1_82 |                        001010001 |                        001010001
                  ST1_83 |                        001010010 |                        001010010
                  ST1_84 |                        001010011 |                        001010011
                  ST1_85 |                        001010100 |                        001010100
                  ST1_86 |                        001010101 |                        001010101
                  ST1_87 |                        001010110 |                        001010110
                  ST1_88 |                        001010111 |                        001010111
                  ST1_89 |                        001011000 |                        001011000
                  ST1_90 |                        001011001 |                        001011001
                  ST1_91 |                        001011010 |                        001011010
                  ST1_92 |                        001011011 |                        001011011
                  ST1_93 |                        001011100 |                        001011100
                  ST1_94 |                        001011101 |                        001011101
                  ST1_95 |                        001011110 |                        001011110
                  ST1_96 |                        001011111 |                        001011111
                  ST1_97 |                        001100000 |                        001100000
                  ST1_98 |                        001100001 |                        001100001
                  ST1_99 |                        001100010 |                        001100010
                 ST1_100 |                        001100011 |                        001100011
                 ST1_101 |                        001100100 |                        001100100
                 ST1_102 |                        001100101 |                        001100101
                 ST1_103 |                        001100110 |                        001100110
                 ST1_104 |                        001100111 |                        001100111
                 ST1_105 |                        001101000 |                        001101000
                 ST1_106 |                        001101001 |                        001101001
                 ST1_107 |                        001101010 |                        001101010
                 ST1_108 |                        001101011 |                        001101011
                 ST1_109 |                        001101100 |                        001101100
                 ST1_110 |                        001101101 |                        001101101
                 ST1_111 |                        001101110 |                        001101110
                 ST1_112 |                        001101111 |                        001101111
                 ST1_113 |                        001110000 |                        001110000
                 ST1_114 |                        001110001 |                        001110001
                 ST1_115 |                        001110010 |                        001110010
                 ST1_116 |                        001110011 |                        001110011
                 ST1_117 |                        001110100 |                        001110100
                 ST1_118 |                        001110101 |                        001110101
                 ST1_119 |                        001110110 |                        001110110
                 ST1_120 |                        001110111 |                        001110111
                 ST1_121 |                        001111000 |                        001111000
                 ST1_122 |                        001111001 |                        001111001
                 ST1_123 |                        001111010 |                        001111010
                 ST1_124 |                        001111011 |                        001111011
                 ST1_125 |                        001111100 |                        001111100
                 ST1_126 |                        001111101 |                        001111101
                 ST1_127 |                        001111110 |                        001111110
                 ST1_128 |                        001111111 |                        001111111
                 ST1_129 |                        010000000 |                        010000000
                 ST1_130 |                        010000001 |                        010000001
                 ST1_131 |                        010000010 |                        010000010
                 ST1_132 |                        010000011 |                        010000011
                 ST1_133 |                        010000100 |                        010000100
                 ST1_134 |                        010000101 |                        010000101
                 ST1_135 |                        010000110 |                        010000110
                 ST1_136 |                        010000111 |                        010000111
                 ST1_137 |                        010001000 |                        010001000
                 ST1_138 |                        010001001 |                        010001001
                 ST1_139 |                        010001010 |                        010001010
                 ST1_140 |                        010001011 |                        010001011
                 ST1_141 |                        010001100 |                        010001100
                 ST1_142 |                        010001101 |                        010001101
                 ST1_143 |                        010001110 |                        010001110
                 ST1_144 |                        010001111 |                        010001111
                 ST1_145 |                        010010000 |                        010010000
                 ST1_146 |                        010010001 |                        010010001
                 ST1_147 |                        010010010 |                        010010010
                 ST1_148 |                        010010011 |                        010010011
                 ST1_149 |                        010010100 |                        010010100
                 ST1_150 |                        010010101 |                        010010101
                 ST1_151 |                        010010110 |                        010010110
                 ST1_152 |                        010010111 |                        010010111
                 ST1_153 |                        010011000 |                        010011000
                 ST1_154 |                        010011001 |                        010011001
                 ST1_155 |                        010011010 |                        010011010
                 ST1_156 |                        010011011 |                        010011011
                 ST1_157 |                        010011100 |                        010011100
                 ST1_158 |                        010011101 |                        010011101
                 ST1_159 |                        010011110 |                        010011110
                 ST1_160 |                        010011111 |                        010011111
                 ST1_161 |                        010100000 |                        010100000
                 ST1_162 |                        010100001 |                        010100001
                 ST1_163 |                        010100010 |                        010100010
                 ST1_164 |                        010100011 |                        010100011
                 ST1_165 |                        010100100 |                        010100100
                 ST1_166 |                        010100101 |                        010100101
                 ST1_167 |                        010100110 |                        010100110
                 ST1_168 |                        010100111 |                        010100111
                 ST1_169 |                        010101000 |                        010101000
                 ST1_170 |                        010101001 |                        010101001
                 ST1_171 |                        010101010 |                        010101010
                 ST1_172 |                        010101011 |                        010101011
                 ST1_173 |                        010101100 |                        010101100
                 ST1_174 |                        010101101 |                        010101101
                 ST1_175 |                        010101110 |                        010101110
                 ST1_176 |                        010101111 |                        010101111
                 ST1_177 |                        010110000 |                        010110000
                 ST1_178 |                        010110001 |                        010110001
                 ST1_179 |                        010110010 |                        010110010
                 ST1_180 |                        010110011 |                        010110011
                 ST1_181 |                        010110100 |                        010110100
                 ST1_182 |                        010110101 |                        010110101
                 ST1_183 |                        010110110 |                        010110110
                 ST1_184 |                        010110111 |                        010110111
                 ST1_185 |                        010111000 |                        010111000
                 ST1_186 |                        010111001 |                        010111001
                 ST1_187 |                        010111010 |                        010111010
                 ST1_188 |                        010111011 |                        010111011
                 ST1_189 |                        010111100 |                        010111100
                 ST1_190 |                        010111101 |                        010111101
                 ST1_191 |                        010111110 |                        010111110
                 ST1_192 |                        010111111 |                        010111111
                 ST1_193 |                        011000000 |                        011000000
                 ST1_194 |                        011000001 |                        011000001
                 ST1_195 |                        011000010 |                        011000010
                 ST1_196 |                        011000011 |                        011000011
                 ST1_197 |                        011000100 |                        011000100
                 ST1_198 |                        011000101 |                        011000101
                 ST1_199 |                        011000110 |                        011000110
                 ST1_200 |                        011000111 |                        011000111
                 ST1_201 |                        011001000 |                        011001000
                 ST1_202 |                        011001001 |                        011001001
                 ST1_203 |                        011001010 |                        011001010
                 ST1_204 |                        011001011 |                        011001011
                 ST1_205 |                        011001100 |                        011001100
                 ST1_206 |                        011001101 |                        011001101
                 ST1_207 |                        011001110 |                        011001110
                 ST1_208 |                        011001111 |                        011001111
                 ST1_209 |                        011010000 |                        011010000
                 ST1_210 |                        011010001 |                        011010001
                 ST1_211 |                        011010010 |                        011010010
                 ST1_212 |                        011010011 |                        011010011
                 ST1_213 |                        011010100 |                        011010100
                 ST1_214 |                        011010101 |                        011010101
                 ST1_215 |                        011010110 |                        011010110
                 ST1_216 |                        011010111 |                        011010111
                 ST1_217 |                        011011000 |                        011011000
                 ST1_218 |                        011011001 |                        011011001
                 ST1_219 |                        011011010 |                        011011010
                 ST1_220 |                        011011011 |                        011011011
                 ST1_221 |                        011011100 |                        011011100
                 ST1_222 |                        011011101 |                        011011101
                 ST1_223 |                        011011110 |                        011011110
                 ST1_224 |                        011011111 |                        011011111
                 ST1_225 |                        011100000 |                        011100000
                 ST1_226 |                        011100001 |                        011100001
                 ST1_227 |                        011100010 |                        011100010
                 ST1_228 |                        011100011 |                        011100011
                 ST1_229 |                        011100100 |                        011100100
                 ST1_230 |                        011100101 |                        011100101
                 ST1_231 |                        011100110 |                        011100110
                 ST1_232 |                        011100111 |                        011100111
                 ST1_233 |                        011101000 |                        011101000
                 ST1_234 |                        011101001 |                        011101001
                 ST1_235 |                        011101010 |                        011101010
                 ST1_236 |                        011101011 |                        011101011
                 ST1_237 |                        011101100 |                        011101100
                 ST1_238 |                        011101101 |                        011101101
                 ST1_239 |                        011101110 |                        011101110
                 ST1_240 |                        011101111 |                        011101111
                 ST1_241 |                        011110000 |                        011110000
                 ST1_242 |                        011110001 |                        011110001
                 ST1_243 |                        011110010 |                        011110010
                 ST1_244 |                        011110011 |                        011110011
                 ST1_245 |                        011110100 |                        011110100
                 ST1_246 |                        011110101 |                        011110101
                 ST1_247 |                        011110110 |                        011110110
                 ST1_248 |                        011110111 |                        011110111
                 ST1_249 |                        011111000 |                        011111000
                 ST1_250 |                        011111001 |                        011111001
                 ST1_251 |                        011111010 |                        011111010
                 ST1_252 |                        011111011 |                        011111011
                 ST1_253 |                        011111100 |                        011111100
                 ST1_254 |                        011111101 |                        011111101
                 ST1_255 |                        011111110 |                        011111110
                 ST1_256 |                        011111111 |                        011111111
                 ST1_257 |                        100000000 |                        100000000
                 ST1_258 |                        100000001 |                        100000001
                 ST1_259 |                        100000010 |                        100000010
                 ST1_260 |                        100000011 |                        100000011
                 ST1_261 |                        100000100 |                        100000100
                 ST1_262 |                        100000101 |                        100000101
                 ST1_263 |                        100000110 |                        100000110
                 ST1_264 |                        100000111 |                        100000111
                 ST1_265 |                        100001000 |                        100001000
                 ST1_266 |                        100001001 |                        100001001
                 ST1_267 |                        100001010 |                        100001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'B01_streg_reg' using encoding 'sequential' in module 'rle_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:11 . Memory (MB): peak = 1116.582 ; gain = 906.465
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/INST_incr32s_1' (rle_incr32s) to 'DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/INST_incr32s_3'

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |DARC_RLE_v1_0_S00_AXI__GB0 |           1|     31452|
|2     |DARC_RLE_v1_0_S00_AXI__GB1 |           1|      7611|
|3     |DARC_DCT_Design__GCB0      |           1|     37088|
|4     |DARC_DCT_Design__GCB1      |           1|     33195|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     69 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 66    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 214   
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 266   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 71    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 69    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 120   
+---RAMs : 
	            4096K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 217   
	   6 Input     32 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	 274 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   3 Input      9 Bit        Muxes := 1     
	 105 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 18    
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 488   
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rle_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 274 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 267   
Module rle_incr8u_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module rle_decr32s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module rle_decr32s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module rle_decr8u_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module rle_incr32s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module rle_incr32s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module rle_incr8u 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module rle_sub12s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module rle_sub8u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module rle_MEMB12W128_sub 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rle_dat 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 192   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DARC_RLE_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 71    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 70    
	   2 Input      1 Bit        Muxes := 4     
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
Module DARC_BRAM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module dct_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 105 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 100   
Module dct_sub24s_24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
Module dct_sub20s_20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
Module dct_add24s_22_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
Module dct_add20s_18_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module dct_add69_69s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     69 Bit       Adders := 1     
Module dct_incr3u__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dct_incr3u 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dct_sub60s_59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
Module dct_sub36s_35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
Module dct_sub32s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module dct_sub24s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
Module dct_sub20s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 1     
Module dct_add60s_59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     59 Bit       Adders := 1     
Module dct_add24s_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
Module dct_add20s_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module dct_add12u_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dct_dat 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 66    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 3     
Module DARC_DCT_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 67    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 66    
	   2 Input      1 Bit        Muxes := 4     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_protocol_converter_v2_1_10_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_10_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_10_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_10_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_11_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_crossbar_v2_1_11_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_11_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_11_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_11_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_11_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module quantization_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module quantization_add12s_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add12s_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module quantization_add8s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module quantization_dat 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 63    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DARC_QUANTZ_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 67    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 66    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.srcs/sources_1/bd/DARC_DCT_Design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rl/INST_MEMB12W128_sub_1/MEMB12W128_r_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_0/\rle0/INST_dat /FF_valid_w_reg)
WARNING: [Synth 8-3332] Sequential element (FF_valid_w_reg) is unused and will be removed from module rle_dat.
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_1/axi_rresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_1/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_1/axi_bresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_1/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/DARC_RLE_0/DARC_RLE_v1_0_S00_AXI_insti_1/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__31' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__15' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__32' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__16' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__0' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__33' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__17' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__1' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__34' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__18' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__2' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__35' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__19' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__3' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__36' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__20' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__4' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__37' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__21' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__5' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__38' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__22' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__6' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__39' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__23' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__7' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__40' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__24' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__8' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__41' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__25' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__9' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__42' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__26' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__10' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__43' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__27' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__11' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__44' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__28' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__12' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__45' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__29' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__13' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__46' (FD) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/DARC_BRAM_v1_0_S00_AXI_insti_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/DARC_BRAM_0/\inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/DARC_BRAM_0/\inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module DARC_DCT_Design_DARC_BRAM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module DARC_DCT_Design_DARC_BRAM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module DARC_DCT_Design_DARC_BRAM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module DARC_DCT_Design_DARC_BRAM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module DARC_DCT_Design_DARC_BRAM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DARC_BRAM_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module DARC_DCT_Design_DARC_BRAM_0_0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DARC_DCT_Design_i/i_0/DARC_DCT_0/\inst/DARC_DCT_v1_0_S00_AXI_inst /\dct0/INST_dat /\RG_76_reg[0] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FF_valid_w_reg' (FDSE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DARC_DCT_Design_i/i_0/DARC_DCT_0/\inst/DARC_DCT_v1_0_S00_AXI_inst /\dct0/INST_dat /\dct_out_a64_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[1]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[2]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[3]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[4]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[5]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[6]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[7]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[8]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[9]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[10]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_out_a64_r_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/DARC_DCT_0/\inst/DARC_DCT_v1_0_S00_AXI_inst /\dct0/INST_dat /\dct_out_a64_r_reg[11] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/DARC_DCT_0/\inst/DARC_DCT_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/i_0/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/DARC_DCT_0/\inst/DARC_DCT_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (dct_out_a64_r_reg[11]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (RG_Fx_o_out_reg[2]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (RG_Fx_o_out_reg[1]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (RG_Fx_o_out_reg[0]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (RG_76_reg[1]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (RG_76_reg[0]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (dct_out_a64_r_reg[0]) is unused and will be removed from module dct_dat.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module DARC_DCT_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module DARC_DCT_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module DARC_DCT_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module DARC_DCT_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module DARC_DCT_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module DARC_DCT_v1_0_S00_AXI.
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'DARC_DCT_Design_i/i_0/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_0/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'DARC_DCT_Design_i/i_0/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'DARC_DCT_Design_i/i_1/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module DARC_DCT_Design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module DARC_DCT_Design_xbar_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/valid_r_reg' (FDE) to 'DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a64_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/\inst/DARC_QUANTZ_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DARC_DCT_Design_i/i_1/DARC_QUANTZ_0/\inst/DARC_QUANTZ_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:15 . Memory (MB): peak = 1116.582 ; gain = 906.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rle_MEMB12W128_sub | MEMB12W128_r_reg | 128 x 12                | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram               | mem_reg          | 256 K x 16(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 
+-------------------+------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|rle_dat     | zz/INST_MEM_zz_subD_1/zz_r_reg                                        | User Attribute | 64 x 12              | RAM64X1D x 12   | 
|rle_dat     | quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg | User Attribute | 64 x 12              | RAM64X1D x 12   | 
|dct_dat     | dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg                | User Attribute | 64 x 12              | RAM64X1D x 12   | 
+------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |DARC_RLE_v1_0_S00_AXI__GB0 |           1|     11639|
|2     |DARC_RLE_v1_0_S00_AXI__GB1 |           1|       950|
|3     |DARC_DCT_Design__GCB0      |           1|     12461|
|4     |DARC_DCT_Design__GCB1      |           1|     10339|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:11 ; elapsed = 00:03:28 . Memory (MB): peak = 1116.582 ; gain = 906.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:44 . Memory (MB): peak = 1149.406 ; gain = 939.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |DARC_RLE_v1_0_S00_AXI__GB0 |           1|     11639|
|2     |DARC_RLE_v1_0_S00_AXI__GB1 |           1|       950|
|3     |DARC_DCT_Design__GCB0      |           1|     12397|
|4     |DARC_DCT_Design__GCB1      |           1|     10339|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/rl/INST_MEMB12W128_sub_1/MEMB12W128_r_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:40 ; elapsed = 00:03:58 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:04:01 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:44 ; elapsed = 00:04:02 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:04:05 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:04:06 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:04:06 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:48 ; elapsed = 00:04:06 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   202|
|4     |LUT1       |   342|
|5     |LUT2       |   667|
|6     |LUT3       |   805|
|7     |LUT4       |   799|
|8     |LUT5       |  1565|
|9     |LUT6       |  4234|
|10    |MUXCY      |    64|
|11    |MUXF7      |  1171|
|12    |MUXF8      |   576|
|13    |PS7        |     1|
|14    |RAM64X1D   |    36|
|15    |RAMB18E1   |     1|
|16    |RAMB36E1   |    64|
|17    |RAMB36E1_1 |    64|
|18    |SRL16      |     1|
|19    |SRL16E     |    22|
|20    |SRLC32E    |    47|
|21    |FDR        |    20|
|22    |FDRE       | 12475|
|23    |FDSE       |    55|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                         |Cells |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                           |                                                               | 23342|
|2     |  DARC_DCT_Design_i                                                           |DARC_DCT_Design                                                | 23342|
|3     |    DARC_RLE_0                                                                |DARC_DCT_Design_DARC_RLE_0_0                                   |  8128|
|4     |      inst                                                                    |DARC_RLE_v1_0                                                  |  8128|
|5     |        DARC_RLE_v1_0_S00_AXI_inst                                            |DARC_RLE_v1_0_S00_AXI                                          |  8128|
|6     |          rle0                                                                |rle                                                            |  4502|
|7     |            INST_dat                                                          |rle_dat                                                        |  3607|
|8     |              INST_decr32s_1                                                  |rle_decr32s                                                    |     8|
|9     |              INST_decr32s_2                                                  |rle_decr32s_10                                                 |     8|
|10    |              INST_sub12s_1                                                   |rle_sub12s                                                     |    15|
|11    |              quantized_block                                                 |rle_MEM_quantized_block                                        |    24|
|12    |                INST_MEM_quantized_block_subD_1                               |rle_MEM_quantized_block_subD                                   |    24|
|13    |              rl                                                              |rle_MEMB12W128                                                 |    57|
|14    |                INST_MEMB12W128_sub_1                                         |rle_MEMB12W128_sub                                             |    57|
|15    |              zz                                                              |rle_MEM_zz                                                     |    44|
|16    |                INST_MEM_zz_subD_1                                            |rle_MEM_zz_subD                                                |    44|
|17    |            INST_fsm                                                          |rle_fsm                                                        |   889|
|18    |    DARC_BRAM_0                                                               |DARC_DCT_Design_DARC_BRAM_0_0                                  |   556|
|19    |      inst                                                                    |DARC_BRAM_v1_0                                                 |   556|
|20    |        DARC_BRAM_v1_0_S00_AXI_inst                                           |DARC_BRAM_v1_0_S00_AXI                                         |   556|
|21    |          bram0                                                               |bram                                                           |   178|
|22    |    DARC_DCT_0                                                                |DARC_DCT_Design_DARC_DCT_0_0                                   |  6929|
|23    |      inst                                                                    |DARC_DCT_v1_0                                                  |  6929|
|24    |        DARC_DCT_v1_0_S00_AXI_inst                                            |DARC_DCT_v1_0_S00_AXI                                          |  6925|
|25    |          dct0                                                                |dct                                                            |  3470|
|26    |            INST_dat                                                          |dct_dat                                                        |  2849|
|27    |              INST_add20s_18_1                                                |dct_add20s_18                                                  |    15|
|28    |              INST_add20s_18_18_1                                             |dct_add20s_18_18                                               |    29|
|29    |              INST_add24s_22_1                                                |dct_add24s_22                                                  |    78|
|30    |              INST_add24s_22_21_1                                             |dct_add24s_22_21                                               |    66|
|31    |              INST_add60s_59_1                                                |dct_add60s_59                                                  |   117|
|32    |              INST_add69_69s_1                                                |dct_add69_69s                                                  |    39|
|33    |              INST_mul12s_1                                                   |dct_mul12s                                                     |   117|
|34    |              INST_mul12s_2                                                   |dct_mul12s_8                                                   |    37|
|35    |              INST_mul12u_1                                                   |dct_mul12u                                                     |     3|
|36    |              INST_mul8u_1                                                    |dct_mul8u                                                      |    13|
|37    |              INST_mul8u_2                                                    |dct_mul8u_9                                                    |     3|
|38    |              dct_output                                                      |dct_MEM_dct_output                                             |   126|
|39    |                INST_MEM_dct_output_subD_1                                    |dct_MEM_dct_output_subD                                        |   126|
|40    |            INST_fsm                                                          |dct_fsm                                                        |   620|
|41    |    rst_ps7_0_100M                                                            |DARC_DCT_Design_rst_ps7_0_100M_0                               |    66|
|42    |      U0                                                                      |proc_sys_reset                                                 |    66|
|43    |        EXT_LPF                                                               |lpf                                                            |    23|
|44    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                          |cdc_sync__parameterized1                                       |     6|
|45    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                          |cdc_sync__parameterized0                                       |     6|
|46    |        SEQ                                                                   |sequence_psr                                                   |    38|
|47    |          SEQ_COUNTER                                                         |upcnt_n                                                        |    13|
|48    |    axi_timer_0                                                               |DARC_DCT_Design_axi_timer_0_0                                  |   671|
|49    |      U0                                                                      |axi_timer                                                      |   671|
|50    |        AXI4_LITE_I                                                           |axi_lite_ipif                                                  |   238|
|51    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment                                               |   238|
|52    |            I_DECODER                                                         |address_decoder                                                |   169|
|53    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                                                      |     1|
|54    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1                                      |     1|
|55    |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized3                                      |     1|
|56    |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized4                                      |     1|
|57    |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized5                                      |     1|
|58    |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized6                                      |     1|
|59    |        TC_CORE_I                                                             |tc_core                                                        |   433|
|60    |          COUNTER_0_I                                                         |count_module                                                   |   139|
|61    |            COUNTER_I                                                         |counter_f_7                                                    |   107|
|62    |          \GEN_SECOND_TIMER.COUNTER_1_I                                       |count_module_4                                                 |   140|
|63    |            COUNTER_I                                                         |counter_f                                                      |   108|
|64    |          READ_MUX_I                                                          |mux_onehot_f                                                   |    64|
|65    |          TIMER_CONTROL_I                                                     |timer_control                                                  |    89|
|66    |            INPUT_DOUBLE_REGS                                                 |cdc_sync                                                       |     5|
|67    |            INPUT_DOUBLE_REGS2                                                |cdc_sync_5                                                     |     5|
|68    |            INPUT_DOUBLE_REGS3                                                |cdc_sync_6                                                     |    12|
|69    |    processing_system7_0                                                      |DARC_DCT_Design_processing_system7_0_0                         |   244|
|70    |      inst                                                                    |processing_system7_v5_5_processing_system7                     |   244|
|71    |    ps7_0_axi_periph                                                          |DARC_DCT_Design_ps7_0_axi_periph_0                             |  1580|
|72    |      xbar                                                                    |DARC_DCT_Design_xbar_0                                         |   386|
|73    |        inst                                                                  |axi_crossbar_v2_1_11_axi_crossbar                              |   386|
|74    |          \gen_sasd.crossbar_sasd_0                                           |axi_crossbar_v2_1_11_crossbar_sasd                             |   386|
|75    |            addr_arbiter_inst                                                 |axi_crossbar_v2_1_11_addr_arbiter_sasd                         |   160|
|76    |            \gen_decerr.decerr_slave_inst                                     |axi_crossbar_v2_1_11_decerr_slave                              |    11|
|77    |            reg_slice_r                                                       |axi_register_slice_v2_1_10_axic_register_slice__parameterized8 |   186|
|78    |            splitter_ar                                                       |axi_crossbar_v2_1_11_splitter__parameterized0                  |     5|
|79    |            splitter_aw                                                       |axi_crossbar_v2_1_11_splitter                                  |    10|
|80    |      s00_couplers                                                            |s00_couplers_imp_416YVN                                        |  1194|
|81    |        auto_pc                                                               |DARC_DCT_Design_auto_pc_0                                      |  1194|
|82    |          inst                                                                |axi_protocol_converter_v2_1_10_axi_protocol_converter          |  1194|
|83    |            \gen_axilite.gen_b2s_conv.axilite_b2s                             |axi_protocol_converter_v2_1_10_b2s                             |  1194|
|84    |              \RD.ar_channel_0                                                |axi_protocol_converter_v2_1_10_b2s_ar_channel                  |   183|
|85    |                ar_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm                  |    29|
|86    |                cmd_translator_0                                              |axi_protocol_converter_v2_1_10_b2s_cmd_translator_1            |   142|
|87    |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_incr_cmd_2                  |    48|
|88    |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_wrap_cmd_3                  |    89|
|89    |              \RD.r_channel_0                                                 |axi_protocol_converter_v2_1_10_b2s_r_channel                   |   125|
|90    |                rd_data_fifo_0                                                |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1 |    74|
|91    |                transaction_fifo_0                                            |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2 |    37|
|92    |              SI_REG                                                          |axi_register_slice_v2_1_10_axi_register_slice                  |   625|
|93    |                ar_pipe                                                       |axi_register_slice_v2_1_10_axic_register_slice                 |   215|
|94    |                aw_pipe                                                       |axi_register_slice_v2_1_10_axic_register_slice_0               |   216|
|95    |                b_pipe                                                        |axi_register_slice_v2_1_10_axic_register_slice__parameterized1 |    48|
|96    |                r_pipe                                                        |axi_register_slice_v2_1_10_axic_register_slice__parameterized2 |   146|
|97    |              \WR.aw_channel_0                                                |axi_protocol_converter_v2_1_10_b2s_aw_channel                  |   188|
|98    |                aw_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm                  |    34|
|99    |                cmd_translator_0                                              |axi_protocol_converter_v2_1_10_b2s_cmd_translator              |   138|
|100   |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_incr_cmd                    |    46|
|101   |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_wrap_cmd                    |    88|
|102   |              \WR.b_channel_0                                                 |axi_protocol_converter_v2_1_10_b2s_b_channel                   |    71|
|103   |                bid_fifo_0                                                    |axi_protocol_converter_v2_1_10_b2s_simple_fifo                 |    38|
|104   |                bresp_fifo_0                                                  |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0 |     9|
|105   |    DARC_QUANTZ_0                                                             |DARC_DCT_Design_DARC_QUANTZ_0_0                                |  5168|
|106   |      inst                                                                    |DARC_QUANTZ_v1_0                                               |  5168|
|107   |        DARC_QUANTZ_v1_0_S00_AXI_inst                                         |DARC_QUANTZ_v1_0_S00_AXI                                       |  5164|
|108   |          quantz0                                                             |quantization                                                   |  1407|
|109   |            INST_dat                                                          |quantization_dat                                               |  1406|
|110   |            INST_fsm                                                          |quantization_fsm                                               |     1|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:48 ; elapsed = 00:04:06 . Memory (MB): peak = 1163.898 ; gain = 953.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:25 . Memory (MB): peak = 1163.898 ; gain = 531.563
Synthesis Optimization Complete : Time (s): cpu = 00:03:48 ; elapsed = 00:04:06 . Memory (MB): peak = 1163.898 ; gain = 953.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 89 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDR => FDRE: 20 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 36 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
900 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:48 ; elapsed = 00:03:59 . Memory (MB): peak = 1163.898 ; gain = 873.262
INFO: [Common 17-1381] The checkpoint 'C:/JPEG_Thesis/DARC_DCT_App/DARC_DCT_App.runs/synth_1/DARC_DCT_Design_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1163.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 21:26:42 2017...
