Afshin Abdollahi , Farzan Fallah , Massoud Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.140-154, February 2004[doi>10.1109/TVLSI.2003.821546]
Afshin Abdollahi , Farzan Fallah , Massoud Pedram, An effective power mode transition technique in MTCMOS circuits, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065594]
Kanak Agarwal , Kevin Nowka , Harmander Deogun , Dennis Sylvester, Power Gating with Multiple Sleep Modes, Proceedings of the 7th International Symposium on Quality Electronic Design, p.633-637, March 27-29, 2006[doi>10.1109/ISQED.2006.102]
Fadi A. Aloul , Soha Hassoun , Karem A. Sakallah , David Blaauw, Robust SAT-Based Search Algorithm for Leakage Power Reduction, Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, p.167-177, September 11-13, 2002
Mohab Anis , Mohamed Mahmoud , Mohamed Elmasry , Shawki Areibi, Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514041]
}}Anis, M. and Elmasry, M., Eds. 2003. Multi-Threshold CMOS Digital Circuits: Managing Leakage Power. Kluwer Academic Publishers.
}}Apache. RedHawk-ALP. http://www.apache-da.com.
Swarup Bhunia , Nilanjan Banerjee , Qikai Chen , Hamid Mahmoodi , Kaushik Roy, A novel synthesis approach for active leakage power reduction using dynamic supply gating, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065705]
}}Cadence. 2005. Encounter User Giude.
}}Chen, H. and Neely, J. 1998. Interconnect and circuit modeling techniques for full-chip power supply noise analysis. IEEE Trans. Compon. Packag. Manuf. Technol. B 21, 3, 209--215.
Yu-Ting Chen , Da-Cheng Juan , Ming-Chao Lee , Shih-Chieh Chang, An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Lei Cheng , Liang Deng , Deming Chen , Martin D. F. Wong, A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146944]
Eunjoo Choi , Changsik Shin , Taewhan Kim , Youngsoo Shin, Power-gating-aware high-level synthesis, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India[doi>10.1145/1393921.1393936]
Lawrence T. Clark , Michael Morrow , William Brown, Reverse-body bias and supply collapse for low effective standby power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.947-956, September 2004[doi>10.1109/TVLSI.2004.832930]
}}Clark, L., Ricci, F., and Biyani, M. 2005. Low standby power state storage for sub-130nm technologies. IEEE J. Solid-State Circuits 40, 2, 498--506.
}}Devadas, S., Keutzer, K., and White, J. 1992. Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation. IIEEE Trans. Comput.-Aid. Design Integr. Circuits 11, 3, 373--383.
Abhijit Dharchoudhury , Rajendran Panda , David Blaauw , Ravi Vaidyanathan , Bogdan Tutuianu , David Bearden, Design and analysis of power distribution networks in PowerPC microprocessors, Proceedings of the 35th annual Design Automation Conference, p.738-743, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277229]
David Duarte , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mary Jane Irwin, Evaluating Run-Time Techniques for Leakage Power Reduction, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.31, January 07-11, 2002
E. B. Eichelberger , T. W. Williams, A logic design structure for LSI testability, Proceedings of the 14th Design Automation Conference, p.462-468, January 1977
Jie Gu , Hanyong Eom , Chris H. Kim, Sleep transistor sizing and control for resonant supply noise damping, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283798]
P. Gupta , A. B. Kahng , P. Sharma , D. Sylvester, Gate-length biasing for runtime-leakage control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.8, p.1475-1485, November 2006[doi>10.1109/TCAD.2005.857313]
}}Gururajarao, S., Mair, H., Scott, D., and Ko, U. 2006. Ultra low area overhead retention flip-flop for power-down applications. U.S. Patent Application Publication 20060267654.
}}Halter, J. and Najm, F. 1997. A gate-level leakage power reduction method for ultra-low-power CMOS circuits. In Proceedings of the Custom Integrated Circuits Conference. 475--478.
Fatih Hamzaoglu , Mircea R. Stan, Circuit-level techniques to control gate leakage for sub-100nm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566425]
}}Henzler, S., Georgakos, G., Eireiner, M., Nirschl, T., Pacha, C., Berthold, J., and Schmitt-Landsiedel, D. 2006. Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead. IEEE J. Solid-State Circuits 41, 7, 1654--1661.
}}Horiguchi, M., Sakata, T., and Itoh, K. 1983. Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's. IEEE J. Solid-State Circuits 28, 11, 1131--1135.
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Chanseok Hwang , Peng Rong , Massoud Pedram, Sleep transistor distribution in row-based MTCMOS designs, Proceedings of the 17th ACM Great Lakes symposium on VLSI, p.235-240, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228786]
}}Inukai, T., Takamiya, M., Nose, K., Kawaguchi, H., Hiramoto, T., and Sakurai, T. 2000. Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration. In Proceedings of the Custom Integrated Circuits Conference. 409--412.
Hailin Jiang , Malgorzata Marek-Sadowska , Sani R. Nassif, Benefits and Costs of Power-Gating Technique, Proceedings of the 2005 International Conference on Computer Design, p.559-566, October 02-05, 2005[doi>10.1109/ICCD.2005.34]
Mark C. Johnson , Dinesh Somasekhar , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.442-445, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309976]
}}Kanno, Y., Mizuno, H., Yasu, Y., Hirose, K., Shimazaki, Y., Hoshi, T., Miyairi, Y., Ishii, T., Yamada, T., Irita, T., Hattori, T., Yanagisawa, K., and Irie, N. 2007. Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-CPU SoCs. IEEE J. Solid-State Circuits 42, 1, 74--83.
}}Kao, J. and Chandrakasan, A. 2001. MTCMOS sequential circuits. In Proceedings of the European Solid-State Circuits Conference. 317--320.
James Kao , Siva Narendra , Anantha Chandrakasan, MTCMOS hierarchical sizing based on mutual exclusive discharge patterns, Proceedings of the 35th annual Design Automation Conference, p.495-500, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277180]
}}Kawaguchi, H., Nose, K., and Sakurai, T. 2000. A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere current. IEEE J. Solid-State Circuits 35, 10, 1498--1501.
Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007
Ali Keshavarzi , Siva Narendra , Shekhar Borkar , Charles Hawkins , Kaushik Roy , Vivek De, Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's, Proceedings of the 1999 international symposium on Low power electronics and design, p.252-254, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313937]
}}Kim, H. and Shin, Y. 2007. Semicustom design methodology of power gated circuits for low leakage applications. IEEE Trans. Circuits Syst. II, 54, 6, 512--516.
Stephen V. Kosonocky , Mike Immediato , Peter Cottrell , Terence Hook , Randy Mann , Jeff Brown, Enchanced multi-threshold (MTCMOS) circuits using variable well bias, Proceedings of the 2001 international symposium on Low power electronics and design, p.165-169, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383125]
}}Kozhaya, J. and Bakir, L. 2004. An electrically robust method for placing power gating switches in voltage islands. In Proceedings of the Custom Integrated Circuits Conference. 321--324.
}}Krishnamurthy, R. K., Alvandpour, A., De, V., and Borkar, S. 2002. High-performance and low-power challenges for sub-70nm microprocessor circuits. In Proceedings of the Custom Integrated Circuits Conference. 125--128.
}}Kumagai, K., Iwaki, H., Yoshida, H., Suzuki, H., Yamada, T., and Kurosawa, S. 1998. A novel powering-down scheme for low Vt CMOS circuits. In Proceedings of the Symposium on VLSI Circuits. 44--45.
David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]
Changbo Long , Lei He, Distributed sleep transistor network for power reduction, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775879]
}}Lueftner, T., Berthold, J., Pocha, G., Georgatos, G., Sauzon, G., Hoemke, O., Beshenat, J., Mahrla, P., Just, K., Hober, P., Henzler, S., Schmitt-Landsiedel, D., Yakovleff, A., Klein, A., Knight, R. J., Acharya, P., Bonnardot, A., Buch, S., and Sauer, M. 2007. A 90-nm CMOS low-power GSM/EDGE multimedia-enhanced baseband processor with 380-MHz ARM926 core and mixed-signal extensions. IEEE J. Solid-State Circuits 42, 1, 134--144.
}}Magma. 2008. Talus Power Pro.
}}Mair, H., Wang, A., Gammie, G., Scott, D., Royannez, P., Gururajarao, S., Chau, M., Lagerquist, R., Ho, L., Basude, M., Culp, N., Sadate, A., Wilson, D., Dahan, F., Song, J., Carlson, B., and Ko, U. 2007. A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations. In Proceedings of the Symposium on VLSI Circuits. 224--225.
}}Min, K.-S., Kawaguchi, H., and Sakurai, T. 2003. Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era. In Proceedings of the IEEE International Solid-State Circuits Conference. 400--401.
}}Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circuits 30, 8, 847--854.
}}Mutoh, S., Shigematsu, S., Gotoh, Y., and Konaka, S. 1999. Design method of MTCMOS power switch for low-voltage high-speed LSIs. In Proceedings of the Asia South Pacific Design Automation Conference. 113--116.
Siva Narendra , Dimitri Antoniadis , Vivek De, Impact of using adaptive body bias to compensate die-to-dieVtvariation on within-dieVtvariation, Proceedings of the 1999 international symposium on Low power electronics and design, p.229-232, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313932]
Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383132]
}}Narendra, S., Keshavarzi, A., Bloechel, B., Borkar, S., and De, V. 2003. Forward body bias for microprocessors in 130-nm technology generation and beyond. IEEE J. Solid-State Circuits 38, 5, 696--701.
Siva G. Narendra , Anantha Chandrakasan, Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2005
Naoaki Ohkubo , Kimiyoshi Usami, Delay modeling and static timing analysis for MTCMOS circuits, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118435]
}}OpenCores. 2009. Opencores. http://www.opencores.org/.
E. Pakbaznia , F. Fallah , M. Pedram, Charge Recycling in Power-Gated CMOS Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1798-1811, October 2008[doi>10.1109/TCAD.2008.2003297]
Ehsan Pakbaznia , Massoud Pedram, Design and application of multimodal power gating structures, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.120-126, March 16-18, 2009[doi>10.1109/ISQED.2009.4810281]
Ruchir Puri , Leon Stok , John Cohn , David Kung , David Pan , Dennis Sylvester , Ashish Srivastava , Sarvesh Kulkarni, Pushing ASIC performance in a power envelope, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776032]
Haifeng Qian , Sani R. Nassif , Sachin S. Sapatnekar, Random walks in a supply network, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775860]
Rahul M. Rao , Frank Liu , Jeffrey L. Burns , Richard B. Brown, A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.689, November 09-13, 2003[doi>10.1109/ICCAD.2003.9]
}}Roy, K., Mukhopadhyay, S., and Mahmoodi-Meimand, H. 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 2, 305--327.
}}Royannez, P., Mair, H., Dahan, F., Wagner, M., Streeter, M., Bouetel, L., Blasquez, J., Clasen, H., Semino, G., Dong, J., Scott, D., Pitts, B., Raibaut, C., and Ko, U. 2005. 90nm low leakage SoC design techniques for wireless applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 138--139.
}}Rusu, S., Tam, S., Muljono, H., Ayers, D., Chang, J., Cherkauer, B., Stinson, J., Benoit, J., Varada, R., Leung, J., Limaye, R. D., and Vora, S. 2007. A 65-nm dual-core multithreaded Xeon processor with 16-MB L3 cache. IEEE J. Solid-State Circuits 42, 1, 17--25.
}}Sakurai, T. and Newton, A. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits 25, 2, 584--594.
Ashoka Sathanur , Antonio Pullini , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Timing-driven row-based power gating, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283803]
}}Seomun, J., Kim, J., and Shin, Y. 2008. Skewed flip-flop and mixed-Vt gates for minimizing leakage in sequential circuits. IEEE Trans. Comput.-Aid. Design Integr. Circuits Syst. 27, 11, 1956--1968.
Jun Seomun , Insup Shin , Youngsoo Shin, Synthesis and implementation of active mode power gating circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837395]
Jun Seomun , Youngsoo Shin, Design and optimization of power-gated circuits with autonomous data retention, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.2, p.227-236, February 2011[doi>10.1109/TVLSI.2009.2033356]
}}Seta, K., Hara, H., Kuroda, T., Kakumu, M., and Sakurai, T. 1995. 50&percnt; active-power saving without speed degradation using standby power reduction (SPR) circuit. In Proceedings of the IEEE International Solid-State Circuits Conference. 318--319.
Kaijian Shi , David Howard, Challenges in sleep transistor design and implementation in low-power designs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146943]
}}Shigematsu, S., Mutoh, S., Matsuya, Y., Tanabe, Y., and Yamada, J. 1997. A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. IEEE J. Solid-State Circuits 32, 6, 861--869.
}}Shimazaki, Y., Zlatanovici, R., and Nikolic, B. 2004. A shared-well dual-supply-voltage 64-bit ALU. IEEE J. Solid-State Circuits 39, 3, 494--500.
Youngsoo Shin , Sewan Heo , Hyung-Ock Kim , Jung Yun Choi, Supply switching with ground collapse: simultaneous control of subthreshold and gate leakage current in nanometer-scale CMOS circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.7, p.758-766, July 2007[doi>10.1109/TVLSI.2007.899228]
Youngsoo Shin , Seungwhun Paik , Hyung-Ock Kim, Semicustom design of zigzag power-gated circuits in standard cell elements, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.327-339, March 2009[doi>10.1109/TCAD.2009.2012532]
}}Synopsys. 2007. Astro User Guide.
}}Synopsys 2008. NanoSim User Guide.
}}Synopsys. 2010. IC Compiler Design Planning User Guide.
}}Tada, A., Notani, H., and Numa, M. 2006. A novel power gating scheme with charge recycling. IEICE Electron. Express 3, 12, 281--286.
}}Tschanz, J., Narendra, S., Ye, Y., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE J. Solid-State Circuits 38, 11, 1838--1845.
}}TSMC. Reference Flow 7.0. http://www.tsmc.com/.
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
Kimiyoshi Usami , Naoyuki Kawabe , Masayuki Koizumi , Katsuhiro Seta , Toshiyuki Furusawa, Automated selective multi-threshold design for ultra-low standby applications, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566458]
}}Usami, K. and Yoshioka, H. 2004. A scheme to reduce active leakage power by detecting state transitions. In Proceedings of the International Midwest Symposium on Circuits and Systems. 493--496.
}}Valentian, A. and Beigne, E. 2008. Automatic gate biasing of an SCCMOS power switch achieving maximum leakage reduction and lowering leakage current variability. IEEE J. Solid-State Circuits 43, 7, 1688--1698.
Hyo-Sig Won , Kyo-Sun Kim , Kwang-Ok Jeong , Ki-Tae Park , Kyu-Myung Choi , Jeong-Taek Kong, An MTCMOS design methodology and its application to mobile computing, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871536]
}}Ye, Y., Borkar, S., and De, V. 1998. A new technique for standby leakage reduction in high-performance circuits. In Proceedings of the Symposium on VLSI Circuits. 40--41.
Lin Yuan , Gang Qu, Enhanced leakage reduction Technique by gate replacement, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065596]
M. Zhao , R. V. Panda , S. S. Sapatnekar , D. Blaauw, Hierarchical analysis of power distribution networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.2, p.159-168, November 2006[doi>10.1109/43.980256]
Victor Zyuban , Stephen V. Kosonocky, Low power integrated scan-retention mechanism, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566436]
