

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_151_1'
================================================================
* Date:           Sat Jun 24 07:22:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.900 us|  0.900 us|    9|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |ref_tmp1_ap_fixed_base_fu_103  |ap_fixed_base  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_151_1  |        7|        7|         3|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg3693 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg3693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln151_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln151"   --->   Operation 8 'read' 'sext_ln151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln151_cast = sext i60 %sext_ln151_read"   --->   Operation 9 'sext' 'sext_ln151_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 12288, void @empty_16, void @empty_15, void @empty_10, i32 1, i32 8, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %shiftreg3693"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_8 = load i3 %i"   --->   Operation 14 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln151 = icmp_eq  i3 %i_8, i3 6" [src/runge_kutta_45.cpp:151]   --->   Operation 15 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln151 = add i3 %i_8, i3 1" [src/runge_kutta_45.cpp:151]   --->   Operation 16 'add' 'add_ln151' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %for.inc.split, void %for.end.exitStub" [src/runge_kutta_45.cpp:151]   --->   Operation 17 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_64 = trunc i3 %i_8"   --->   Operation 18 'trunc' 'empty_64' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln151 = store i3 %add_ln151, i3 %i" [src/runge_kutta_45.cpp:151]   --->   Operation 19 'store' 'store_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 73.0>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln151_cast" [src/runge_kutta_45.cpp:151]   --->   Operation 21 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (73.0ns)   --->   "%X_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %X_BUS_addr" [src/runge_kutta_45.cpp:152]   --->   Operation 24 'read' 'X_BUS_addr_read' <Predicate = (!icmp_ln151 & !empty_64)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 22.3>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg3693_load = load i64 %shiftreg3693"   --->   Operation 25 'load' 'shiftreg3693_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg3693_cast = zext i64 %shiftreg3693_load"   --->   Operation 26 'zext' 'shiftreg3693_cast' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast80 = zext i3 %i_8"   --->   Operation 27 'zext' 'i_cast80' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %i_cast80" [src/runge_kutta_45.cpp:152]   --->   Operation 28 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/runge_kutta_45.cpp:151]   --->   Operation 29 'specloopname' 'specloopname_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln152 = br i1 %empty_64, void, void %for.inc.split._crit_edge" [src/runge_kutta_45.cpp:152]   --->   Operation 30 'br' 'br_ln152' <Predicate = (!icmp_ln151)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln152 = br void %for.inc.split._crit_edge" [src/runge_kutta_45.cpp:152]   --->   Operation 31 'br' 'br_ln152' <Predicate = (!icmp_ln151 & !empty_64)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = phi i128 %X_BUS_addr_read, void, i128 %shiftreg3693_cast, void %for.inc.split" [src/runge_kutta_45.cpp:152]   --->   Operation 32 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i128 %empty" [src/runge_kutta_45.cpp:152]   --->   Operation 33 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln152 = bitcast i64 %trunc_ln152" [src/runge_kutta_45.cpp:152]   --->   Operation 34 'bitcast' 'bitcast_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127"   --->   Operation 35 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (17.4ns)   --->   "%ref_tmp1 = call i85 @ap_fixed_base, i64 %bitcast_ln152"   --->   Operation 36 'call' 'ref_tmp1' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln152 = store i85 %ref_tmp1, i15 %yy_loc_V_addr" [src/runge_kutta_45.cpp:152]   --->   Operation 37 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln151 = store i64 %trunc_ln5, i64 %shiftreg3693" [src/runge_kutta_45.cpp:151]   --->   Operation 38 'store' 'store_ln151' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [src/runge_kutta_45.cpp:151]   --->   Operation 39 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln151]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg3693          (alloca           ) [ 0111]
i                     (alloca           ) [ 0100]
sext_ln151_read       (read             ) [ 0000]
sext_ln151_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_8                   (load             ) [ 0111]
icmp_ln151            (icmp             ) [ 0111]
add_ln151             (add              ) [ 0000]
br_ln151              (br               ) [ 0000]
empty_64              (trunc            ) [ 0111]
store_ln151           (store            ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
X_BUS_addr            (getelementptr    ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
X_BUS_addr_read       (read             ) [ 0101]
shiftreg3693_load     (load             ) [ 0000]
shiftreg3693_cast     (zext             ) [ 0000]
i_cast80              (zext             ) [ 0000]
yy_loc_V_addr         (getelementptr    ) [ 0000]
specloopname_ln151    (specloopname     ) [ 0000]
br_ln152              (br               ) [ 0000]
br_ln152              (br               ) [ 0000]
empty                 (phi              ) [ 0101]
trunc_ln152           (trunc            ) [ 0000]
bitcast_ln152         (bitcast          ) [ 0000]
trunc_ln5             (partselect       ) [ 0000]
ref_tmp1              (call             ) [ 0000]
store_ln152           (store            ) [ 0000]
store_ln151           (store            ) [ 0000]
br_ln151              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln151">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="yy_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fixed_base"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="shiftreg3693_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg3693/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln151_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="60" slack="0"/>
<pin id="72" dir="0" index="1" bw="60" slack="0"/>
<pin id="73" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln151_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="X_BUS_addr_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_BUS_addr_read/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="yy_loc_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="85" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln152_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="85" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="85" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="empty_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="96" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="empty_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="128" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="64" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="ref_tmp1_ap_fixed_base_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="85" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp1/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sext_ln151_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="60" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_cast/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_8_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln151_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln151_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_64_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_64/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln151_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="X_BUS_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="128" slack="0"/>
<pin id="149" dir="0" index="1" bw="60" slack="1"/>
<pin id="150" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_BUS_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shiftreg3693_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="2"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg3693_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shiftreg3693_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg3693_cast/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_cast80_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="2"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast80/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln152_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="128" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="bitcast_ln152_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln152/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln151_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="2"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="shiftreg3693_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg3693 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="sext_ln151_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln151_cast "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_8_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="2"/>
<pin id="210" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln151_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="217" class="1005" name="empty_64_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="221" class="1005" name="X_BUS_addr_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="128" slack="1"/>
<pin id="223" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="X_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="103" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="112"><net_src comp="70" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="132" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="147" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="168"><net_src comp="97" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="97" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="62" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="199"><net_src comp="66" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="206"><net_src comp="109" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="211"><net_src comp="123" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="216"><net_src comp="126" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="138" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="76" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: yy_loc_V | {3 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_151_1 : X_BUS | {2 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_151_1 : sext_ln151 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln151 : 2
		add_ln151 : 2
		br_ln151 : 3
		empty_64 : 2
		store_ln151 : 3
	State 2
		X_BUS_addr_read : 1
	State 3
		shiftreg3693_cast : 1
		yy_loc_V_addr : 1
		empty : 2
		trunc_ln152 : 3
		bitcast_ln152 : 4
		trunc_ln5 : 3
		ref_tmp1 : 5
		store_ln152 : 6
		store_ln151 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   call   | ref_tmp1_ap_fixed_base_fu_103 |    0    |   913   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln151_fu_132       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln151_fu_126       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   read   |   sext_ln151_read_read_fu_70  |    0    |    0    |
|          |   X_BUS_addr_read_read_fu_76  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln151_cast_fu_109    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |        empty_64_fu_138        |    0    |    0    |
|          |       trunc_ln152_fu_165      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |    shiftreg3693_cast_fu_156   |    0    |    0    |
|          |        i_cast80_fu_161        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln5_fu_174       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   932   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|X_BUS_addr_read_reg_221|   128  |
|    empty_64_reg_217   |    1   |
|      empty_reg_94     |   128  |
|      i_8_reg_208      |    3   |
|       i_reg_196       |    3   |
|   icmp_ln151_reg_213  |    1   |
|sext_ln151_cast_reg_203|   64   |
|  shiftreg3693_reg_189 |   64   |
+-----------------------+--------+
|         Total         |   392  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   932  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   392  |    -   |
+-----------+--------+--------+
|   Total   |   392  |   932  |
+-----------+--------+--------+
