library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ALU is
	port(
	sil, sir : in std_logic;
	mode : in std_logic_vector(1 downto 0);
	datain : in std_logic_vector(7 downto 0);
	clk, reset: in std_logic;
	
	sol, sor : out std_logic;
	dataout  : out std_logic_vector(7 downto 0) );

end ALU;