VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/build/top_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.44 seconds (max_rss 30.8 MiB, delta_rss +24.8 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 39.5 MiB, delta_rss +8.6 MiB)
# Load circuit
# Load circuit took 0.03 seconds (max_rss 43.3 MiB, delta_rss +3.8 MiB)
# Clean circuit
Absorbed 2812 LUT buffers
Inferred  186 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   84 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 232
Swept block(s)      : 1
Constant Pins Marked: 270
# Clean circuit took 0.06 seconds (max_rss 63.2 MiB, delta_rss +19.9 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 63.4 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 63.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 224
    .input                       :       8
    .output                      :       8
    ASSP                         :       1
    BIDIR_CELL                   :       8
    C_FRAG                       :      58
    GMUX_IC                      :       2
    GND                          :       1
    Q_FRAG                       :      23
    RAM_CE0_FE0_PR0_WSA0_WSB0_VPR:       1
    RAM_CE0_FE0_PR0_WSA1_WSB1_VPR:       1
    RAM_CE1_FE0_PR0_WSA0_WSB0_VPR:       1
    RAM_CE1_FE0_PR0_WSA1_WSB1_VPR:       1
    RAM_CE1_FE0_PR0_WSA2_WSB2_VPR:       1
    T_FRAG                       :     109
    VCC                          :       1
  Nets  : 352
    Avg Fanout:     7.0
    Max Fanout:  1005.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 2585) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 2586) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 2588) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 2589) to allow clocks to propagate
  Timing Graph Nodes: 2805
  Timing Graph Edges: 4537
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 63.4 MiB, delta_rss +0.0 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'Sys_Clk0' Fanout: 1 pins (0.0%), 1 blocks (0.4%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/build/top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'Sys_Clk0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'Sys_Clk0' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 63.4 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/build/top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05621 seconds).
# Load Packing took 0.06 seconds (max_rss 66.6 MiB, delta_rss +3.1 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Warning 12: Logic block #128 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 13: Logic block #129 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 314
Netlist num_blocks: 130
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 8.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 113.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 4.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 8
Netlist output pins: 24


Pb types usage...
  PB-SYN_GND                       : 1
   GND                             : 1
  PB-BIDIR                         : 8
   BIDIR                           : 8
    INOUT                          : 8
     bidir                         : 8
     inpad                         : 8
     outpad                        : 8
  PB-ASSP                          : 1
   ASSP                            : 1
  PB-LOGIC                         : 113
   LOGIC                           : 113
    FRAGS                          : 113
     c_frag_modes                  : 113
      SINGLE                       : 58
       c_frag                      : 58
      SPLIT                        : 55
       b_frag                      : 55
       t_frag                      : 54
     q_frag_modes                  : 23
      INT                          : 22
       q_frag                      : 22
      EXT                          : 1
       q_frag                      : 1
  PB-GMUX                          : 2
   GMUX                            : 2
    IC                             : 2
     gmux                          : 2
  PB-RAM                           : 4
   RAM                             : 4
    RAM_0                          : 1
     RAM_0_CE0_FE0_PR0_WSA1_WSB1   : 1
    RAM_1                          : 1
     RAM_1_CE0_FE0_PR0_WSA0_WSB0   : 1
    RAM_DUAL                       : 3
     RAM_CE1_FE0_PR0_WSA0_WSB0     : 1
     RAM_CE1_FE0_PR0_WSA1_WSB1     : 1
     RAM_CE1_FE0_PR0_WSA2_WSB2     : 1
  PB-SYN_VCC                       : 1
   VCC                             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		8	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		113	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		4	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.09 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.13 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 1.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.25 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 66.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.52 seconds (max_rss 370.8 MiB, delta_rss +304.0 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.12 seconds (max_rss 370.8 MiB, delta_rss +304.0 MiB)

# Load Placement
Reading top.place.

Successfully read top.place.

# Load Placement took 0.00 seconds (max_rss 370.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 14: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 15: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 16: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 17: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 24.11 seconds (max_rss 370.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 370.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 24.11 seconds (max_rss 370.8 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2210 ( 94.3%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)   46 (  2.0%) |*
[      0.4:      0.5)   14 (  0.6%) |
[      0.5:      0.6)   23 (  1.0%) |
[      0.6:      0.7)   22 (  0.9%) |
[      0.7:      0.8)   12 (  0.5%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.9:        1)   16 (  0.7%) |
## Initializing router criticalities took 0.01 seconds (max_rss 370.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 18: No routing path for connection to sink_rr 28945, retrying with full device bounding box
Warning 19: No routing path for connection to sink_rr 28944, retrying with full device bounding box
Warning 20: No routing path for connection to sink_rr 51324, retrying with full device bounding box
Warning 21: No routing path for connection to sink_rr 28194, retrying with full device bounding box
Warning 22: No routing path for connection to sink_rr 26438, retrying with full device bounding box
Warning 23: No routing path for connection to sink_rr 28248, retrying with full device bounding box
Warning 24: No routing path for connection to sink_rr 28296, retrying with full device bounding box
Warning 25: No routing path for connection to sink_rr 28410, retrying with full device bounding box
Warning 26: No routing path for connection to sink_rr 28518, retrying with full device bounding box
Warning 27: No routing path for connection to sink_rr 26660, retrying with full device bounding box
Warning 28: No routing path for connection to sink_rr 28302, retrying with full device bounding box
Warning 29: No routing path for connection to sink_rr 26606, retrying with full device bounding box
Warning 30: No routing path for connection to sink_rr 28356, retrying with full device bounding box
Warning 31: No routing path for connection to sink_rr 28034, retrying with full device bounding box
Warning 32: No routing path for connection to sink_rr 28626, retrying with full device bounding box
Warning 33: No routing path for connection to sink_rr 26822, retrying with full device bounding box
Warning 34: No routing path for connection to sink_rr 28566, retrying with full device bounding box
Warning 35: No routing path for connection to sink_rr 28464, retrying with full device bounding box
   1   29.5     0.0    0 1.1e+08     314    2343    7604 ( 0.545%)  103554 ( 7.3%)   33.352     -850.8    -33.352      0.000      0.000      N/A
Warning 36: No routing path for connection to sink_rr 28248, retrying with full device bounding box
Warning 37: No routing path for connection to sink_rr 28296, retrying with full device bounding box
Warning 38: No routing path for connection to sink_rr 26606, retrying with full device bounding box
Warning 39: No routing path for connection to sink_rr 28356, retrying with full device bounding box
Warning 40: No routing path for connection to sink_rr 28626, retrying with full device bounding box
Warning 41: No routing path for connection to sink_rr 26822, retrying with full device bounding box
Warning 42: No routing path for connection to sink_rr 28566, retrying with full device bounding box
Warning 43: No routing path for connection to sink_rr 28464, retrying with full device bounding box
   2   20.8     4.0   25 7.9e+07     230    1360     296 ( 0.021%)  110210 ( 7.8%)   33.352     -853.1    -33.352      0.000      0.000      N/A
   3    3.0     5.2   12 1.2e+07      55     362     168 ( 0.012%)  110092 ( 7.8%)   33.352     -857.0    -33.352      0.000      0.000      N/A
Warning 44: No routing path for connection to sink_rr 28464, retrying with full device bounding box
   4    1.8     6.8    0 7128925      28     170      65 ( 0.005%)  110376 ( 7.8%)   33.352     -857.2    -33.352      0.000      0.000      N/A
   5    0.6     8.8    1 2403902      10      47      27 ( 0.002%)  110637 ( 7.8%)   33.352     -857.6    -33.352      0.000      0.000      N/A
   6    0.3    11.4    0 1059455       5      23      12 ( 0.001%)  110607 ( 7.8%)   33.352     -857.6    -33.352      0.000      0.000      N/A
   7    0.3    14.9    0  867414       4      12       3 ( 0.000%)  110671 ( 7.8%)   33.352     -857.6    -33.352      0.000      0.000      N/A
   8    0.1    19.3    0  427954       2       3       0 ( 0.000%)  110691 ( 7.8%)   33.352     -860.0    -33.352      0.000      0.000      N/A
Restoring best routing
Critical path: 33.3521 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2210 ( 94.3%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)   45 (  1.9%) |*
[      0.5:      0.6)   13 (  0.6%) |
[      0.6:      0.7)   42 (  1.8%) |*
[      0.7:      0.8)    3 (  0.1%) |
[      0.8:      0.9)   14 (  0.6%) |
[      0.9:        1)   16 (  0.7%) |
Router Stats: total_nets_routed: 648 total_connections_routed: 4320 total_heap_pushes: 216654853 total_heap_pops: 187556952
# Routing took 57.13 seconds (max_rss 370.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1493341656
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 9 in 0.000285298 sec
Full Max Req/Worst Slack updates 1 in 6.943e-06 sec
Incr Max Req/Worst Slack updates 8 in 8.3165e-05 sec
Incr Criticality updates 6 in 0.000218942 sec
Full Criticality updates 3 in 0.000161264 sec

Average number of bends per net: 291.140  Maximum # of bends: 13075

Number of global nets: 0
Number of routed nets (nonglobal): 314
Wire length results (in units of 1 clb segments)...
	Total wirelength: 109309, average net length: 348.118
	Maximum net length: 18411

Wire length results in terms of physical segments...
	Total wiring segments used: 93697, average wire segments per net: 298.398
	Maximum segments used by a net: 14145
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   78 (  3.0%) |**
[      0.8:      0.9)    2 (  0.1%) |
[      0.7:      0.8)   20 (  0.8%) |
[      0.5:      0.6)    6 (  0.2%) |
[      0.4:      0.5)    2 (  0.1%) |
[      0.3:      0.4)   20 (  0.8%) |
[      0.2:      0.3)  260 ( 10.1%) |******
[      0.1:      0.2)  158 (  6.1%) |****
[        0:      0.1) 2038 ( 78.9%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.744        2
                         1     180  13.128      221
                         2       0   0.000        0
                         3     148  44.923      635
                         4     210  78.154      623
                         5     183  46.718      658
                         6     208  77.590      623
                         7     218  76.692      623
                         8     227  57.974      623
                         9     189  34.026      623
                        10     184  29.769      665
                        11     189  40.821      623
                        12     237  57.462      647
                        13     218  46.077      623
                        14     219  42.077      623
                        15     223  51.256      623
                        16     216  45.487      623
                        17     255  54.205      623
                        18     295  69.590      725
                        19     220  46.462      623
                        20     198  34.667      623
                        21     175  21.949      623
                        22     213  32.231      623
                        23     190  24.103      623
                        24     186  32.256      623
                        25     179  24.872      657
                        26     144  20.769      634
                        27     179  24.846      623
                        28     183  31.000      623
                        29     165  24.538      624
                        30     112  26.615      625
                        31      74  22.846      626
                        32     264 134.231      786
                        33     167  15.974      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1     103  11.257      287
                         2       1   0.029        4
                         3     255  77.229      848
                         4     208  27.771      874
                         5     116  24.829      819
                         6     104  22.971      760
                         7     106  33.629      761
                         8     145  28.057      761
                         9     140  26.257      761
                        10     194  35.571      757
                        11      87  19.629      775
                        12     175  32.400      757
                        13      95  25.286      761
                        14     208  31.486      761
                        15      63  18.600      761
                        16     194  33.771      761
                        17     192  37.600      761
                        18     207  62.571      761
                        19     184  71.571      816
                        20     219 102.200      761
                        21     231 141.771      883
                        22     229  94.171      761
                        23     228  61.686      761
                        24     231  76.943      761
                        25     250  42.457      761
                        26     195  47.971      757
                        27     127  24.571      775
                        28     192  34.771      757
                        29     156  22.371      761
                        30      94  19.086      761
                        31      49  14.200      761
                        32     147  21.314      761
                        33      76  24.714      763
                        34      82  30.429      762
                        35     152  33.371      764
                        36     314 162.257     1024
                        37      24   4.971      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.83e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0542
                                   vcc    3       0.249
                                   gnd    4       0.404
                                  hop1    5      0.0896
                                  hop2    6       0.124
                                  hop3    7       0.199
                                  hop4    8       0.245
                                 clock    9      0.0411
                               special   10       0.464

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0574
                              2       0.124
                              3       0.199
                              4       0.245


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  6.7e-09) 19 ( 46.3%) |************************************************
[  6.7e-09:  9.4e-09)  3 (  7.3%) |********
[  9.4e-09:  1.2e-08)  1 (  2.4%) |***
[  1.2e-08:  1.5e-08)  0 (  0.0%) |
[  1.5e-08:  1.8e-08)  0 (  0.0%) |
[  1.8e-08:    2e-08)  2 (  4.9%) |*****
[    2e-08:  2.3e-08)  5 ( 12.2%) |*************
[  2.3e-08:  2.6e-08)  3 (  7.3%) |********
[  2.6e-08:  2.8e-08)  0 (  0.0%) |
[  2.8e-08:  3.1e-08)  8 ( 19.5%) |********************

Final critical path delay (least slack): 33.3521 ns, Fmax: 29.9831 MHz
Final setup Worst Negative Slack (sWNS): -33.3521 ns
Final setup Total Negative Slack (sTNS): -859.332 ns

Final setup slack histogram:
[ -3.3e-08: -3.1e-08)  8 ( 19.5%) |***************************
[ -3.1e-08: -2.8e-08)  0 (  0.0%) |
[ -2.8e-08: -2.6e-08)  2 (  4.9%) |*******
[ -2.6e-08: -2.4e-08)  6 ( 14.6%) |*********************
[ -2.4e-08: -2.1e-08)  2 (  4.9%) |*******
[ -2.1e-08: -1.9e-08)  0 (  0.0%) |
[ -1.9e-08: -1.6e-08) 14 ( 34.1%) |************************************************
[ -1.6e-08: -1.4e-08)  4 (  9.8%) |**************
[ -1.4e-08: -1.1e-08)  1 (  2.4%) |***
[ -1.1e-08: -8.8e-09)  4 (  9.8%) |**************

Final geomean non-virtual intra-domain period: 33.3521 ns (29.9831 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 33.3521 ns (29.9831 MHz)

Incr Slack updates 1 in 4.9243e-05 sec
Full Max Req/Worst Slack updates 1 in 7.064e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.344e-05 sec
Flow timing analysis took 0.0191935 seconds (0.0177785 STA, 0.001415 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 83.42 seconds (max_rss 370.8 MiB)
