#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu May 22 07:35:16 2025
# Process ID         : 328009
# Current directory  : /scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1
# Command line       : vivado -log kria_starter_kit_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kria_starter_kit_wrapper.tcl
# Log file           : /scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/kria_starter_kit_wrapper.vds
# Journal file       : /scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/vivado.jou
# Running On         : xcossw07
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.4 LTS
# Processor Detail   : AMD EPYC 7302 16-Core Processor
# CPU Frequency      : 2994.539 MHz
# CPU Physical cores : 32
# CPU Logical cores  : 64
# Host memory        : 540603 MB
# Swap memory        : 6726 MB
# Total Virtual      : 547329 MB
# Available Virtual  : 521637 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
215 Beta devices matching pattern found, 215 enabled.
enable_beta_device: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.957 ; gain = 155.059 ; free physical = 125127 ; free virtual = 496909
source kria_starter_kit_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2025.1_0522_0155/installs/lin64/2025.1/Vivado/data/ip'.
Command: synth_design -top kria_starter_kit_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 328080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.723 ; gain = 137.688 ; free physical = 123649 ; free virtual = 495494
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kria_starter_kit_wrapper' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.srcs/sources_1/imports/hdl/kria_starter_kit_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'kria_starter_kit' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:13]
INFO: [Synth 8-6157] synthesizing module 'kria_starter_kit_zynq_ultra_ps_e_0_0' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/.Xil/Vivado-328009-xcossw07/realtime/kria_starter_kit_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kria_starter_kit_zynq_ultra_ps_e_0_0' (0#1) [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/.Xil/Vivado-328009-xcossw07/realtime/kria_starter_kit_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'emio_enet0_enet_tsu_timer_cnt' of module 'kria_starter_kit_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:22]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'kria_starter_kit_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:22]
WARNING: [Synth 8-7071] port 'pl_clk0' of module 'kria_starter_kit_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:22]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'kria_starter_kit_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:22]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'kria_starter_kit_zynq_ultra_ps_e_0_0' has 6 connections declared, but only 2 given [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kria_starter_kit' (0#1) [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/synth/kria_starter_kit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kria_starter_kit_wrapper' (0#1) [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.srcs/sources_1/imports/hdl/kria_starter_kit_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.691 ; gain = 210.656 ; free physical = 123561 ; free virtual = 495409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.691 ; gain = 210.656 ; free physical = 123561 ; free virtual = 495409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.691 ; gain = 210.656 ; free physical = 123561 ; free virtual = 495409
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.691 ; gain = 0.000 ; free physical = 123561 ; free virtual = 495409
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'kria_starter_kit_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2871.695 ; gain = 0.000 ; free physical = 123530 ; free virtual = 495383
Finished Parsing XDC File [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'kria_starter_kit_i/zynq_ultra_ps_e_0'
Parsing XDC File [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.srcs/constrs_1/imports/xdc/default.xdc]
Finished Parsing XDC File [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.srcs/constrs_1/imports/xdc/default.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.srcs/constrs_1/imports/xdc/default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_starter_kit_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_starter_kit_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.695 ; gain = 0.000 ; free physical = 123528 ; free virtual = 495382
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.730 ; gain = 0.000 ; free physical = 123528 ; free virtual = 495382
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2871.730 ; gain = 216.695 ; free physical = 123216 ; free virtual = 495073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2873.699 ; gain = 218.664 ; free physical = 123213 ; free virtual = 495070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2873.699 ; gain = 218.664 ; free physical = 123199 ; free virtual = 495056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2873.699 ; gain = 218.664 ; free physical = 123158 ; free virtual = 495016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2873.699 ; gain = 218.664 ; free physical = 122821 ; free virtual = 494682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3548.004 ; gain = 892.969 ; free physical = 109972 ; free virtual = 481834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3548.004 ; gain = 892.969 ; free physical = 109972 ; free virtual = 481834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3558.020 ; gain = 902.984 ; free physical = 109964 ; free virtual = 481825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |kria_starter_kit_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |kria_starter_kit_zynq_ultra_ps_e_0 |     1|
|2     |OBUF                               |     1|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109809 ; free virtual = 481671
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3733.832 ; gain = 1072.758 ; free physical = 109808 ; free virtual = 481670
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3733.832 ; gain = 1078.797 ; free physical = 109808 ; free virtual = 481670
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.832 ; gain = 0.000 ; free physical = 109969 ; free virtual = 481831
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.832 ; gain = 0.000 ; free physical = 109970 ; free virtual = 481832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 83a1f086
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 3733.832 ; gain = 2046.547 ; free physical = 109969 ; free virtual = 481831
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2661.813; main = 2661.813; forked = 256.716
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4449.250; main = 3660.148; forked = 943.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.832 ; gain = 0.000 ; free physical = 109969 ; free virtual = 481831
INFO: [Common 17-1381] The checkpoint '/scratch/jenkins-BUILDS-hw_designs_builds-2025.1_amd-yocto-hw-platforms-528_kr260_base/kria_base/k26/kr260_base/hw_project/kr260_base/kr260_base.runs/synth_1/kria_starter_kit_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file kria_starter_kit_wrapper_utilization_synth.rpt -pb kria_starter_kit_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 07:36:31 2025...
