INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:29:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 buffer17/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.646ns (30.736%)  route 3.709ns (69.264%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1542, unset)         0.508     0.508    buffer17/control/clk
    SLICE_X6Y131         FDRE                                         r  buffer17/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer17/control/fullReg_reg/Q
                         net (fo=111, routed)         0.562     1.324    buffer17/control/fullReg_reg_0
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.052     1.376 r  buffer17/control/minusOp_carry_i_101/O
                         net (fo=1, routed)           0.289     1.665    cmpi1/buffer17_outs[1]
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.129     1.794 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, routed)           0.097     1.892    cmpi1/minusOp_carry_i_71_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.137 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.137    cmpi1/minusOp_carry_i_44_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.187 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.187    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.237 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.237    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.287 r  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=41, routed)          0.576     2.863    buffer29/control/result[0]
    SLICE_X15Y123        LUT5 (Prop_lut5_I3_O)        0.043     2.906 f  buffer29/control/Memory[0][6]_i_2/O
                         net (fo=4, routed)           0.328     3.234    buffer30/fifo/Empty_reg_1
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.050     3.284 r  buffer30/fifo/stq_addr_0_q[6]_i_3/O
                         net (fo=24, routed)          0.732     4.016    lsq1/handshake_lsq_lsq1_core/buffer30_outs_valid
    SLICE_X8Y118         LUT3 (Prop_lut3_I2_O)        0.127     4.143 r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q[6]_i_7/O
                         net (fo=1, routed)           0.316     4.459    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_sta_dispatcher/entry_port_options_2_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.275     4.734 r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.734    lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]_i_4_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.783 r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.783    lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]_i_5_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.936 f  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.299     5.235    lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[6]_i_2_n_6
    SLICE_X8Y121         LUT5 (Prop_lut5_I4_O)        0.119     5.354 r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q[6]_i_1/O
                         net (fo=8, routed)           0.509     5.863    lsq1/handshake_lsq_lsq1_core/stq_addr_wen_3
    SLICE_X22Y120        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1542, unset)         0.483     6.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y120        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[4]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X22Y120        FDRE (Setup_fdre_C_CE)      -0.169     6.478    lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[4]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  0.615    




