Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb98821caa1a41838f33fff7a93c1b61 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_auto_top_alu_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_auto_top_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3755] too many parameters for module instance 'my_top_alu' [G:/My Drive/Facultad/Materias/Arquitectura/Practico/TPs/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_top_alu.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_auto_top_alu_time_synth.sdf", for root module "tb_auto_top_alu/my_top_alu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_auto_top_alu_time_synth.sdf", for root module "tb_auto_top_alu/my_top_alu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b10)
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.alu
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.top_alu
Compiling module xil_defaultlib.tb_auto_top_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_auto_top_alu_time_synth
