{"vcs1":{"timestamp_begin":1731597976.090578692, "rt":1.72, "ut":0.32, "st":0.23}}
{"vcselab":{"timestamp_begin":1731597977.904015838, "rt":1.29, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1731597979.274620138, "rt":0.34, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731597975.500592543}
{"VCS_COMP_START_TIME": 1731597975.500592543}
{"VCS_COMP_END_TIME": 1731597981.060227922}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333544}}
{"stitch_vcselab": {"peak_mem": 231564}}
