# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/rom_mult.vhd"
vhdl xil_defaultlib  "../../../lab3_4_1.srcs/sources_1/new/rom_mult_tb.vhd"

# Do not sort compile order
nosort
