
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 11.70

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _1498_/A (INV_X1)
    67  119.16    0.27    0.29    3.29 ^ _1498_/ZN (INV_X1)
                                         _0000_ (net)
                  0.27    0.00    3.29 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.52    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/CK (DFF_X1)
     2    0.94    0.01    0.08    0.08 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/Q (DFF_X1)
                                         int_rf_rd_data_exe[0] (net)
                  0.01    0.00    0.08 ^ _1616_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.12 ^ _1616_/Z (MUX2_X1)
                                         _0001_ (net)
                  0.01    0.00    0.12 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _1498_/A (INV_X1)
    67  119.16    0.27    0.29    3.29 ^ _1498_/ZN (INV_X1)
                                         _0000_ (net)
                  0.27    0.00    3.29 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.29   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.01   14.99   library recovery time
                                 14.99   data required time
-----------------------------------------------------------------------------
                                 14.99   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask.internal_data[16]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v flush (in)
                                         flush (net)
                  0.00    0.00    3.00 v _1499_/A (INV_X1)
    36   38.09    0.09    0.10    3.10 ^ _1499_/ZN (INV_X1)
                                         _0691_ (net)
                  0.09    0.00    3.10 ^ _1510_/A1 (NAND2_X4)
    32   57.78    0.04    0.07    3.16 v _1510_/ZN (NAND2_X4)
                                         _0699_ (net)
                  0.04    0.00    3.16 v _1512_/S (MUX2_X1)
     1    1.05    0.01    0.06    3.22 v _1512_/Z (MUX2_X1)
                                         _0100_ (net)
                  0.01    0.00    3.22 v stage_mask.internal_data[16]$_DFFE_PP0P_/D (DFFR_X1)
                                  3.22   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.04   14.96   library setup time
                                 14.96   data required time
-----------------------------------------------------------------------------
                                 14.96   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _1498_/A (INV_X1)
    67  119.16    0.27    0.29    3.29 ^ _1498_/ZN (INV_X1)
                                         _0000_ (net)
                  0.27    0.00    3.29 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.29   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.01   14.99   library recovery time
                                 14.99   data required time
-----------------------------------------------------------------------------
                                 14.99   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                 11.70   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask.internal_data[16]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v flush (in)
                                         flush (net)
                  0.00    0.00    3.00 v _1499_/A (INV_X1)
    36   38.09    0.09    0.10    3.10 ^ _1499_/ZN (INV_X1)
                                         _0691_ (net)
                  0.09    0.00    3.10 ^ _1510_/A1 (NAND2_X4)
    32   57.78    0.04    0.07    3.16 v _1510_/ZN (NAND2_X4)
                                         _0699_ (net)
                  0.04    0.00    3.16 v _1512_/S (MUX2_X1)
     1    1.05    0.01    0.06    3.22 v _1512_/Z (MUX2_X1)
                                         _0100_ (net)
                  0.01    0.00    3.22 v stage_mask.internal_data[16]$_DFFE_PP0P_/D (DFFR_X1)
                                  3.22   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.04   14.96   library setup time
                                 14.96   data required time
-----------------------------------------------------------------------------
                                 14.96   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.66e-04   7.09e-06   5.49e-05   3.28e-04  83.5%
Combinational          3.15e-05   7.94e-06   2.56e-05   6.50e-05  16.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.98e-04   1.50e-05   8.05e-05   3.93e-04 100.0%
                          75.7%       3.8%      20.5%
