
.set Regs {
    L;
    A;
    X;
    Y;
}

.set BinaryOps {
    OP_ADD;
    OP_TAD;
    OP_SUB;
    OP_CMP;
    OP_AND;
    OP_IOR;
    OP_EOR;
    OP_MOV;
}

.set UnaryOps {
    OP_ICY;
    OP_BSW;
    OP_ASL;
    OP_LSL;
}

.inline ALU_OPCODE_IM
.with ( r : Regs, op : BinaryOps ) -> {
    .return ( 0b00 << 6 ) + ( REG << 4 ) + op;
}

.inline ALU_OPCODE_ZP
.with ( r : Regs, op : BinaryOps ) -> {
    .return ( 0b00 << 6 ) + ( REG << 4 ) + ( 0b1 << 3 ) + op;
}

.inline ALU_OPCODE_RU
.with ( r : Regs, op : UnaryOps ) -> {
    .return ( 0b10 << 6 ) + ( REG << 4 ) + ( ob1 << 3 ) + op;
}

.opcode LD {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction, use LD16 instead";
    }

    .out [ .expr ALU_OPCODE_IM( r, OP_MOV ), imm8 ];
}

.opcode LD16 {{ r, #imm16 }}
.with ( r : Regs ) -> {
    .out [ .expr ALU_OPCODE_IM( r, OP_MOV ), imm16 >> 8, .expr ALU_OPCODE_RU( r, OP_BSW ), 0, .expr ALU_OPCODE_IM( r, OP_ADD ), imm16 & 255 ];
}

.opcode LD {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "Zero page is restricted to the first 256 words";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_MOV ), imm8 ];
}

.opcode LD {{ r, ( y, offset ) }}
.with ( r : Regs, y : Regs ) -> {
    .if offset > 255 {
        .error addr8, "Offset must be less than 256";
    }
    .out [ 0b10000000 + ( r << 4 ) + y, offset ];
}

.opcode ST {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "Zero page is restricted to the first 256 words";
    }
    .out [ 0b11001000 + ( r << 4 ), zp8 ];
}

.opcode ST {{ r, ( y, offset ) }}
.with ( r : Regs, y : Regs ) -> {
    .if offset > 255 {
        .error addr8, "Zero page is restricted to the first 256 words";
    }
    .out [ 0b11000000 + ( r << 4 ) + y, offset ];
}

.opcode BEQ {{ r, addr16 }}
.with ( r : Regs ) -> {
    .if ( addr16 - .addr ) > 128 || ( addr16 - .addr ) < -126 {
        .error addr8, "Cannot branch outside the -126,128 address range";
    }
    .out [ 0b01000000 + ( r << 4 ), addr16 - .addr ];
}

.opcode BNE {{ r, addr16 }}
.with ( r : Regs ) -> {
    .if ( addr16 - .addr ) > 255 {
        .error addr8, "Cannot branch outside the -126,128 address range";
    }
    .out [ 0b01000100 + ( r << 4 ), addr16 - .addr ];
}

.opcode CALL {{ addr16 }}
.with ( ) -> {
    .out [ .expr ALU_OPCODE_IM( L, OP_MOV ), imm16 >> 8, .expr ALU_OPCODE_RU( r, OP_BSW ), 0, 0b01100000, imm16 & 255 ];
}

// Unary ALU
.opcode ICY {{ r }}
.with ( r : Regs ) -> {
    .out [ .expr ALU_OPCODE_RU( r, OP_ICY ), 0 ];
}

.opcode BSW {{ r }}
.with ( r : Regs ) -> {
    .out [ .expr ALU_OPCODE_RU( r, OP_BSW ), 0 ];
}

.opcode ASL {{ r }}
.with ( r : Regs ) -> {
    .out [ .expr ALU_OPCODE_RU( r, OP_ASL ), 0 ];
}

.opcode LSR {{ r }}
.with ( r : Regs ) -> {
    .out [ .expr ALU_OPCODE_RU( r, OP_LSR ), 0 ];
}

// Binary ALU IMM
.opcode ADD {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction";
    }
    .out [ .expr ALU_OPCODE_IM( r, OP_ADD ), imm8 ];
}

.opcode SUB {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction";
    }
    .out [ .expr ALU_OPCODE_IM( r, OP_SUB ), imm8 ];
}

.opcode CMP {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction";
    }
    .out [ .expr ALU_OPCODE_IM( r, OP_CMP ), imm8 ];
}

.opcode AND {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction";
    }
    .out [ .expr ALU_OPCODE_IM( r, OP_AND ), imm8 ];
}

.opcode ORA {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction";
    }
    .out [ .expr ALU_OPCODE_IM( r, OP_IOR ), imm8 ];
}

.opcode EOR {{ r, #imm8 }}
.with ( r : Regs ) -> {
    .if imm8 > 255 {
        .error addr8, "Cannot embed 8+ bits of address inside the instruction";
    }
    .out [ .expr ALU_OPCODE_IM( r, OP_EOR ), imm8 ];
}

// Binary ALU IMM
.opcode ADD {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "ZeroPage is limited to the first 256 locations of memory";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_ADD ), zp8 ];
}

.opcode SUB {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "ZeroPage is limited to the first 256 locations of memory";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_SUB ), zp8 ];
}

.opcode CMP {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "ZeroPage is limited to the first 256 locations of memory";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_CMP ), zp8 ];
}

.opcode AND {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "ZeroPage is limited to the first 256 locations of memory";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_AND ), zp8 ];
}

.opcode ORA {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "ZeroPage is limited to the first 256 locations of memory";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_IOR ), zp8 ];
}

.opcode EOR {{ r, zp8 }}
.with ( r : Regs ) -> {
    .if zp8 > 255 {
        .error addr8, "ZeroPage is limited to the first 256 locations of memory";
    }
    .out [ .expr ALU_OPCODE_ZP( r, OP_EOR ), zp8 ];
}

.opcode RET {{ }}
.with () -> {
    // JMP L, ( L + 1 )
    .out [ 0b01100000, 1 ];
}