
ubuntu-preinstalled/sg_read_long:     file format elf32-littlearm


Disassembly of section .init:

00000858 <.init>:
 858:	push	{r3, lr}
 85c:	bl	f64 <__snprintf_chk@plt+0x59c>
 860:	pop	{r3, pc}

Disassembly of section .plt:

00000864 <sg_set_binary_mode@plt-0x14>:
 864:	push	{lr}		; (str lr, [sp, #-4]!)
 868:	ldr	lr, [pc, #4]	; 874 <sg_set_binary_mode@plt-0x4>
 86c:	add	lr, pc, lr
 870:	ldr	pc, [lr, #8]!
 874:	andeq	r1, r1, r4, ror #13

00000878 <sg_set_binary_mode@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1764]!	; 0x6e4

00000884 <strcmp@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1756]!	; 0x6dc

00000890 <__cxa_finalize@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1748]!	; 0x6d4

0000089c <free@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008a8 <sg_cmds_close_device@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1732]!	; 0x6c4

000008b4 <__stack_chk_fail@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1724]!	; 0x6bc

000008c0 <pr2serr@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1716]!	; 0x6b4

000008cc <perror@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1708]!	; 0x6ac

000008d8 <hex2stdout@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1700]!	; 0x6a4

000008e4 <open64@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1692]!	; 0x69c

000008f0 <__libc_start_main@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1684]!	; 0x694

000008fc <__gmon_start__@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1676]!	; 0x68c

00000908 <getopt_long@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1668]!	; 0x684

00000914 <sg_if_can2stderr@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1660]!	; 0x67c

00000920 <memset@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1652]!	; 0x674

0000092c <strncpy@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1644]!	; 0x66c

00000938 <write@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #69632	; 0x11000
 940:	ldr	pc, [ip, #1636]!	; 0x664

00000944 <sg_get_llnum@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #69632	; 0x11000
 94c:	ldr	pc, [ip, #1628]!	; 0x65c

00000950 <sg_convert_errno@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #69632	; 0x11000
 958:	ldr	pc, [ip, #1620]!	; 0x654

0000095c <safe_strerror@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #69632	; 0x11000
 964:	ldr	pc, [ip, #1612]!	; 0x64c

00000968 <sg_get_category_sense_str@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #69632	; 0x11000
 970:	ldr	pc, [ip, #1604]!	; 0x644

00000974 <sg_get_num@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #69632	; 0x11000
 97c:	ldr	pc, [ip, #1596]!	; 0x63c

00000980 <sg_cmds_open_device@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #69632	; 0x11000
 988:	ldr	pc, [ip, #1588]!	; 0x634

0000098c <sg_ll_read_long10@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #69632	; 0x11000
 994:	ldr	pc, [ip, #1580]!	; 0x62c

00000998 <sg_ll_read_long16@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #69632	; 0x11000
 9a0:	ldr	pc, [ip, #1572]!	; 0x624

000009a4 <sg_memalign@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1564]!	; 0x61c

000009b0 <abort@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1556]!	; 0x614

000009bc <close@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1548]!	; 0x60c

000009c8 <__snprintf_chk@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1540]!	; 0x604

Disassembly of section .text:

000009d4 <.text>:
     9d4:	svcmi	0x00f0e92d
     9d8:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
     9dc:	strcs	r8, [r0], #-2818	; 0xfffff4fe
     9e0:	strtgt	pc, [r4], #2271	; 0x8df
     9e4:			; <UNDEFINED> instruction: 0xf8df460f
     9e8:	strtmi	sl, [r1], -r4, lsr #9
     9ec:			; <UNDEFINED> instruction: 0xf8df44fc
     9f0:			; <UNDEFINED> instruction: 0xf5adb4a0
     9f4:			; <UNDEFINED> instruction: 0xf44f7d57
     9f8:	blge	55d400 <__snprintf_chk@plt+0x55ca38>
     9fc:	ldrls	sl, [r1, #-3347]	; 0xfffff2ed
     a00:			; <UNDEFINED> instruction: 0x461844fa
     a04:	bcc	43c22c <__snprintf_chk@plt+0x43b864>
     a08:	strcc	pc, [r8], #2271	; 0x8df
     a0c:	cfldrsge	mvf4, [r4, #-1004]	; 0xfffffc14
     a10:	strtmi	r4, [r1], r0, lsr #13
     a14:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
     a18:	bicsls	r6, r5, #1769472	; 0x1b0000
     a1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     a20:			; <UNDEFINED> instruction: 0xf7ff9413
     a24:			; <UNDEFINED> instruction: 0xf44fef7e
     a28:	movwls	r7, #41730	; 0xa302
     a2c:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a30:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
     a34:	strls	r9, [fp], #-1033	; 0xfffffbf7
     a38:	stmib	sp, {r0, r2, r3, sl, ip, pc}^
     a3c:	movwls	r4, #33806	; 0x840e
     a40:	strcs	r9, [r0], #-1036	; 0xfffffbf4
     a44:	ldrbmi	r9, [r3], -r0, lsl #10
     a48:	ldrbmi	r6, [sl], -ip, lsr #32
     a4c:			; <UNDEFINED> instruction: 0x46304639
     a50:	svc	0x005af7ff
     a54:			; <UNDEFINED> instruction: 0xf0001c44
     a58:			; <UNDEFINED> instruction: 0xf1a08083
     a5c:	bcs	e41360 <__snprintf_chk@plt+0xe40998>
     a60:	ldm	pc, {r0, r1, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     a64:	subsvc	pc, sp, #2
     a68:	rsbsvc	r7, r2, #536870919	; 0x20000007
     a6c:	rsbsvc	r7, r2, #536870919	; 0x20000007
     a70:	rsbsvc	r7, r2, #536870919	; 0x20000007
     a74:	rsbsvc	r7, r2, #536870919	; 0x20000007
     a78:	subsvc	r7, sl, #536870919	; 0x20000007
     a7c:	rsbsvc	r5, r2, #29884416	; 0x1c80000
     a80:	rsbsvc	r7, r2, #536870919	; 0x20000007
     a84:	rsbsvc	r7, r2, #536870919	; 0x20000007
     a88:	subsvc	r7, r4, #536870919	; 0x20000007
     a8c:	lfmpl	f7, 2, [r2, #-456]!	; 0xfffffe38
     a90:	cmnmi	r2, #536870919	; 0x20000007
     a94:	eorscs	r7, r9, r2, ror r2
     a98:	rsbsvc	r1, r2, #7296	; 0x1c80
     a9c:	cmncs	r2, #-939524095	; 0xc8000001
     aa0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     aa4:			; <UNDEFINED> instruction: 0xf04fe7cd
     aa8:	strb	r0, [sl, r1, lsl #18]
     aac:	blmi	ffee72d4 <__snprintf_chk@plt+0xffee690c>
     ab0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     ab4:	svc	0x005ef7ff
     ab8:	movwcc	r4, #5635	; 0x1603
     abc:	bicle	r9, r0, sl
     ac0:	strcs	r4, [r1], #-2295	; 0xfffff709
     ac4:			; <UNDEFINED> instruction: 0xf7ff4478
     ac8:	strd	lr, [lr], -ip	; <UNPREDICTABLE>
     acc:	movwcc	r9, #6921	; 0x1b09
     ad0:	movwcs	r9, #4873	; 0x1309
     ad4:	ldr	r9, [r4, sp, lsl #6]!
     ad8:	rscscs	r4, pc, #240, 22	; 0x3c000
     adc:	vnmls.f16	s18, s16, s16
     ae0:	stmiapl	r9, {r4, r9, fp}^
     ae4:			; <UNDEFINED> instruction: 0xf7ff6809
     ae8:	str	lr, [sl, r2, lsr #30]!
     aec:	blmi	ffae7314 <__snprintf_chk@plt+0xffae694c>
     af0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     af4:	svc	0x0026f7ff
     af8:	mrrcne	6, 0, r4, r9, cr11
     afc:	svclt	0x00084602
     b00:	svccc	0x00fff1b2
     b04:	msrhi	CPSR_f, r0
     b08:	tstls	r0, #12, 4	; 0xc0000000
     b0c:	movwcs	lr, #6041	; 0x1799
     b10:	ldr	r9, [r6, lr, lsl #6]
     b14:	movwls	r2, #45825	; 0xb301
     b18:	movwcs	lr, #6035	; 0x1793
     b1c:	ldr	r9, [r0, pc, lsl #6]
     b20:	strcs	r4, [r0], #-2272	; 0xfffff720
     b24:			; <UNDEFINED> instruction: 0xf7ff4478
     b28:	bmi	ff7fc660 <__snprintf_chk@plt+0xff7fbc98>
     b2c:	ldrbtmi	r4, [sl], #-3033	; 0xfffff427
     b30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     b34:	ldrsbmi	r9, [sl], #-181	; 0xffffff4b
     b38:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
     b3c:			; <UNDEFINED> instruction: 0xf50d4620
     b40:	ldc	13, cr7, [sp], #348	; 0x15c
     b44:	pop	{r1, r8, r9, fp, pc}
     b48:			; <UNDEFINED> instruction: 0x46018ff0
     b4c:	strcs	r4, [r1], #-2263	; 0xfffff729
     b50:			; <UNDEFINED> instruction: 0xf7ff4478
     b54:	ldmmi	r6, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
     b58:			; <UNDEFINED> instruction: 0xf7ff4478
     b5c:			; <UNDEFINED> instruction: 0xe7e4eeb2
     b60:	blmi	ff527388 <__snprintf_chk@plt+0xff5269c0>
     b64:			; <UNDEFINED> instruction: 0xf8529c0c
     b68:			; <UNDEFINED> instruction: 0xf8dbb003
     b6c:	adcsmi	r2, r2, #0
     b70:			; <UNDEFINED> instruction: 0xf04fdb70
     b74:	blls	34337c <__snprintf_chk@plt+0x3429b4>
     b78:			; <UNDEFINED> instruction: 0xf0002b00
     b7c:	blls	2e0e00 <__snprintf_chk@plt+0x2e0438>
     b80:			; <UNDEFINED> instruction: 0xf0402b00
     b84:			; <UNDEFINED> instruction: 0xf1ba8082
     b88:			; <UNDEFINED> instruction: 0xf0000f00
     b8c:	bls	2a0fe4 <__snprintf_chk@plt+0x2a061c>
     b90:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
     b94:	vqsub.u8	d4, d16, d10
     b98:	svcls	0x00098084
     b9c:	ldrbmi	r4, [r0], -r1, asr #12
     ba0:			; <UNDEFINED> instruction: 0xf7ff463a
     ba4:	cdpne	14, 0, cr14, cr6, cr14, {7}
     ba8:	addhi	pc, sp, r0, asr #5
     bac:	bls	4497b4 <__snprintf_chk@plt+0x448dec>
     bb0:	vmin.s8	d20, d2, d9
     bb4:			; <UNDEFINED> instruction: 0xf7ff7010
     bb8:			; <UNDEFINED> instruction: 0x4607eef6
     bbc:			; <UNDEFINED> instruction: 0xf0002800
     bc0:	vqadd.s8	q12, q9, q9
     bc4:	tstcs	r0, r0, lsl r2
     bc8:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     bcc:	blcs	27810 <__snprintf_chk@plt+0x26e48>
     bd0:	sbchi	pc, r8, r0
     bd4:	ldrbmi	r9, [r2], -lr, lsl #22
     bd8:	ldmibmi	r7!, {r4, fp, ip, pc}
     bdc:	blls	2a57fc <__snprintf_chk@plt+0x2a4e34>
     be0:	andls	r4, r5, r9, ror r4
     be4:	strmi	r9, [r8], r3
     be8:	strls	r4, [r4], #-2228	; 0xfffff74c
     bec:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
     bf0:			; <UNDEFINED> instruction: 0xf7ff9300
     bf4:	stmdbls	r9, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
     bf8:	ldrtmi	r9, [r0], -sl, lsl #22
     bfc:	cfldrsls	mvf9, [r0], {-0}
     c00:	strbmi	r9, [r9], -r6, lsl #2
     c04:	movwcs	r9, #4867	; 0x1303
     c08:	bls	3a5c14 <__snprintf_chk@plt+0x3a524c>
     c0c:	strls	r9, [r2, -r4, lsl #10]
     c10:			; <UNDEFINED> instruction: 0xf7ff9305
     c14:	strmi	lr, [r4], -r2, asr #29
     c18:	rsble	r2, pc, r0, lsl #24
     c1c:			; <UNDEFINED> instruction: 0xf0402c11
     c20:	stmdavs	r9!, {r2, r4, r6, r7, pc}
     c24:	blls	292ec4 <__snprintf_chk@plt+0x2924fc>
     c28:	bne	1651e10 <__snprintf_chk@plt+0x1651448>
     c2c:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c30:	ldmdavs	r8, {r0, r4, r8, r9, fp, ip, pc}
     c34:			; <UNDEFINED> instruction: 0xf7ffb108
     c38:			; <UNDEFINED> instruction: 0x4630ee32
     c3c:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     c40:	vmlal.s8	q9, d0, d0
     c44:	blls	260fd4 <__snprintf_chk@plt+0x26060c>
     c48:	suble	r2, fp, r0, lsl #22
     c4c:	svclt	0x00b82c00
     c50:	strb	r2, [sl, -r3, ror #8]!
     c54:			; <UNDEFINED> instruction: 0xf8571c53
     c58:	adcsmi	sl, r3, #34	; 0x22
     c5c:	andcc	pc, r0, fp, asr #17
     c60:	vldmiami	r8, {s26-s162}
     c64:			; <UNDEFINED> instruction: 0xf857447c
     c68:	strtmi	r1, [r0], -r3, lsr #32
     c6c:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c70:	ldrdcc	pc, [r0], -fp
     c74:			; <UNDEFINED> instruction: 0xf8cb3301
     c78:	adcsmi	r3, r3, #0
     c7c:	ldmmi	r2, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
     c80:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     c84:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     c88:	ldmmi	r0, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
     c8c:			; <UNDEFINED> instruction: 0xf7ff4478
     c90:	stmibmi	pc, {r3, r4, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     c94:	stmmi	pc, {sl, sp}	; <UNPREDICTABLE>
     c98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     c9c:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     ca0:	stmmi	sp, {r0, r1, r6, r8, r9, sl, sp, lr, pc}
     ca4:	vmin.s8	d20, d2, d1
     ca8:	strcs	r7, [r1], #-528	; 0xfffffdf0
     cac:			; <UNDEFINED> instruction: 0xf7ff4478
     cb0:	stmmi	sl, {r3, r9, sl, fp, sp, lr, pc}
     cb4:			; <UNDEFINED> instruction: 0xf7ff4478
     cb8:	ldr	lr, [r6, -r4, lsl #28]!
     cbc:	blcs	278f0 <__snprintf_chk@plt+0x26f28>
     cc0:	svcge	0x0061f43f
     cc4:	rsbsmi	lr, r6, #60030976	; 0x3940000
     cc8:	svccs	0x00004630
     ccc:	addhi	pc, fp, r0, asr #32
     cd0:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
     cd4:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
     cd8:	tstlt	fp, r4, lsl #12
     cdc:			; <UNDEFINED> instruction: 0xf7ff4618
     ce0:	sbfx	lr, lr, #27, #17
     ce4:			; <UNDEFINED> instruction: 0x4621487e
     ce8:			; <UNDEFINED> instruction: 0xf7ff4478
     cec:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
     cf0:	ldmdami	ip!, {r2, r3, r5, r7, r8, ip, lr, pc}^
     cf4:			; <UNDEFINED> instruction: 0xf7ff4478
     cf8:	str	lr, [r7, r4, ror #27]!
     cfc:	bcc	43c564 <__snprintf_chk@plt+0x43bb9c>
     d00:	blcs	1ed74 <__snprintf_chk@plt+0x1e3ac>
     d04:	addshi	pc, r5, r0
     d08:			; <UNDEFINED> instruction: 0xee184977
     d0c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
     d10:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
     d14:	stmdacs	r0, {r0, r2, r9, sl, lr}
     d18:	addhi	pc, r8, r0
     d1c:	beq	43c584 <__snprintf_chk@plt+0x43bbbc>
     d20:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
     d24:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
     d28:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     d2c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
     d30:	adchi	pc, r6, r0, asr #5
     d34:			; <UNDEFINED> instruction: 0xf7ff4640
     d38:	stmdacs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
     d3c:	addhi	pc, r4, r0, asr #5
     d40:	ldrtmi	r9, [r9], -sl, lsl #20
     d44:			; <UNDEFINED> instruction: 0xf7ff4640
     d48:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     d4c:	addhi	pc, r5, r0, asr #5
     d50:	cmnle	lr, r0, lsl #26
     d54:	strb	r4, [fp, -ip, lsr #12]!
     d58:	strcs	r4, [r1], #-2148	; 0xfffff79c
     d5c:			; <UNDEFINED> instruction: 0xf7ff4478
     d60:			; <UNDEFINED> instruction: 0xe6e2edb0
     d64:	ldrbmi	r9, [r2], -lr, lsl #22
     d68:	stmdbmi	r1!, {r4, fp, ip, pc}^
     d6c:	blls	2a598c <__snprintf_chk@plt+0x2a4fc4>
     d70:	andls	r4, r5, r9, ror r4
     d74:	strmi	r9, [r8], r3
     d78:	strls	r4, [r4], #-2142	; 0xfffff7a2
     d7c:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
     d80:			; <UNDEFINED> instruction: 0xf7ff9300
     d84:	stmdbls	r9, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
     d88:	strtmi	r9, [r3], -sl, lsl #16
     d8c:	strcs	r9, [r1], #-2574	; 0xfffff5f2
     d90:	strbmi	r9, [r9], -r4, lsl #2
     d94:	ldrtmi	r9, [r0], -r1
     d98:	strls	r9, [r2, #-1027]	; 0xfffffbfd
     d9c:			; <UNDEFINED> instruction: 0xf7ff9700
     da0:			; <UNDEFINED> instruction: 0x4604edf6
     da4:	blls	27aa8c <__snprintf_chk@plt+0x27a0c4>
     da8:	cmple	r8, r0, lsl #22
     dac:			; <UNDEFINED> instruction: 0xf7ff200c
     db0:			; <UNDEFINED> instruction: 0x4604edd0
     db4:	ldmdami	r0, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
     db8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     dbc:	stc	7, cr15, [r0, #1020]	; 0x3fc
     dc0:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
     dc4:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     dc8:	bge	157a88c <__snprintf_chk@plt+0x1579ec4>
     dcc:	cmpcs	r0, r9, lsl #22
     dd0:	andls	r4, r8, #32, 12	; 0x2000000
     dd4:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     dd8:	strbmi	r4, [r1], -r9, asr #16
     ddc:	ldrbtmi	r9, [r8], #-2568	; 0xfffff5f8
     de0:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     de4:			; <UNDEFINED> instruction: 0xf7ffe724
     de8:			; <UNDEFINED> instruction: 0x4651edba
     dec:	stmdami	r5, {r1, r9, sl, lr}^
     df0:			; <UNDEFINED> instruction: 0xf7ff4478
     df4:	ldrtmi	lr, [r0], -r6, ror #26
     df8:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     dfc:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
     e00:	blcs	12618 <__snprintf_chk@plt+0x11c50>
     e04:	svcge	0x006af47f
     e08:	submi	lr, r5, #32, 14	; 0x800000
     e0c:			; <UNDEFINED> instruction: 0xf7ff4628
     e10:	strmi	lr, [r1], -r6, lsr #27
     e14:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
     e18:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     e1c:			; <UNDEFINED> instruction: 0xf47f2c00
     e20:	qadd16mi	sl, r8, r2
     e24:	ldc	7, cr15, [r4, #1020]	; 0x3fc
     e28:	str	r4, [ip, -r4, lsl #12]
     e2c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e30:	stmdbls	sl, {r7, r8, r9, sl, sp, lr, pc}
     e34:			; <UNDEFINED> instruction: 0x46224638
     e38:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     e3c:	ldmdami	r3!, {r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
     e40:			; <UNDEFINED> instruction: 0xf7ff4478
     e44:			; <UNDEFINED> instruction: 0xe7b1ed3e
     e48:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
     e4c:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     e50:	strbmi	lr, [r0], -lr, ror #13
     e54:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
     e58:	bmi	bbaa08 <__snprintf_chk@plt+0xbba040>
     e5c:	cfldrdge	mvd4, [r5, #-488]	; 0xfffffe18
     e60:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
     e64:	ldrmi	r9, [r9], -r0, lsl #4
     e68:	bhi	7c4a4 <__snprintf_chk@plt+0x7badc>
     e6c:	andcs	r4, r1, #40, 12	; 0x2800000
     e70:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     e74:			; <UNDEFINED> instruction: 0xf7ff4628
     e78:	ldrb	lr, [r9], sl, lsr #26
     e7c:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
     e80:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
     e84:	svclt	0x0000e7eb
     e88:	andeq	r1, r1, r8, ror #10
     e8c:	andeq	r1, r1, r4, lsl #12
     e90:	andeq	r0, r0, r4, ror r6
     e94:	andeq	r0, r0, ip, lsl #1
     e98:	andeq	r1, r1, r2, lsr #10
     e9c:	andeq	r0, r0, r4, lsr #1
     ea0:	muleq	r0, r4, r9
     ea4:	andeq	r0, r0, ip, ror #10
     ea8:	andeq	r1, r1, r6, lsr #8
     eac:	andeq	r0, r0, r8, lsr #18
     eb0:	andeq	r0, r0, r8, lsr r5
     eb4:	muleq	r0, r0, r0
     eb8:	muleq	r0, r8, r4
     ebc:	ldrdeq	r0, [r0], -lr
     ec0:	andeq	r0, r0, r8, ror r9
     ec4:	andeq	r0, r0, r8, lsr r8
     ec8:	andeq	r0, r0, lr, lsl #8
     ecc:	andeq	r0, r0, r0, lsr r8
     ed0:	andeq	r0, r0, r8, asr r8
     ed4:	andeq	r0, r0, r6, ror #16
     ed8:	andeq	r0, r0, r8, lsl #17
     edc:	ldrdeq	r0, [r0], -ip
     ee0:	andeq	r0, r0, r4, lsl #19
     ee4:	muleq	r0, r0, r9
     ee8:	andeq	r0, r0, r2, ror #17
     eec:	andeq	r0, r0, r0, ror #13
     ef0:	andeq	r0, r0, ip, lsl #6
     ef4:	andeq	r0, r0, lr, asr #18
     ef8:	andeq	r0, r0, r2, ror #14
     efc:	andeq	r0, r0, lr, asr #5
     f00:	strdeq	r0, [r0], -r6
     f04:	andeq	r0, r0, ip, ror #14
     f08:	andeq	r0, r0, r2, asr #16
     f0c:	andeq	r0, r0, r0, asr #14
     f10:	ldrdeq	r0, [r0], -r6
     f14:	ldrdeq	r0, [r0], -r8
     f18:	andeq	r0, r0, r2, ror r7
     f1c:	bleq	3d060 <__snprintf_chk@plt+0x3c698>
     f20:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f24:	strbtmi	fp, [sl], -r2, lsl #24
     f28:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f2c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f30:	ldrmi	sl, [sl], #776	; 0x308
     f34:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f38:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f3c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f40:			; <UNDEFINED> instruction: 0xf85a4b06
     f44:	stmdami	r6, {r0, r1, ip, sp}
     f48:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f4c:	ldcl	7, cr15, [r0], {255}	; 0xff
     f50:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     f54:	andeq	r1, r1, r4
     f58:	andeq	r0, r0, r0, lsl #1
     f5c:	muleq	r0, r8, r0
     f60:	muleq	r0, ip, r0
     f64:	ldr	r3, [pc, #20]	; f80 <__snprintf_chk@plt+0x5b8>
     f68:	ldr	r2, [pc, #20]	; f84 <__snprintf_chk@plt+0x5bc>
     f6c:	add	r3, pc, r3
     f70:	ldr	r2, [r3, r2]
     f74:	cmp	r2, #0
     f78:	bxeq	lr
     f7c:	b	8fc <__gmon_start__@plt>
     f80:	andeq	r0, r1, r4, ror #31
     f84:	muleq	r0, r4, r0
     f88:	blmi	1d2fa8 <__snprintf_chk@plt+0x1d25e0>
     f8c:	bmi	1d2174 <__snprintf_chk@plt+0x1d17ac>
     f90:	addmi	r4, r3, #2063597568	; 0x7b000000
     f94:	andle	r4, r3, sl, ror r4
     f98:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f9c:	ldrmi	fp, [r8, -r3, lsl #2]
     fa0:	svclt	0x00004770
     fa4:	andeq	r1, r1, r8, lsr r1
     fa8:	andeq	r1, r1, r4, lsr r1
     fac:	andeq	r0, r1, r0, asr #31
     fb0:	andeq	r0, r0, r8, lsl #1
     fb4:	stmdbmi	r9, {r3, fp, lr}
     fb8:	bmi	2521a0 <__snprintf_chk@plt+0x2517d8>
     fbc:	bne	2521a8 <__snprintf_chk@plt+0x2517e0>
     fc0:	svceq	0x00cb447a
     fc4:			; <UNDEFINED> instruction: 0x01a1eb03
     fc8:	andle	r1, r3, r9, asr #32
     fcc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fd0:	ldrmi	fp, [r8, -r3, lsl #2]
     fd4:	svclt	0x00004770
     fd8:	andeq	r1, r1, ip, lsl #2
     fdc:	andeq	r1, r1, r8, lsl #2
     fe0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
     fe4:	andeq	r0, r0, r0, lsr #1
     fe8:	blmi	2ae410 <__snprintf_chk@plt+0x2ada48>
     fec:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     ff0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     ff4:	blmi	26f5a8 <__snprintf_chk@plt+0x26ebe0>
     ff8:	ldrdlt	r5, [r3, -r3]!
     ffc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1000:			; <UNDEFINED> instruction: 0xf7ff6818
    1004:			; <UNDEFINED> instruction: 0xf7ffec46
    1008:	blmi	1c0f0c <__snprintf_chk@plt+0x1c0544>
    100c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1010:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1014:	ldrdeq	r1, [r1], -r6
    1018:	andeq	r0, r1, r4, ror #30
    101c:	andeq	r0, r0, r4, lsl #1
    1020:	andeq	r1, r1, r2
    1024:	strheq	r1, [r1], -r6
    1028:	svclt	0x0000e7c4
    102c:	mvnsmi	lr, #737280	; 0xb4000
    1030:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1034:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1038:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    103c:	stc	7, cr15, [ip], {255}	; 0xff
    1040:	blne	1d9223c <__snprintf_chk@plt+0x1d91874>
    1044:	strhle	r1, [sl], -r6
    1048:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    104c:	svccc	0x0004f855
    1050:	strbmi	r3, [sl], -r1, lsl #8
    1054:	ldrtmi	r4, [r8], -r1, asr #12
    1058:	adcmi	r4, r6, #152, 14	; 0x2600000
    105c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1060:	svclt	0x000083f8
    1064:	andeq	r0, r1, lr, lsl #28
    1068:	andeq	r0, r1, r4, lsl #28
    106c:	svclt	0x00004770

Disassembly of section .fini:

00001070 <.fini>:
    1070:	push	{r3, lr}
    1074:	pop	{r3, pc}
