0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_32_64_serial/Simeck_32_64_serial.sim/sim_1/impl/timing/xsim/Testing_IP_TB_time_impl.v,1529970676,verilog,,,,CNT;CNT__parameterized0;Simeck_32_64_serial;Testing_IP;end_encrypt_shift_reg;glbl;lfsr;normal_shift_reg;tapped_shift_reg;tapped_shift_reg_0;tapped_shift_reg_1;tapped_shift_reg_2,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_32_64_serial/Simeck_32_64_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd,1529947692,vhdl,,,,testing_ip_tb,,,,,,,,
