Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:44:35 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div6_timing_summary_routed.rpt -pb operator_double_div6_timing_summary_routed.pb -rpx operator_double_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                  154        0.140        0.000                      0                  154        2.100        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.235        0.000                      0                  154        0.140        0.000                      0                  154        2.100        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.838ns (17.712%)  route 3.893ns (82.288%))
  Logic Levels:           10  (LUT3=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.263     4.265    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.318 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.357     4.675    grp_lut_div3_chunk_fu_154_ap_return_1[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.053     4.728 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.438     5.166    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_1[1]
    SLICE_X17Y130        LUT6 (Prop_lut6_I0_O)        0.053     5.219 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.131     5.350    ap_return[3]
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     5.403 r  p_Repl2_s_reg_114[3]_i_1/O
                         net (fo=1, routed)           0.000     5.403    p_Repl2_s_reg_114[3]_i_1_n_0
    SLICE_X17Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X17Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[3]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X17Y130        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_114_reg[3]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.838ns (17.902%)  route 3.843ns (82.098%))
  Logic Levels:           10  (LUT3=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.263     4.265    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.318 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.379     4.697    grp_lut_div3_chunk_fu_154_ap_return_1[1]
    SLICE_X14Y130        LUT6 (Prop_lut6_I0_O)        0.053     4.750 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.366     5.116    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_1[0]
    SLICE_X17Y130        LUT6 (Prop_lut6_I1_O)        0.053     5.169 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.131     5.300    ap_return[2]
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     5.353 r  p_Repl2_s_reg_114[2]_i_1/O
                         net (fo=1, routed)           0.000     5.353    p_Repl2_s_reg_114[2]_i_1_n_0
    SLICE_X17Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X17Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X17Y130        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_114_reg[2]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.838ns (17.854%)  route 3.856ns (82.146%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.263     4.265    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.318 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.379     4.697    grp_lut_div3_chunk_fu_154_ap_return_1[1]
    SLICE_X14Y130        LUT6 (Prop_lut6_I0_O)        0.053     4.750 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.259     5.009    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_1[0]
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.053     5.062 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.251     5.313    call_ret_12_i_i_lut_div3_chunk_fu_166_ap_return_0[1]
    SLICE_X12Y131        LUT6 (Prop_lut6_I1_O)        0.053     5.366 r  p_Repl2_s_reg_114[1]_i_1/O
                         net (fo=1, routed)           0.000     5.366    p_Repl2_s_reg_114[1]_i_1_n_0
    SLICE_X12Y131        FDRE                                         r  p_Repl2_s_reg_114_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X12Y131        FDRE                                         r  p_Repl2_s_reg_114_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X12Y131        FDRE (Setup_fdre_C_D)        0.073     5.676    p_Repl2_s_reg_114_reg[1]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.838ns (17.958%)  route 3.829ns (82.042%))
  Logic Levels:           10  (LUT3=1 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.263     4.265    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.318 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.357     4.675    grp_lut_div3_chunk_fu_154_ap_return_1[1]
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.053     4.728 r  ap_return[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.357     5.085    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_1[1]
    SLICE_X16Y130        LUT6 (Prop_lut6_I0_O)        0.053     5.138 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.147     5.286    call_ret_12_i_i_lut_div3_chunk_fu_166_ap_return_0[0]
    SLICE_X16Y130        LUT6 (Prop_lut6_I1_O)        0.053     5.339 r  p_Repl2_s_reg_114[0]_i_1/O
                         net (fo=1, routed)           0.000     5.339    p_Repl2_s_reg_114[0]_i_1_n_0
    SLICE_X16Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X16Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_114_reg[0]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.785ns (17.419%)  route 3.722ns (82.581%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.263     4.265    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.318 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.370     4.688    grp_lut_div3_chunk_fu_154_ap_return_1[1]
    SLICE_X16Y129        LUT6 (Prop_lut6_I0_O)        0.053     4.741 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.384     5.126    ap_return[7]
    SLICE_X16Y129        LUT3 (Prop_lut3_I1_O)        0.053     5.179 r  p_Repl2_s_reg_114[7]_i_1/O
                         net (fo=1, routed)           0.000     5.179    p_Repl2_s_reg_114[7]_i_1_n_0
    SLICE_X16Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X16Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[7]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X16Y129        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_114_reg[7]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.785ns (17.664%)  route 3.659ns (82.336%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.325     4.327    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.380 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.387     4.767    grp_lut_div3_chunk_fu_154_ap_return_1[0]
    SLICE_X17Y128        LUT5 (Prop_lut5_I1_O)        0.053     4.820 r  ap_return[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.243     5.063    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_0[1]
    SLICE_X18Y128        LUT6 (Prop_lut6_I0_O)        0.053     5.116 r  p_Repl2_s_reg_114[5]_i_1/O
                         net (fo=1, routed)           0.000     5.116    p_Repl2_s_reg_114[5]_i_1_n_0
    SLICE_X18Y128        FDRE                                         r  p_Repl2_s_reg_114_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X18Y128        FDRE                                         r  p_Repl2_s_reg_114_reg[5]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X18Y128        FDRE (Setup_fdre_C_D)        0.071     5.674    p_Repl2_s_reg_114_reg[5]
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.785ns (17.735%)  route 3.641ns (82.265%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.325     4.327    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.380 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.474     4.854    grp_lut_div3_chunk_fu_154_ap_return_1[0]
    SLICE_X18Y132        LUT6 (Prop_lut6_I1_O)        0.053     4.907 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.138     5.045    ap_return[6]
    SLICE_X18Y132        LUT3 (Prop_lut3_I1_O)        0.053     5.098 r  p_Repl2_s_reg_114[6]_i_1/O
                         net (fo=1, routed)           0.000     5.098    p_Repl2_s_reg_114[6]_i_1_n_0
    SLICE_X18Y132        FDRE                                         r  p_Repl2_s_reg_114_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X18Y132        FDRE                                         r  p_Repl2_s_reg_114_reg[6]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X18Y132        FDRE (Setup_fdre_C_D)        0.071     5.674    p_Repl2_s_reg_114_reg[6]
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_0_5_i_i_reg_692_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.679ns (16.082%)  route 3.543ns (83.918%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.269     3.887    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.940 r  ap_return[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.441     4.381    grp_lut_div3_chunk_fu_148_ap_return_1[1]
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.053     4.434 r  ap_return[9]_INST_0_i_1/O
                         net (fo=3, routed)           0.460     4.894    grp_lut_div3_chunk_fu_154_ap_return_0[1]
    SLICE_X21Y130        FDRE                                         r  q_chunk_V_0_5_i_i_reg_692_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X21Y130        FDRE                                         r  q_chunk_V_0_5_i_i_reg_692_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X21Y130        FDRE (Setup_fdre_C_D)       -0.020     5.583    q_chunk_V_0_5_i_i_reg_692_reg[1]
  -------------------------------------------------------------------
                         required time                          5.583    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_0_5_i_i_reg_692_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.679ns (16.189%)  route 3.515ns (83.811%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.416     4.418    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X19Y130        LUT6 (Prop_lut6_I1_O)        0.053     4.471 r  q_chunk_V_0_5_i_i_reg_692[2]_i_1/O
                         net (fo=2, routed)           0.395     4.866    grp_lut_div3_chunk_fu_154_ap_return_0[2]
    SLICE_X21Y130        FDRE                                         r  q_chunk_V_0_5_i_i_reg_692_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X21Y130        FDRE                                         r  q_chunk_V_0_5_i_i_reg_692_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X21Y130        FDRE (Setup_fdre_C_D)       -0.030     5.573    q_chunk_V_0_5_i_i_reg_692_reg[2]
  -------------------------------------------------------------------
                         required time                          5.573    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.785ns (18.386%)  route 3.484ns (81.614%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
    SLICE_X16Y134        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         0.574     1.554    ap_done
    SLICE_X17Y132        LUT3 (Prop_lut3_I2_O)        0.053     1.607 r  ap_return[28]_INST_0_i_3/O
                         net (fo=3, routed)           0.730     2.337    r_in_V[0]
    SLICE_X19Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.390 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, routed)           0.235     2.625    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     2.678 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.576     3.254    grp_lut_div3_chunk_fu_130_ap_return_1[0]
    SLICE_X17Y132        LUT6 (Prop_lut6_I1_O)        0.053     3.307 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.257     3.564    grp_lut_div3_chunk_fu_136_ap_return_1[0]
    SLICE_X19Y131        LUT6 (Prop_lut6_I1_O)        0.053     3.617 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.332     3.949    grp_lut_div3_chunk_fu_142_ap_return_1[0]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.002 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.263     4.265    grp_lut_div3_chunk_fu_148_ap_return_1[0]
    SLICE_X17Y131        LUT6 (Prop_lut6_I1_O)        0.053     4.318 r  ap_return[7]_INST_0_i_1/O
                         net (fo=7, routed)           0.368     4.686    grp_lut_div3_chunk_fu_154_ap_return_1[1]
    SLICE_X16Y129        LUT6 (Prop_lut6_I0_O)        0.053     4.739 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.149     4.888    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_0[0]
    SLICE_X16Y129        LUT6 (Prop_lut6_I0_O)        0.053     4.941 r  p_Repl2_s_reg_114[4]_i_1/O
                         net (fo=1, routed)           0.000     4.941    p_Repl2_s_reg_114[4]_i_1_n_0
    SLICE_X16Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
    SLICE_X16Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[4]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X16Y129        FDRE (Setup_fdre_C_D)        0.071     5.674    p_Repl2_s_reg_114_reg[4]
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  0.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_2_reg_653_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y136        FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y136        FDSE (Prop_fdse_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.114     0.497    ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y136        LUT4 (Prop_lut4_I2_O)        0.028     0.525 r  p_Repl2_2_reg_653[0]_i_1/O
                         net (fo=1, routed)           0.000     0.525    p_Repl2_2_reg_653[0]_i_1_n_0
    SLICE_X20Y136        FDRE                                         r  p_Repl2_2_reg_653_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X20Y136        FDRE                                         r  p_Repl2_2_reg_653_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y136        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_2_reg_653_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.893%)  route 0.105ns (45.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y135        FDRE                                         r  p_Repl2_s_reg_114_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_114_reg[25]/Q
                         net (fo=2, routed)           0.105     0.488    p_Repl2_s_reg_114[25]
    SLICE_X21Y135        LUT6 (Prop_lut6_I4_O)        0.028     0.516 r  p_Repl2_s_reg_114[25]_i_1/O
                         net (fo=1, routed)           0.000     0.516    p_Repl2_s_reg_114[25]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  p_Repl2_s_reg_114_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X21Y135        FDRE                                         r  p_Repl2_s_reg_114_reg[25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_114_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y135        FDRE                                         r  p_Repl2_s_reg_114_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_114_reg[50]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_114[50]
    SLICE_X21Y135        LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_114[50]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_114[50]_i_1_n_0
    SLICE_X21Y135        FDRE                                         r  p_Repl2_s_reg_114_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X21Y135        FDRE                                         r  p_Repl2_s_reg_114_reg[50]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y135        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_114_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 q_chunk_V_0_2_i_i_reg_677_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.934%)  route 0.146ns (50.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X20Y134        FDRE                                         r  q_chunk_V_0_2_i_i_reg_677_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_0_2_i_i_reg_677_reg[0]/Q
                         net (fo=2, routed)           0.146     0.548    q_chunk_V_0_2_i_i_reg_677[0]
    SLICE_X22Y133        LUT6 (Prop_lut6_I1_O)        0.028     0.576 r  p_Repl2_s_reg_114[44]_i_1/O
                         net (fo=1, routed)           0.000     0.576    p_Repl2_s_reg_114[44]_i_1_n_0
    SLICE_X22Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X22Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[44]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y133        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_114_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.887%)  route 0.147ns (50.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X22Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_114_reg[45]/Q
                         net (fo=2, routed)           0.147     0.548    p_Repl2_s_reg_114[45]
    SLICE_X22Y133        LUT6 (Prop_lut6_I4_O)        0.028     0.576 r  p_Repl2_s_reg_114[45]_i_1/O
                         net (fo=1, routed)           0.000     0.576    p_Repl2_s_reg_114[45]_i_1_n_0
    SLICE_X22Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X22Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[45]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y133        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_114_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.887%)  route 0.147ns (50.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X22Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_114_reg[9]/Q
                         net (fo=2, routed)           0.147     0.548    p_Repl2_s_reg_114[9]
    SLICE_X22Y130        LUT6 (Prop_lut6_I4_O)        0.028     0.576 r  p_Repl2_s_reg_114[9]_i_1/O
                         net (fo=1, routed)           0.000     0.576    p_Repl2_s_reg_114[9]_i_1_n_0
    SLICE_X22Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X22Y130        FDRE                                         r  p_Repl2_s_reg_114_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y130        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_114_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 q_chunk_V_0_5_i_i_reg_692_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.157ns (58.827%)  route 0.110ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y130        FDRE                                         r  q_chunk_V_0_5_i_i_reg_692_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  q_chunk_V_0_5_i_i_reg_692_reg[1]/Q
                         net (fo=2, routed)           0.110     0.484    q_chunk_V_0_5_i_i_reg_692[1]
    SLICE_X21Y128        LUT6 (Prop_lut6_I1_O)        0.066     0.550 r  p_Repl2_s_reg_114[33]_i_1/O
                         net (fo=1, routed)           0.000     0.550    p_Repl2_s_reg_114[33]_i_1_n_0
    SLICE_X21Y128        FDRE                                         r  p_Repl2_s_reg_114_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X21Y128        FDRE                                         r  p_Repl2_s_reg_114_reg[33]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y128        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_114_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y134        FDRE                                         r  p_Repl2_s_reg_114_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_114_reg[21]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_114[21]
    SLICE_X21Y134        LUT6 (Prop_lut6_I4_O)        0.028     0.551 r  p_Repl2_s_reg_114[21]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_114[21]_i_1_n_0
    SLICE_X21Y134        FDRE                                         r  p_Repl2_s_reg_114_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X21Y134        FDRE                                         r  p_Repl2_s_reg_114_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y134        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_114_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_114_reg[28]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_114[28]
    SLICE_X21Y133        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_114[28]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_114[28]_i_1_n_0
    SLICE_X21Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X21Y133        FDRE                                         r  p_Repl2_s_reg_114_reg[28]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y133        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_114_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_114_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.283     0.283    ap_clk
    SLICE_X21Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_114_reg[32]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_114[32]
    SLICE_X21Y129        LUT6 (Prop_lut6_I4_O)        0.028     0.551 r  p_Repl2_s_reg_114[32]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_114[32]_i_1_n_0
    SLICE_X21Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.298     0.298    ap_clk
    SLICE_X21Y129        FDRE                                         r  p_Repl2_s_reg_114_reg[32]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y129        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_114_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X23Y138  p_Repl2_1_reg_667_reg[8]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X23Y138  p_Repl2_1_reg_667_reg[9]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X23Y137  p_Repl2_1_reg_667_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X23Y137  p_Repl2_1_reg_667_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X23Y137  p_Repl2_1_reg_667_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X18Y134  p_Repl2_s_reg_114_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X21Y130  q_chunk_V_0_5_i_i_reg_692_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X21Y130  q_chunk_V_0_5_i_i_reg_692_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X14Y130  q_chunk_V_0_5_i_i_reg_692_reg[3]/C
Min Period        n/a     FDSE/C   n/a            0.700         5.000       4.300      SLICE_X21Y136  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y138  p_Repl2_1_reg_667_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y138  p_Repl2_1_reg_667_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y138  p_Repl2_1_reg_667_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y138  p_Repl2_1_reg_667_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y137  p_Repl2_1_reg_667_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y137  p_Repl2_1_reg_667_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y137  p_Repl2_1_reg_667_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y137  p_Repl2_1_reg_667_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y137  p_Repl2_1_reg_667_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X23Y137  p_Repl2_1_reg_667_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X21Y136  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X21Y136  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X16Y134  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X16Y134  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X23Y137  p_Repl2_1_reg_667_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X23Y137  p_Repl2_1_reg_667_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X23Y138  p_Repl2_1_reg_667_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X23Y138  p_Repl2_1_reg_667_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X23Y138  p_Repl2_1_reg_667_reg[8]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X23Y138  p_Repl2_1_reg_667_reg[8]/C



