\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/portable/\+GCC/\+ARM\+\_\+\+CM4\+F/portmacro.h File Reference}
\label{portmacro_8h}\index{C:/ALL/STM32/Projekty/OczkoGierka/Middlewares/Third\_Party/FreeRTOS/Source/portable/GCC/ARM\_CM4F/portmacro.h@{C:/ALL/STM32/Projekty/OczkoGierka/Middlewares/Third\_Party/FreeRTOS/Source/portable/GCC/ARM\_CM4F/portmacro.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ port\+CHAR}~char
\item 
\#define \textbf{ port\+FLOAT}~float
\item 
\#define \textbf{ port\+DOUBLE}~double
\item 
\#define \textbf{ port\+LONG}~long
\item 
\#define \textbf{ port\+SHORT}~short
\item 
\#define \textbf{ port\+STACK\+\_\+\+TYPE}~uint32\+\_\+t
\item 
\#define \textbf{ port\+BASE\+\_\+\+TYPE}~long
\item 
\#define \textbf{ port\+MAX\+\_\+\+DELAY}~( \textbf{ Tick\+Type\+\_\+t} ) 0xffffffff\+UL
\item 
\#define \textbf{ port\+TICK\+\_\+\+TYPE\+\_\+\+IS\+\_\+\+ATOMIC}~1
\item 
\#define \textbf{ port\+STACK\+\_\+\+GROWTH}~( -\/1 )
\item 
\#define \textbf{ port\+TICK\+\_\+\+PERIOD\+\_\+\+MS}~( ( \textbf{ Tick\+Type\+\_\+t} ) 1000 / \textbf{ config\+TICK\+\_\+\+RATE\+\_\+\+HZ} )
\item 
\#define \textbf{ port\+BYTE\+\_\+\+ALIGNMENT}~8
\item 
\#define \textbf{ port\+YIELD}()
\item 
\#define \textbf{ port\+NVIC\+\_\+\+INT\+\_\+\+CTRL\+\_\+\+REG}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed04 ) )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+PENDSVSET\+\_\+\+BIT}~( 1UL $<$$<$ 28UL )
\item 
\#define \textbf{ port\+END\+\_\+\+SWITCHING\+\_\+\+ISR}(x\+Switch\+Required)~if( x\+Switch\+Required != \textbf{ pd\+FALSE} ) \textbf{ port\+YIELD}()
\item 
\#define \textbf{ port\+YIELD\+\_\+\+FROM\+\_\+\+ISR}(x)~\textbf{ port\+END\+\_\+\+SWITCHING\+\_\+\+ISR}( x )
\item 
\#define \textbf{ port\+SET\+\_\+\+INTERRUPT\+\_\+\+MASK\+\_\+\+FROM\+\_\+\+ISR}()~\textbf{ ul\+Port\+Raise\+BASEPRI}()
\item 
\#define \textbf{ port\+CLEAR\+\_\+\+INTERRUPT\+\_\+\+MASK\+\_\+\+FROM\+\_\+\+ISR}(x)~\textbf{ v\+Port\+Set\+BASEPRI}(x)
\item 
\#define \textbf{ port\+DISABLE\+\_\+\+INTERRUPTS}()~\textbf{ v\+Port\+Raise\+BASEPRI}()
\item 
\#define \textbf{ port\+ENABLE\+\_\+\+INTERRUPTS}()~\textbf{ v\+Port\+Set\+BASEPRI}(0)
\item 
\#define \textbf{ port\+ENTER\+\_\+\+CRITICAL}()~\textbf{ v\+Port\+Enter\+Critical}()
\item 
\#define \textbf{ port\+EXIT\+\_\+\+CRITICAL}()~\textbf{ v\+Port\+Exit\+Critical}()
\item 
\#define \textbf{ port\+TASK\+\_\+\+FUNCTION\+\_\+\+PROTO}(v\+Function,  pv\+Parameters)~void v\+Function( void $\ast$pv\+Parameters )
\item 
\#define \textbf{ port\+TASK\+\_\+\+FUNCTION}(v\+Function,  pv\+Parameters)~void v\+Function( void $\ast$pv\+Parameters )
\item 
\#define \textbf{ port\+SUPPRESS\+\_\+\+TICKS\+\_\+\+AND\+\_\+\+SLEEP}(x\+Expected\+Idle\+Time)~\textbf{ v\+Port\+Suppress\+Ticks\+And\+Sleep}( x\+Expected\+Idle\+Time )
\item 
\#define \textbf{ config\+USE\+\_\+\+PORT\+\_\+\+OPTIMISED\+\_\+\+TASK\+\_\+\+SELECTION}~1
\item 
\#define \textbf{ port\+RECORD\+\_\+\+READY\+\_\+\+PRIORITY}(ux\+Priority,  ux\+Ready\+Priorities)~( ux\+Ready\+Priorities ) $\vert$= ( 1UL $<$$<$ ( ux\+Priority ) )
\item 
\#define \textbf{ port\+RESET\+\_\+\+READY\+\_\+\+PRIORITY}(ux\+Priority,  ux\+Ready\+Priorities)~( ux\+Ready\+Priorities ) \&= $\sim$( 1UL $<$$<$ ( ux\+Priority ) )
\item 
\#define \textbf{ port\+GET\+\_\+\+HIGHEST\+\_\+\+PRIORITY}(ux\+Top\+Priority,  ux\+Ready\+Priorities)~ux\+Top\+Priority = ( 31UL -\/ ( uint32\+\_\+t ) uc\+Port\+Count\+Leading\+Zeros( ( ux\+Ready\+Priorities ) ) )
\item 
\#define \textbf{ port\+NOP}()
\item 
\#define \textbf{ port\+INLINE}~\+\_\+\+\_\+inline
\item 
\#define \textbf{ port\+FORCE\+\_\+\+INLINE}~inline \textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+}(( always\+\_\+inline))
\item 
\#define \textbf{ port\+MEMORY\+\_\+\+BARRIER}()~\+\_\+\+\_\+asm volatile( \char`\"{}\char`\"{} \+::: \char`\"{}memory\char`\"{} )
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \textbf{ port\+STACK\+\_\+\+TYPE} \textbf{ Stack\+Type\+\_\+t}
\item 
typedef long \textbf{ Base\+Type\+\_\+t}
\item 
typedef unsigned long \textbf{ UBase\+Type\+\_\+t}
\item 
typedef uint32\+\_\+t \textbf{ Tick\+Type\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ v\+Port\+Enter\+Critical} (void)
\item 
void \textbf{ v\+Port\+Exit\+Critical} (void)
\item 
void \textbf{ v\+Port\+Suppress\+Ticks\+And\+Sleep} (\textbf{ Tick\+Type\+\_\+t} x\+Expected\+Idle\+Time)
\item 
\textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((always\+\_\+inline)) static inline uint8\+\_\+t uc\+Port\+Count\+Leading\+Zeros(uint32\+\_\+t ul\+Bitmap)
\item 
static \textbf{ port\+FORCE\+\_\+\+INLINE} \textbf{ Base\+Type\+\_\+t} \textbf{ x\+Port\+Is\+Inside\+Interrupt} (void)
\item 
static \textbf{ port\+FORCE\+\_\+\+INLINE} void \textbf{ v\+Port\+Raise\+BASEPRI} (void)
\item 
static \textbf{ port\+FORCE\+\_\+\+INLINE} uint32\+\_\+t \textbf{ ul\+Port\+Raise\+BASEPRI} (void)
\item 
static \textbf{ port\+FORCE\+\_\+\+INLINE} void \textbf{ v\+Port\+Set\+BASEPRI} (uint32\+\_\+t ul\+New\+Mask\+Value)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}} 
\index{portmacro.h@{portmacro.h}!configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION@{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
\index{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION@{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}!portmacro.h@{portmacro.h}}
\doxysubsubsection{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}
{\footnotesize\ttfamily \#define config\+USE\+\_\+\+PORT\+\_\+\+OPTIMISED\+\_\+\+TASK\+\_\+\+SELECTION~1}

\mbox{\label{portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}} 
\index{portmacro.h@{portmacro.h}!portBASE\_TYPE@{portBASE\_TYPE}}
\index{portBASE\_TYPE@{portBASE\_TYPE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portBASE\_TYPE}
{\footnotesize\ttfamily \#define port\+BASE\+\_\+\+TYPE~long}

\mbox{\label{portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}} 
\index{portmacro.h@{portmacro.h}!portBYTE\_ALIGNMENT@{portBYTE\_ALIGNMENT}}
\index{portBYTE\_ALIGNMENT@{portBYTE\_ALIGNMENT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portBYTE\_ALIGNMENT}
{\footnotesize\ttfamily \#define port\+BYTE\+\_\+\+ALIGNMENT~8}

\mbox{\label{portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}} 
\index{portmacro.h@{portmacro.h}!portCHAR@{portCHAR}}
\index{portCHAR@{portCHAR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portCHAR}
{\footnotesize\ttfamily \#define port\+CHAR~char}

\mbox{\label{portmacro_8h_a79d65a5d0f6f9133a0739832e9d8367e}} 
\index{portmacro.h@{portmacro.h}!portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR@{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}}
\index{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR@{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR}
{\footnotesize\ttfamily \#define port\+CLEAR\+\_\+\+INTERRUPT\+\_\+\+MASK\+\_\+\+FROM\+\_\+\+ISR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~\textbf{ v\+Port\+Set\+BASEPRI}(x)}

\mbox{\label{portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}} 
\index{portmacro.h@{portmacro.h}!portDISABLE\_INTERRUPTS@{portDISABLE\_INTERRUPTS}}
\index{portDISABLE\_INTERRUPTS@{portDISABLE\_INTERRUPTS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portDISABLE\_INTERRUPTS}
{\footnotesize\ttfamily \#define port\+DISABLE\+\_\+\+INTERRUPTS(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ v\+Port\+Raise\+BASEPRI}()}

\mbox{\label{portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}} 
\index{portmacro.h@{portmacro.h}!portDOUBLE@{portDOUBLE}}
\index{portDOUBLE@{portDOUBLE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portDOUBLE}
{\footnotesize\ttfamily \#define port\+DOUBLE~double}

\mbox{\label{portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}} 
\index{portmacro.h@{portmacro.h}!portENABLE\_INTERRUPTS@{portENABLE\_INTERRUPTS}}
\index{portENABLE\_INTERRUPTS@{portENABLE\_INTERRUPTS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portENABLE\_INTERRUPTS}
{\footnotesize\ttfamily \#define port\+ENABLE\+\_\+\+INTERRUPTS(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ v\+Port\+Set\+BASEPRI}(0)}

\mbox{\label{portmacro_8h_a63b994040c62c9685490a71c87a13d8a}} 
\index{portmacro.h@{portmacro.h}!portEND\_SWITCHING\_ISR@{portEND\_SWITCHING\_ISR}}
\index{portEND\_SWITCHING\_ISR@{portEND\_SWITCHING\_ISR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portEND\_SWITCHING\_ISR}
{\footnotesize\ttfamily \#define port\+END\+\_\+\+SWITCHING\+\_\+\+ISR(\begin{DoxyParamCaption}\item[{}]{x\+Switch\+Required }\end{DoxyParamCaption})~if( x\+Switch\+Required != \textbf{ pd\+FALSE} ) \textbf{ port\+YIELD}()}

\mbox{\label{portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}} 
\index{portmacro.h@{portmacro.h}!portENTER\_CRITICAL@{portENTER\_CRITICAL}}
\index{portENTER\_CRITICAL@{portENTER\_CRITICAL}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portENTER\_CRITICAL}
{\footnotesize\ttfamily \#define port\+ENTER\+\_\+\+CRITICAL(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ v\+Port\+Enter\+Critical}()}

\mbox{\label{portmacro_8h_a529358e6147881dd881c890ade21c9bd}} 
\index{portmacro.h@{portmacro.h}!portEXIT\_CRITICAL@{portEXIT\_CRITICAL}}
\index{portEXIT\_CRITICAL@{portEXIT\_CRITICAL}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portEXIT\_CRITICAL}
{\footnotesize\ttfamily \#define port\+EXIT\+\_\+\+CRITICAL(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ v\+Port\+Exit\+Critical}()}

\mbox{\label{portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}} 
\index{portmacro.h@{portmacro.h}!portFLOAT@{portFLOAT}}
\index{portFLOAT@{portFLOAT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portFLOAT}
{\footnotesize\ttfamily \#define port\+FLOAT~float}

\mbox{\label{portmacro_8h_aaa356ca7932487d20a42d6839842d308}} 
\index{portmacro.h@{portmacro.h}!portFORCE\_INLINE@{portFORCE\_INLINE}}
\index{portFORCE\_INLINE@{portFORCE\_INLINE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portFORCE\_INLINE}
{\footnotesize\ttfamily \#define port\+FORCE\+\_\+\+INLINE~inline \textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+}(( always\+\_\+inline))}

\mbox{\label{portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}} 
\index{portmacro.h@{portmacro.h}!portGET\_HIGHEST\_PRIORITY@{portGET\_HIGHEST\_PRIORITY}}
\index{portGET\_HIGHEST\_PRIORITY@{portGET\_HIGHEST\_PRIORITY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portGET\_HIGHEST\_PRIORITY}
{\footnotesize\ttfamily \#define port\+GET\+\_\+\+HIGHEST\+\_\+\+PRIORITY(\begin{DoxyParamCaption}\item[{}]{ux\+Top\+Priority,  }\item[{}]{ux\+Ready\+Priorities }\end{DoxyParamCaption})~ux\+Top\+Priority = ( 31UL -\/ ( uint32\+\_\+t ) uc\+Port\+Count\+Leading\+Zeros( ( ux\+Ready\+Priorities ) ) )}

\mbox{\label{portmacro_8h_a73448585c9c9e96500c2f0c9ea824601}} 
\index{portmacro.h@{portmacro.h}!portINLINE@{portINLINE}}
\index{portINLINE@{portINLINE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portINLINE}
{\footnotesize\ttfamily \#define port\+INLINE~\+\_\+\+\_\+inline}

\mbox{\label{portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}} 
\index{portmacro.h@{portmacro.h}!portLONG@{portLONG}}
\index{portLONG@{portLONG}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portLONG}
{\footnotesize\ttfamily \#define port\+LONG~long}

\mbox{\label{portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}} 
\index{portmacro.h@{portmacro.h}!portMAX\_DELAY@{portMAX\_DELAY}}
\index{portMAX\_DELAY@{portMAX\_DELAY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portMAX\_DELAY}
{\footnotesize\ttfamily \#define port\+MAX\+\_\+\+DELAY~( \textbf{ Tick\+Type\+\_\+t} ) 0xffffffff\+UL}

\mbox{\label{portmacro_8h_a4b03d1af7eaa8e1c7788e17fc74482eb}} 
\index{portmacro.h@{portmacro.h}!portMEMORY\_BARRIER@{portMEMORY\_BARRIER}}
\index{portMEMORY\_BARRIER@{portMEMORY\_BARRIER}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portMEMORY\_BARRIER}
{\footnotesize\ttfamily \#define port\+MEMORY\+\_\+\+BARRIER(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\+\_\+\+\_\+asm volatile( \char`\"{}\char`\"{} \+::: \char`\"{}memory\char`\"{} )}

\mbox{\label{portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}} 
\index{portmacro.h@{portmacro.h}!portNOP@{portNOP}}
\index{portNOP@{portNOP}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portNOP}
{\footnotesize\ttfamily \#define port\+NOP(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

\mbox{\label{portmacro_8h_ae42817ecbd6fe76d846a89cc0fcd0d95}} 
\index{portmacro.h@{portmacro.h}!portNVIC\_INT\_CTRL\_REG@{portNVIC\_INT\_CTRL\_REG}}
\index{portNVIC\_INT\_CTRL\_REG@{portNVIC\_INT\_CTRL\_REG}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portNVIC\_INT\_CTRL\_REG}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+INT\+\_\+\+CTRL\+\_\+\+REG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed04 ) )}

\mbox{\label{portmacro_8h_a16830bf8349e14cdeed05193af234d5e}} 
\index{portmacro.h@{portmacro.h}!portNVIC\_PENDSVSET\_BIT@{portNVIC\_PENDSVSET\_BIT}}
\index{portNVIC\_PENDSVSET\_BIT@{portNVIC\_PENDSVSET\_BIT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portNVIC\_PENDSVSET\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+PENDSVSET\+\_\+\+BIT~( 1UL $<$$<$ 28UL )}

\mbox{\label{portmacro_8h_a113cd9b8401284194da8ddc4569aa484}} 
\index{portmacro.h@{portmacro.h}!portRECORD\_READY\_PRIORITY@{portRECORD\_READY\_PRIORITY}}
\index{portRECORD\_READY\_PRIORITY@{portRECORD\_READY\_PRIORITY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portRECORD\_READY\_PRIORITY}
{\footnotesize\ttfamily \#define port\+RECORD\+\_\+\+READY\+\_\+\+PRIORITY(\begin{DoxyParamCaption}\item[{}]{ux\+Priority,  }\item[{}]{ux\+Ready\+Priorities }\end{DoxyParamCaption})~( ux\+Ready\+Priorities ) $\vert$= ( 1UL $<$$<$ ( ux\+Priority ) )}

\mbox{\label{portmacro_8h_aab771d12c0912d93d52a586628fb18a6}} 
\index{portmacro.h@{portmacro.h}!portRESET\_READY\_PRIORITY@{portRESET\_READY\_PRIORITY}}
\index{portRESET\_READY\_PRIORITY@{portRESET\_READY\_PRIORITY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portRESET\_READY\_PRIORITY}
{\footnotesize\ttfamily \#define port\+RESET\+\_\+\+READY\+\_\+\+PRIORITY(\begin{DoxyParamCaption}\item[{}]{ux\+Priority,  }\item[{}]{ux\+Ready\+Priorities }\end{DoxyParamCaption})~( ux\+Ready\+Priorities ) \&= $\sim$( 1UL $<$$<$ ( ux\+Priority ) )}

\mbox{\label{portmacro_8h_a31b4260dbc1823ba80b578f86eb15a98}} 
\index{portmacro.h@{portmacro.h}!portSET\_INTERRUPT\_MASK\_FROM\_ISR@{portSET\_INTERRUPT\_MASK\_FROM\_ISR}}
\index{portSET\_INTERRUPT\_MASK\_FROM\_ISR@{portSET\_INTERRUPT\_MASK\_FROM\_ISR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portSET\_INTERRUPT\_MASK\_FROM\_ISR}
{\footnotesize\ttfamily \#define port\+SET\+\_\+\+INTERRUPT\+\_\+\+MASK\+\_\+\+FROM\+\_\+\+ISR(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ ul\+Port\+Raise\+BASEPRI}()}

\mbox{\label{portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}} 
\index{portmacro.h@{portmacro.h}!portSHORT@{portSHORT}}
\index{portSHORT@{portSHORT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portSHORT}
{\footnotesize\ttfamily \#define port\+SHORT~short}

\mbox{\label{portmacro_8h_a21adaab1601f6a0f35ba550a43060830}} 
\index{portmacro.h@{portmacro.h}!portSTACK\_GROWTH@{portSTACK\_GROWTH}}
\index{portSTACK\_GROWTH@{portSTACK\_GROWTH}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portSTACK\_GROWTH}
{\footnotesize\ttfamily \#define port\+STACK\+\_\+\+GROWTH~( -\/1 )}

\mbox{\label{portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}} 
\index{portmacro.h@{portmacro.h}!portSTACK\_TYPE@{portSTACK\_TYPE}}
\index{portSTACK\_TYPE@{portSTACK\_TYPE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portSTACK\_TYPE}
{\footnotesize\ttfamily \#define port\+STACK\+\_\+\+TYPE~uint32\+\_\+t}

\mbox{\label{portmacro_8h_a1dcf4bd9c1ad4fe16a71391dd95cf585}} 
\index{portmacro.h@{portmacro.h}!portSUPPRESS\_TICKS\_AND\_SLEEP@{portSUPPRESS\_TICKS\_AND\_SLEEP}}
\index{portSUPPRESS\_TICKS\_AND\_SLEEP@{portSUPPRESS\_TICKS\_AND\_SLEEP}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portSUPPRESS\_TICKS\_AND\_SLEEP}
{\footnotesize\ttfamily \#define port\+SUPPRESS\+\_\+\+TICKS\+\_\+\+AND\+\_\+\+SLEEP(\begin{DoxyParamCaption}\item[{}]{x\+Expected\+Idle\+Time }\end{DoxyParamCaption})~\textbf{ v\+Port\+Suppress\+Ticks\+And\+Sleep}( x\+Expected\+Idle\+Time )}

\mbox{\label{portmacro_8h_a3a289793652f505c538abea27045ccdf}} 
\index{portmacro.h@{portmacro.h}!portTASK\_FUNCTION@{portTASK\_FUNCTION}}
\index{portTASK\_FUNCTION@{portTASK\_FUNCTION}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portTASK\_FUNCTION}
{\footnotesize\ttfamily \#define port\+TASK\+\_\+\+FUNCTION(\begin{DoxyParamCaption}\item[{}]{v\+Function,  }\item[{}]{pv\+Parameters }\end{DoxyParamCaption})~void v\+Function( void $\ast$pv\+Parameters )}

\mbox{\label{portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}} 
\index{portmacro.h@{portmacro.h}!portTASK\_FUNCTION\_PROTO@{portTASK\_FUNCTION\_PROTO}}
\index{portTASK\_FUNCTION\_PROTO@{portTASK\_FUNCTION\_PROTO}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portTASK\_FUNCTION\_PROTO}
{\footnotesize\ttfamily \#define port\+TASK\+\_\+\+FUNCTION\+\_\+\+PROTO(\begin{DoxyParamCaption}\item[{}]{v\+Function,  }\item[{}]{pv\+Parameters }\end{DoxyParamCaption})~void v\+Function( void $\ast$pv\+Parameters )}

\mbox{\label{portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}} 
\index{portmacro.h@{portmacro.h}!portTICK\_PERIOD\_MS@{portTICK\_PERIOD\_MS}}
\index{portTICK\_PERIOD\_MS@{portTICK\_PERIOD\_MS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portTICK\_PERIOD\_MS}
{\footnotesize\ttfamily \#define port\+TICK\+\_\+\+PERIOD\+\_\+\+MS~( ( \textbf{ Tick\+Type\+\_\+t} ) 1000 / \textbf{ config\+TICK\+\_\+\+RATE\+\_\+\+HZ} )}

\mbox{\label{portmacro_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}} 
\index{portmacro.h@{portmacro.h}!portTICK\_TYPE\_IS\_ATOMIC@{portTICK\_TYPE\_IS\_ATOMIC}}
\index{portTICK\_TYPE\_IS\_ATOMIC@{portTICK\_TYPE\_IS\_ATOMIC}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portTICK\_TYPE\_IS\_ATOMIC}
{\footnotesize\ttfamily \#define port\+TICK\+\_\+\+TYPE\+\_\+\+IS\+\_\+\+ATOMIC~1}

\mbox{\label{portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}} 
\index{portmacro.h@{portmacro.h}!portYIELD@{portYIELD}}
\index{portYIELD@{portYIELD}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portYIELD}
{\footnotesize\ttfamily \#define port\+YIELD(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{                                                                               \(\backslash\)}
\DoxyCodeLine{    \textcolor{comment}{/* Set a PendSV to request a context switch. */}                             \(\backslash\)}
\DoxyCodeLine{    portNVIC\_INT\_CTRL\_REG = portNVIC\_PENDSVSET\_BIT;                               \(\backslash\)}
\DoxyCodeLine{                                                                                \(\backslash\)}
\DoxyCodeLine{    \textcolor{comment}{/* Barriers are normally not required but do ensure the code is completely  \(\backslash\)}}
\DoxyCodeLine{\textcolor{comment}{    within the specified behaviour for the architecture. */}                     \(\backslash\)}
\DoxyCodeLine{    \_\_asm \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"{}dsb"{}} ::: \textcolor{stringliteral}{"{}memory"{}} );                                       \(\backslash\)}
\DoxyCodeLine{    \_\_asm \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"{}isb"{}} );                                                    \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}
\mbox{\label{portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}} 
\index{portmacro.h@{portmacro.h}!portYIELD\_FROM\_ISR@{portYIELD\_FROM\_ISR}}
\index{portYIELD\_FROM\_ISR@{portYIELD\_FROM\_ISR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{portYIELD\_FROM\_ISR}
{\footnotesize\ttfamily \#define port\+YIELD\+\_\+\+FROM\+\_\+\+ISR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~\textbf{ port\+END\+\_\+\+SWITCHING\+\_\+\+ISR}( x )}



\doxysubsection{Typedef Documentation}
\mbox{\label{portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}} 
\index{portmacro.h@{portmacro.h}!BaseType\_t@{BaseType\_t}}
\index{BaseType\_t@{BaseType\_t}!portmacro.h@{portmacro.h}}
\doxysubsubsection{BaseType\_t}
{\footnotesize\ttfamily typedef long \textbf{ Base\+Type\+\_\+t}}

\mbox{\label{portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}} 
\index{portmacro.h@{portmacro.h}!StackType\_t@{StackType\_t}}
\index{StackType\_t@{StackType\_t}!portmacro.h@{portmacro.h}}
\doxysubsubsection{StackType\_t}
{\footnotesize\ttfamily typedef \textbf{ port\+STACK\+\_\+\+TYPE} \textbf{ Stack\+Type\+\_\+t}}

\mbox{\label{portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}} 
\index{portmacro.h@{portmacro.h}!TickType\_t@{TickType\_t}}
\index{TickType\_t@{TickType\_t}!portmacro.h@{portmacro.h}}
\doxysubsubsection{TickType\_t}
{\footnotesize\ttfamily typedef uint32\+\_\+t \textbf{ Tick\+Type\+\_\+t}}

\mbox{\label{portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}} 
\index{portmacro.h@{portmacro.h}!UBaseType\_t@{UBaseType\_t}}
\index{UBaseType\_t@{UBaseType\_t}!portmacro.h@{portmacro.h}}
\doxysubsubsection{UBaseType\_t}
{\footnotesize\ttfamily typedef unsigned long \textbf{ UBase\+Type\+\_\+t}}



\doxysubsection{Function Documentation}
\mbox{\label{portmacro_8h_ac864e333c11a6614eab8e8542ba01ed0}} 
\index{portmacro.h@{portmacro.h}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\_\_attribute\_\_()}
{\footnotesize\ttfamily \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(always\+\_\+inline)}]{ }\end{DoxyParamCaption})}

\mbox{\label{portmacro_8h_a1ae9e6953da44984c5595ad82b3c0af3}} 
\index{portmacro.h@{portmacro.h}!ulPortRaiseBASEPRI@{ulPortRaiseBASEPRI}}
\index{ulPortRaiseBASEPRI@{ulPortRaiseBASEPRI}!portmacro.h@{portmacro.h}}
\doxysubsubsection{ulPortRaiseBASEPRI()}
{\footnotesize\ttfamily static \textbf{ port\+FORCE\+\_\+\+INLINE} uint32\+\_\+t ul\+Port\+Raise\+BASEPRI (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\label{portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}} 
\index{portmacro.h@{portmacro.h}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!portmacro.h@{portmacro.h}}
\doxysubsubsection{vPortEnterCritical()}
{\footnotesize\ttfamily void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{portmacro_8h_aed20ada05b957181a0de042802a82a5b}} 
\index{portmacro.h@{portmacro.h}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!portmacro.h@{portmacro.h}}
\doxysubsubsection{vPortExitCritical()}
{\footnotesize\ttfamily void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{portmacro_8h_a9021d55b208c59fc725af4e7c330a417}} 
\index{portmacro.h@{portmacro.h}!vPortRaiseBASEPRI@{vPortRaiseBASEPRI}}
\index{vPortRaiseBASEPRI@{vPortRaiseBASEPRI}!portmacro.h@{portmacro.h}}
\doxysubsubsection{vPortRaiseBASEPRI()}
{\footnotesize\ttfamily static \textbf{ port\+FORCE\+\_\+\+INLINE} void v\+Port\+Raise\+BASEPRI (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\label{portmacro_8h_ae7a42595148b6b21ed0569c4e8ca11b0}} 
\index{portmacro.h@{portmacro.h}!vPortSetBASEPRI@{vPortSetBASEPRI}}
\index{vPortSetBASEPRI@{vPortSetBASEPRI}!portmacro.h@{portmacro.h}}
\doxysubsubsection{vPortSetBASEPRI()}
{\footnotesize\ttfamily static \textbf{ port\+FORCE\+\_\+\+INLINE} void v\+Port\+Set\+BASEPRI (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ul\+New\+Mask\+Value }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\label{portmacro_8h_aefd025907402b0b863d5012673d5036e}} 
\index{portmacro.h@{portmacro.h}!vPortSuppressTicksAndSleep@{vPortSuppressTicksAndSleep}}
\index{vPortSuppressTicksAndSleep@{vPortSuppressTicksAndSleep}!portmacro.h@{portmacro.h}}
\doxysubsubsection{vPortSuppressTicksAndSleep()}
{\footnotesize\ttfamily void v\+Port\+Suppress\+Ticks\+And\+Sleep (\begin{DoxyParamCaption}\item[{\textbf{ Tick\+Type\+\_\+t}}]{x\+Expected\+Idle\+Time }\end{DoxyParamCaption})}

\mbox{\label{portmacro_8h_a6a9be2aa97aac4e7f03fe386f9281b9a}} 
\index{portmacro.h@{portmacro.h}!xPortIsInsideInterrupt@{xPortIsInsideInterrupt}}
\index{xPortIsInsideInterrupt@{xPortIsInsideInterrupt}!portmacro.h@{portmacro.h}}
\doxysubsubsection{xPortIsInsideInterrupt()}
{\footnotesize\ttfamily static \textbf{ port\+FORCE\+\_\+\+INLINE} \textbf{ Base\+Type\+\_\+t} x\+Port\+Is\+Inside\+Interrupt (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

