$date
	Sat Aug 08 12:44:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SOP4 $end
$var wire 1 ! NA $end
$var wire 1 " NB $end
$var wire 1 # NC $end
$var wire 1 $ ND $end
$var wire 1 % OUT $end
$var wire 1 & S1 $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var reg 1 ) C $end
$var reg 1 * D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
1&
1%
1$
1#
1"
1!
$end
#1
0$
1*
#2
0%
0&
1$
0#
0*
1)
#3
0$
1*
#4
1&
1$
1#
1%
0"
0*
0)
1(
#5
0$
1*
#6
0&
1$
0#
0*
1)
#7
0$
1*
#8
1$
1#
0%
1"
0!
0*
0)
0(
1'
#9
0$
1*
#10
1$
0#
0*
1)
#11
0$
1*
#12
1$
1#
1%
0"
0*
0)
1(
#13
0$
1*
#14
1$
0#
0*
1)
#15
0$
1*
#16
