#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  9 16:54:17 2023
# Process ID: 19064
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18932 C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/ip_rope'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.805 ; gain = 0.000
update_compile_order -fileset sources_1
add_files {C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/raminfr.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_defines.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_sync_flops.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_wb.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_top.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_receiver.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_transmitter.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/wb_uart_wrapper.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_rfifo.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_tfifo.v C:/Users/R9000X/Desktop/jiekou_lab/lab2/uart/uart_regs.v}
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Reading block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>...
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <swerv_soc> from block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.871 ; gain = 34.066
update_compile_order -fileset sources_1
create_bd_cell -type module -reference wb_uart_wrapper wb_uart_wrapper_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'uart_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'uart_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/ip_rope'.
set_property location {3 707 55} [get_bd_cells wb_uart_wrapper_0]
set_property location {4 1188 47} [get_bd_cells wb_uart_wrapper_0]
set_property location {3 725 108} [get_bd_cells wb_gpio_wrapper_0]
set_property location {3 777 -194} [get_bd_cells wb_uart_wrapper_0]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_adr_o] [get_bd_pins wb_uart_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_dat_o] [get_bd_pins wb_uart_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_sel_o] [get_bd_pins wb_uart_wrapper_0/wb_sel_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_we_o] [get_bd_pins wb_uart_wrapper_0/wb_we_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_cyc_o] [get_bd_pins wb_uart_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_stb_o] [get_bd_pins wb_uart_wrapper_0/wb_stb_i]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_dat_i]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_uart_ack_i]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins wb_uart_wrapper_0/wb_clk_i]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins wb_uart_wrapper_0/wb_rst_i]
startgroup
make_bd_pins_external  [get_bd_pins wb_uart_wrapper_0/i_uart_rx]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_uart_wrapper_0/o_uart_tx]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 73.712 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 73.712 MB.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_wb_uart_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:00:59 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, swerv_soc_wb_uart_wrapper_0_0_synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
swerv_soc_wb_uart_wrapper_0_0_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_wb_uart_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
reset_run swerv_soc_syscon_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct  9 17:02:11 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Mon Oct  9 17:02:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:12:06 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:13:37 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:14:34 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:16:17 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:18:15 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:20:04 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct  9 17:21:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Mon Oct  9 17:21:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 73.712 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 73.712 MB.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct  9 17:26:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Mon Oct  9 17:26:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 73.712 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 73.712 MB.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/ip_rope'.
Upgrading 'C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_syscon_wrapper_0_0 from syscon_wrapper_v1_0 1.0 to syscon_wrapper_v1_0 1.0
Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 73.712 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 73.712 MB.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
[Mon Oct  9 17:37:21 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property name i_uart_rx [get_bd_ports i_uart_rx_0]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

save_bd_design
Wrote  : <C:\Users\R9000X\Desktop\jiekou_lab\lab2\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File c:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 75eaa10d31118a0a; cache size = 73.712 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = d1cd9db01302540a; cache size = 73.712 MB.
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct  9 17:40:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Mon Oct  9 17:40:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/R9000X/Desktop/jiekou_lab/lab2/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 17:42:18 2023...
