# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:05 on Nov 17,2022
# vlog -reportprogress 300 ./mux_2_1.sv 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 23:38:05 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:05 on Nov 17,2022
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# 
# Top level modules:
# 	mux_4_1
# End time: 23:38:05 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:05 on Nov 17,2022
# vlog -reportprogress 300 ./mux_8_1.sv 
# -- Compiling module mux_8_1
# -- Compiling module mux_8_1_testbench
# 
# Top level modules:
# 	mux_8_1_testbench
# End time: 23:38:05 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./mux_16_1.sv 
# -- Compiling module mux_16_1
# 
# Top level modules:
# 	mux_16_1
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# 
# Top level modules:
# 	mux_32_1
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./mux_64_8_1.sv 
# -- Compiling module mux_64_8_1
# -- Compiling module mux_64_8_1_testbench
# 
# Top level modules:
# 	mux_64_8_1
# 	mux_64_8_1_testbench
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# 
# Top level modules:
# 	mux_64_32_1
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./fullAddSub_64.sv 
# -- Compiling module fullAddSub_64
# -- Compiling module fullAddSub_64_testbench
# 
# Top level modules:
# 	fullAddSub_64_testbench
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:06 on Nov 17,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 23:38:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./CheckZero.sv 
# -- Compiling module CheckZero
# -- Compiling module CheckZero_testbench
# 
# Top level modules:
# 	CheckZero_testbench
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./instr_fetch.sv 
# -- Compiling module instr_fetch
# -- Compiling module instr_fetch_testbench
# 
# Top level modules:
# 	instr_fetch_testbench
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./instr_decode.sv 
# -- Compiling module instr_decode
# -- Compiling module instr_decode_testbench
# 
# Top level modules:
# 	instr_decode_testbench
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:07 on Nov 17,2022
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# 
# Top level modules:
# 	control_unit_testbench
# End time: 23:38:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./dec_1_32.sv 
# -- Compiling module dec_1_32
# 
# Top level modules:
# 	dec_1_32
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./dec_1_16.sv 
# -- Compiling module dec_1_16
# 
# Top level modules:
# 	dec_1_16
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./dec_1_8.sv 
# -- Compiling module dec_1_8
# 
# Top level modules:
# 	dec_1_8
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./dec_1_4.sv 
# -- Compiling module dec_1_4
# 
# Top level modules:
# 	dec_1_4
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./dec_1_2.sv 
# -- Compiling module dec_1_2
# 
# Top level modules:
# 	dec_1_2
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./enabled_d_ff.sv 
# -- Compiling module Enabled_D_FF
# -- Compiling module d_ff_testbench
# 
# Top level modules:
# 	d_ff_testbench
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:08 on Nov 17,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:38:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 23:38:09 on Nov 17,2022
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.control_unit
# Loading work.instr_fetch
# Loading work.register
# Loading work.instructmem
# Loading work.fullAddSub_64
# Loading work.mux_2_1
# Loading work.instr_decode
# Loading work.regfile
# Loading work.dec_1_32
# Loading work.dec_1_2
# Loading work.dec_1_16
# Loading work.dec_1_8
# Loading work.dec_1_4
# Loading work.mux_64_32_1
# Loading work.alu
# Loading work.mux_64_8_1
# Loading work.CheckZero
# Loading work.Enabled_D_FF
# Loading work.D_FF
# Loading work.datamem
# Loading work.fullAdder
# Loading work.mux_32_1
# Loading work.mux_16_1
# Loading work.mux_8_1
# Loading work.mux_4_1
# ** Warning: (vsim-3017) ./instr_fetch.sv(44): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/cpu/instr_fetch/pc_plus_4 File: ./fullAddSub_64.sv
# ** Warning: (vsim-3722) ./instr_fetch.sv(44): [TFMPC] - Missing connection for port 'carry_out'.
# ** Warning: (vsim-3722) ./instr_fetch.sv(44): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) ./instr_fetch.sv(47): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/cpu/instr_fetch/pc_plus_br_disp File: ./fullAddSub_64.sv
# ** Warning: (vsim-3722) ./instr_fetch.sv(47): [TFMPC] - Missing connection for port 'carry_out'.
# ** Warning: (vsim-3722) ./instr_fetch.sv(47): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3017) ./instr_fetch.sv(50): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/cpu/instr_fetch/pc_plus_cbr_disp File: ./fullAddSub_64.sv
# ** Warning: (vsim-3722) ./instr_fetch.sv(50): [TFMPC] - Missing connection for port 'carry_out'.
# ** Warning: (vsim-3722) ./instr_fetch.sv(50): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: Design size of 11702 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: User  Hostname: WINDEV2209EVAL  ProcessID: 11780
#           Attempting to use alternate WLF file "./wlft4fkwjg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4fkwjg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(108)
#    Time: 1005 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 108
