# RTL-Projects
A repository of RTL (Register Transfer Logic - Files) designs and simulations using verilog.
