\let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}\documentclass[twoside]{book}

% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{calc}
\usepackage{doxygen}
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage[table]{xcolor}
\usepackage{ifpdf,ifxetex}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Arguments of doxygenemoji:
% 1) ':<text>:' form of the emoji, already "LaTeX"-escaped
% 2) file with the name of the emoji without the .png extension
% in case image exist use this otherwise use the ':<text>:' form
\newcommand{\doxygenemoji}[2]{%
  \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
}
% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
\newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
\doxynormalparskip
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

\usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three

% Hyperlinks (required, but should be loaded last)
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \ifxetex
    \usepackage[pagebackref=true]{hyperref}
  \else
    \usepackage[ps2pdf,pagebackref=true]{hyperref}
  \fi
\fi

\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

\usepackage{etoc}
\etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
\renewcommand{\numberline}[1]{#1~}
%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{alph}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large Smartlock }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.15}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{C\+M\+S\+IS D\+SP Software Library}
\label{index}\hypertarget{index}{}\input{index}
\chapter{M\+I\+S\+R\+A-\/C\+:2004 Compliance Exceptions}
\label{_c_m_s_i_s__m_i_s_r_a__exceptions}
\Hypertarget{_c_m_s_i_s__m_i_s_r_a__exceptions}
\input{_c_m_s_i_s__m_i_s_r_a__exceptions}
\chapter{smartlock-\/fw}
\label{md__r_e_a_d_m_e}
\Hypertarget{md__r_e_a_d_m_e}
\input{md__r_e_a_d_m_e}
\chapter{Deprecated List}
\label{deprecated}
\Hypertarget{deprecated}
\input{deprecated}
\chapter{Module Index}
\input{modules}
\chapter{Data Structure Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Module Documentation}
\input{group__group_math}
\include{group__group_fast_math}
\include{group__group_cmplx_math}
\include{group__group_filters}
\include{group__group_matrix}
\include{group__group_transforms}
\include{group__group_controller}
\include{group__group_stats}
\include{group__group_support}
\include{group__group_interpolation}
\include{group__group_examples}
\include{group___p_i_d}
\include{group__clarke}
\include{group__inv__clarke}
\include{group__park}
\include{group__inv__park}
\include{group___linear_interpolate}
\include{group___s_q_r_t}
\include{group___bilinear_interpolate}
\include{group___c_m_s_i_s___core___reg_acc_functions}
\include{group___c_m_s_i_s___core___instruction_interface}
\include{group___c_m_s_i_s___s_i_m_d__intrinsics}
\include{group___c_m_s_i_s__glob__defs}
\include{group___c_m_s_i_s__core__register}
\include{group___c_m_s_i_s___c_o_r_e}
\include{group___c_m_s_i_s___n_v_i_c}
\include{group___c_m_s_i_s___s_c_b}
\include{group___c_m_s_i_s___s_cn_s_c_b}
\include{group___c_m_s_i_s___sys_tick}
\include{group___c_m_s_i_s___i_t_m}
\include{group___c_m_s_i_s___d_w_t}
\include{group___c_m_s_i_s___t_p_i}
\include{group___c_m_s_i_s___f_p_u}
\include{group___c_m_s_i_s___core_debug}
\include{group___c_m_s_i_s__core__bitfield}
\include{group___c_m_s_i_s__core__base}
\include{group___c_m_s_i_s___core___function_interface}
\include{group___c_m_s_i_s___core___n_v_i_c_functions}
\include{group___c_m_s_i_s___core___fpu_functions}
\include{group___c_m_s_i_s___core___s_a_u_functions}
\include{group___c_m_s_i_s___core___sys_tick_functions}
\include{group___c_m_s_i_s__core___debug_functions}
\include{group__macro__group}
\include{group__enum__group}
\include{group__function__group}
\include{group__struct__group}
\include{group__globals__group}
\include{group__pin__mux}
\include{group___generic_list}
\include{group__serialmanager}
\include{group__serial__port__uart}
\include{group___u_a_r_t___adapter}
\include{group___interrupt__vector__numbers}
\include{group___cortex___core___configuration}
\include{group___mapping___information}
\include{group__edma__request}
\include{group___peripheral__access__layer}
\include{group___a_d_c___peripheral___access___layer}
\include{group___a_d_c___register___masks}
\include{group___c_m_p___peripheral___access___layer}
\include{group___c_m_p___register___masks}
\include{group___d_a_c___peripheral___access___layer}
\include{group___d_a_c___register___masks}
\include{group___d_m_a___peripheral___access___layer}
\include{group___d_m_a___register___masks}
\include{group___d_m_a_m_u_x___peripheral___access___layer}
\include{group___d_m_a_m_u_x___register___masks}
\include{group___f_g_p_i_o___peripheral___access___layer}
\include{group___f_g_p_i_o___register___masks}
\include{group___f_l_e_x_i_o___peripheral___access___layer}
\include{group___f_l_e_x_i_o___register___masks}
\include{group___f_t_f_a___peripheral___access___layer}
\include{group___f_t_f_a___register___masks}
\include{group___g_p_i_o___peripheral___access___layer}
\include{group___g_p_i_o___register___masks}
\include{group___i2_c___peripheral___access___layer}
\include{group___i2_c___register___masks}
\include{group___l_c_d___peripheral___access___layer}
\include{group___l_c_d___register___masks}
\include{group___l_l_w_u___peripheral___access___layer}
\include{group___l_l_w_u___register___masks}
\include{group___l_p_t_m_r___peripheral___access___layer}
\include{group___l_p_t_m_r___register___masks}
\include{group___l_p_u_a_r_t___peripheral___access___layer}
\include{group___l_p_u_a_r_t___register___masks}
\include{group___m_c_g___peripheral___access___layer}
\include{group___m_c_g___register___masks}
\include{group___m_c_m___peripheral___access___layer}
\include{group___m_c_m___register___masks}
\include{group___m_t_b___peripheral___access___layer}
\include{group___m_t_b___register___masks}
\include{group___m_t_b_d_w_t___peripheral___access___layer}
\include{group___m_t_b_d_w_t___register___masks}
\include{group___n_v___peripheral___access___layer}
\include{group___n_v___register___masks}
\include{group___o_s_c___peripheral___access___layer}
\include{group___o_s_c___register___masks}
\include{group___p_i_t___peripheral___access___layer}
\include{group___p_i_t___register___masks}
\include{group___p_m_c___peripheral___access___layer}
\include{group___p_m_c___register___masks}
\include{group___p_o_r_t___peripheral___access___layer}
\include{group___p_o_r_t___register___masks}
\include{group___r_c_m___peripheral___access___layer}
\include{group___r_c_m___register___masks}
\include{group___r_f_s_y_s___peripheral___access___layer}
\include{group___r_f_s_y_s___register___masks}
\include{group___r_o_m___peripheral___access___layer}
\include{group___r_o_m___register___masks}
\include{group___r_t_c___peripheral___access___layer}
\include{group___r_t_c___register___masks}
\include{group___s_i_m___peripheral___access___layer}
\include{group___s_i_m___register___masks}
\include{group___s_m_c___peripheral___access___layer}
\include{group___s_m_c___register___masks}
\include{group___s_p_i___peripheral___access___layer}
\include{group___s_p_i___register___masks}
\include{group___t_p_m___peripheral___access___layer}
\include{group___t_p_m___register___masks}
\include{group___u_a_r_t___peripheral___access___layer}
\include{group___u_a_r_t___register___masks}
\include{group___u_s_b___peripheral___access___layer}
\include{group___u_s_b___register___masks}
\include{group___v_r_e_f___peripheral___access___layer}
\include{group___v_r_e_f___register___masks}
\include{group___bit___field___generic___macros}
\include{group___s_d_k___compatibility___symbols}
\include{group__clock}
\include{group__ksdk__common}
\include{group__dma}
\include{group__dmamux}
\include{group__flash__driver}
\include{group__ftfx__cache__driver}
\include{group__ftfx__controller}
\include{group__ftfx__feature}
\include{group__ftfx__flash__driver}
\include{group__ftfx__flexnvm__driver}
\include{group__ftfx__utilities}
\include{group__gpio}
\include{group__gpio__driver}
\include{group__fgpio__driver}
\include{group__i2c__driver}
\include{group__i2c__dma__driver}
\include{group__llwu}
\include{group__lptmr}
\include{group__lpuart__driver}
\include{group__pmc}
\include{group__port}
\include{group__rcm}
\include{group__smc}
\include{group__spi__driver}
\include{group__spi__dma__driver}
\include{group__tpm}
\include{group__uart__driver}
\include{group__sf__enum__group}
\include{group__sf__struct__group}
\include{group__sf__functions__group}
\include{group__models__group}
\include{group__sf__conf__types__group}
\include{group__sf__conf__func__group}
\include{group__debugconsole}
\chapter{Data Structure Documentation}
\input{struct____iar__u32}
\input{struct___a_r_m___d_r_i_v_e_r___i2_c}
\input{struct___a_r_m___d_r_i_v_e_r___s_p_i}
\input{struct___a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n}
\input{struct___a_r_m___i2_c___c_a_p_a_b_i_l_i_t_i_e_s}
\input{struct___a_r_m___i2_c___s_t_a_t_u_s}
\input{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s}
\input{struct___a_r_m___s_p_i___s_t_a_t_u_s}
\input{struct__debug__console__state__struct}
\input{struct__dma__channel__link__config}
\input{struct__dma__handle}
\input{struct__dma__transfer__config}
\input{struct__flash__config}
\input{struct__flash__prefetch__speculation__status}
\input{struct__flexnvm__config}
\input{struct__ftfx__cache__config}
\input{struct__ftfx__config}
\input{struct__ftfx__ifr__descriptor}
\input{struct__ftfx__mem__descriptor}
\input{struct__ftfx__ops__config}
\input{struct__ftfx__special__mem}
\input{struct__gpio__pin__config}
\input{struct__hal__uart__config}
\input{struct__hal__uart__state}
\input{struct__hal__uart__transfer}
\input{struct__i2c__master__config}
\input{struct__i2c__master__dma__handle}
\input{struct__i2c__master__dma__private__handle}
\input{struct__i2c__master__handle}
\input{struct__i2c__master__transfer}
\input{struct__i2c__slave__config}
\input{struct__i2c__slave__handle}
\input{struct__i2c__slave__transfer}
\input{struct__lptmr__config}
\input{struct__lpuart__config}
\input{struct__lpuart__handle}
\input{struct__lpuart__transfer}
\input{struct__mcglite__config}
\input{struct__mem__align__control__block}
\input{struct__osc__config}
\input{struct__oscer__config}
\input{union__pflash__protection__status}
\input{struct__pmc__low__volt__detect__config}
\input{struct__pmc__low__volt__warning__config}
\input{struct__rcm__reset__pin__filter__config}
\input{struct__serial__manager__callback__message}
\input{struct__serial__manager__config}
\input{struct__serial__manager__handle}
\input{struct__serial__manager__send__handle}
\input{struct__serial__port__uart__config}
\input{struct__serial__uart__state}
\input{struct__sim__clock__config}
\input{struct__spi__dma__handle}
\input{struct__spi__dma__private__handle}
\input{struct__spi__master__config}
\input{struct__spi__master__handle}
\input{struct__spi__slave__config}
\input{struct__spi__transfer}
\input{struct__t_font}
\input{struct__tpm__chnl__pwm__signal__param}
\input{struct__tpm__config}
\input{struct__uart__config}
\input{struct__uart__handle}
\input{struct__uart__transfer}
\input{struct_a_d_c___type}
\input{union_a_p_s_r___type}
\input{structarm__bilinear__interp__instance__f32}
\input{structarm__bilinear__interp__instance__q15}
\input{structarm__bilinear__interp__instance__q31}
\input{structarm__bilinear__interp__instance__q7}
\input{structarm__biquad__cas__df1__32x64__ins__q31}
\input{structarm__biquad__cascade__df2_t__instance__f32}
\input{structarm__biquad__cascade__df2_t__instance__f64}
\input{structarm__biquad__cascade__stereo__df2_t__instance__f32}
\input{structarm__biquad__casd__df1__inst__f32}
\input{structarm__biquad__casd__df1__inst__q15}
\input{structarm__biquad__casd__df1__inst__q31}
\input{structarm__cfft__instance__f32}
\input{structarm__cfft__instance__q15}
\input{structarm__cfft__instance__q31}
\input{structarm__cfft__radix2__instance__f32}
\input{structarm__cfft__radix2__instance__q15}
\input{structarm__cfft__radix2__instance__q31}
\input{structarm__cfft__radix4__instance__f32}
\input{structarm__cfft__radix4__instance__q15}
\input{structarm__cfft__radix4__instance__q31}
\input{structarm__dct4__instance__f32}
\input{structarm__dct4__instance__q15}
\input{structarm__dct4__instance__q31}
\input{structarm__fir__decimate__instance__f32}
\input{structarm__fir__decimate__instance__q15}
\input{structarm__fir__decimate__instance__q31}
\input{structarm__fir__instance__f32}
\input{structarm__fir__instance__q15}
\input{structarm__fir__instance__q31}
\input{structarm__fir__instance__q7}
\input{structarm__fir__interpolate__instance__f32}
\input{structarm__fir__interpolate__instance__q15}
\input{structarm__fir__interpolate__instance__q31}
\input{structarm__fir__lattice__instance__f32}
\input{structarm__fir__lattice__instance__q15}
\input{structarm__fir__lattice__instance__q31}
\input{structarm__fir__sparse__instance__f32}
\input{structarm__fir__sparse__instance__q15}
\input{structarm__fir__sparse__instance__q31}
\input{structarm__fir__sparse__instance__q7}
\input{structarm__iir__lattice__instance__f32}
\input{structarm__iir__lattice__instance__q15}
\input{structarm__iir__lattice__instance__q31}
\input{structarm__linear__interp__instance__f32}
\input{structarm__lms__instance__f32}
\input{structarm__lms__instance__q15}
\input{structarm__lms__instance__q31}
\input{structarm__lms__norm__instance__f32}
\input{structarm__lms__norm__instance__q15}
\input{structarm__lms__norm__instance__q31}
\input{structarm__matrix__instance__f32}
\input{structarm__matrix__instance__f64}
\input{structarm__matrix__instance__q15}
\input{structarm__matrix__instance__q31}
\input{struct_a_r_m___m_p_u___region__t}
\input{structarm__pid__instance__f32}
\input{structarm__pid__instance__q15}
\input{structarm__pid__instance__q31}
\input{structarm__rfft__fast__instance__f32}
\input{structarm__rfft__instance__f32}
\input{structarm__rfft__instance__q15}
\input{structarm__rfft__instance__q31}
\input{structc_f_o_n_t}
\input{struct_c_h___c_n}
\input{struct_c_m_p___type}
\input{union_c_o_n_t_r_o_l___type}
\input{struct_core_debug___type}
\input{struct_d_a_c___type}
\input{struct_d_m_a___type}
\input{struct_d_m_a_m_u_x___type}
\input{struct_d_w_t___type}
\input{struct_f_g_p_i_o___type}
\input{struct_f_l_e_x_i_o___type}
\input{struct_f_p_u___type}
\input{struct_f_t_f_a___type}
\input{struct_g_p_i_o___type}
\input{struct_i2_c___type}
\input{union_i_p_s_r___type}
\input{struct_i_t_m___type}
\input{struct_l_c_d___type}
\input{structlist__element__tag}
\input{structlist__label}
\input{struct_l_l_w_u___type}
\input{struct_lock_status}
\input{struct_l_p_t_m_r___type}
\input{struct_l_p_u_a_r_t___type}
\input{struct_m_c_g___type}
\input{struct_m_c_m___type}
\input{struct_m_t_b___type}
\input{struct_m_t_b_d_w_t___type}
\input{struct_n_v___type}
\input{struct_n_v_i_c___type}
\input{struct_nxp_nci___rf_intf__info___a_p_p__t}
\input{struct_nxp_nci___rf_intf__info___b_p_p__t}
\input{struct_nxp_nci___rf_intf__info___f_p_p__t}
\input{union_nxp_nci___rf_intf___info__t}
\input{struct_nxp_nci___rf_intf__info___v_p_p__t}
\input{struct_nxp_nci___rf_intf__t}
\input{struct_o_s_c___type}
\input{struct_p_a_i_n_t}
\input{struct_p_a_i_n_t___t_i_m_e}
\input{struct_p_i_t___type}
\input{struct_p_m_c___type}
\input{struct_p_o_r_t___type}
\input{struct_r_c_m___type}
\input{struct_r_f_s_y_s___type}
\input{struct_r_o_m___type}
\input{struct_r_t_c___type}
\input{struct_s_c_b___type}
\input{struct_s_cn_s_c_b___type}
\input{structsf__device__info__t}
\input{structsf__drv__data__t}
\input{structsf__gpio__config__t}
\input{structsf__gpio__sel__t}
\input{structsf__msg__payload__t}
\input{structsf__spi__config__t}
\input{structsf__user__config__t}
\input{struct_s_i_m___type}
\input{struct_s_m_c___type}
\input{structspi__aml__master__config__t}
\input{structspi__aml__slave__config__t}
\input{structspi__aml__transfer__t}
\input{struct_s_p_i___type}
\input{struct_sys_tick___type}
\input{structtmr__aml__config__t}
\input{structtmr__aml__outcmp__ch__t}
\input{structtmr__aml__pwm__ch__t}
\input{structtmr__data__t}
\input{structtmr__sdk__config__t}
\input{structtmr__sdk__incpt__ch__t}
\input{structtmr__sdk__incpt__t}
\input{structtmr__sdk__outcmp__ch__t}
\input{structtmr__sdk__outcmp__t}
\input{structtmr__sdk__pwm__t}
\input{struct_t_p_i___type}
\input{struct_t_p_m___type}
\input{struct_u_a_r_t___type}
\input{struct_u_s_b___type}
\input{structuser__t}
\input{struct_v_r_e_f___type}
\input{unionx_p_s_r___type}
\chapter{File Documentation}
\input{common__aml_8h}
\input{gpio__aml_8h}
\input{spi__aml_8c}
\input{spi__aml_8h}
\input{ftm__aml_8c}
\input{ftm__aml_8h}
\input{tmr__aml_8h}
\input{tpm__aml_8c}
\input{tpm__aml_8h}
\input{wait__aml_8c}
\input{wait__aml_8h}
\input{cmsis__armcc_8h}
\input{cmsis__armclang_8h}
\input{cmsis__armclang__ltm_8h}
\input{cmsis__compiler_8h}
\input{cmsis__gcc_8h}
\input{cmsis__iccarm_8h}
\input{cmsis__version_8h}
\input{core__armv81mml_8h}
\input{core__armv8mbl_8h}
\input{core__armv8mml_8h}
\input{core__cm0plus_8h}
\input{_k32_l2_b31_a_8h}
\input{fsl__clock_8h}
\input{font12_8c}
\input{font16_8c}
\input{font20_8c}
\input{font24_8c}
\input{font8_8c}
\input{fonts_8h}
\input{sf_8c}
\input{sf_8h}
\input{sf__model_8h}
\input{sf__ol23xx_8h}
\input{sf__setup_8c}
\input{sf__setup_8h}
\input{main_8c}
\input{mtb_8c}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{\indexname}
\printindex

\end{document}
