# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/next_state_logic.vhd" \
"../../../../lab5.srcs/sources_1/new/output_logic.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ip/seq_detector_next_state_logic_0_0/sim/seq_detector_next_state_logic_0_0.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ip/seq_detector_output_logic_0_0/sim/seq_detector_output_logic_0_0.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ipshared/9628/dff.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ip/seq_detector_dff_0_0/sim/seq_detector_dff_0_0.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ip/seq_detector_dff_0_1/sim/seq_detector_dff_0_1.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ip/seq_detector_dff_0_2/sim/seq_detector_dff_0_2.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ipshared/c2d1/debounce.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/ip/seq_detector_debounce_0_0/sim/seq_detector_debounce_0_0.vhd" \
"../../../../lab5.ip_user_files/bd/seq_detector/sim/seq_detector.vhd" \
"../../../../lab5.srcs/sim_1/new/l5_posloupnost_test_v2_wrapper.vhd" \

# Do not sort compile order
nosort
