Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jun 01 12:45:09 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file rpt_timing_summary.rpt
| Design       : SAD
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                   82        0.162        0.000                      0                   82        2.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_6ns  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_6ns             0.181        0.000                      0                   82        0.162        0.000                      0                   82        2.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_6ns
  To Clock:  clk_6ns

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[13].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.498ns (43.403%)  route 3.257ns (56.597%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 10.455 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 r  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 f  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 f  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.338    10.143    phaseacc/i_reg/reg_gen[10].i_dff/q_reg_3
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.267 r  phaseacc/i_reg/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.334    10.601    phaseacc/i_reg/reg_gen[13].i_dff/q_reg_2
    SLICE_X40Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.725 r  phaseacc/i_reg/reg_gen[13].i_dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    10.725    phaseacc/i_reg/reg_gen[13].i_dff/kfw_next[13]
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[13].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.572    10.455    phaseacc/i_reg/reg_gen[13].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[13].i_dff/q_reg/C
                         clock pessimism              0.455    10.910    
                         clock uncertainty           -0.035    10.875    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.032    10.907    phaseacc/i_reg/reg_gen[13].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.248%)  route 0.124ns (46.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.513    phaseacc/i_reg/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/Q
                         net (fo=3, routed)           0.124     1.778    reg_out/reg_gen[14].i_dff/pa_out[0]
    SLICE_X40Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     2.032    reg_out/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/C
                         clock pessimism             -0.482     1.550    
    SLICE_X40Y13         FDCE (Hold_fdce_C_D)         0.066     1.616    reg_out/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6ns
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.000       3.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[0]/C



