\hypertarget{struct_m_d_m_a___channel___type_def}{}\doxysection{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_m_d_m_a___channel___type_def}\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}


{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a982c5cd8456e40a13d46807b84fc3815}{CISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a7bfea5002ccffd2fb7aed0106278b8ac}{CIFCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_afb421388460a6f91dc5a6a192d886912}{CESR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a5cde523b810fab496eb0619abc06764d}{CTCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_af72706f74d982d4aa25bcf77661dcb84}{CBNDTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_af9ab99d74989193a551ecdde079dc3dd}{CSAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a71e8f327c2b32c5be85ed81c45cb63a1}{CDAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_ad7ce6e0c749889b748c178a5a6620192}{CBRUR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_aef6e53be48d41df2ca64fbdda99295b0}{CLAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a86258fe5b0e7c64535b693d7f9d5fdcf}{CTBR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_ac7162389c2b9f86cafe32624ff6d619b}{CMDR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00624}{624}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_af72706f74d982d4aa25bcf77661dcb84}\label{struct_m_d_m_a___channel___type_def_af72706f74d982d4aa25bcf77661dcb84}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CBNDTR@{CBNDTR}}
\index{CBNDTR@{CBNDTR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CBNDTR}{CBNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CBNDTR}

MDMA Channel x block number of data register, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00631}{631}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_ad7ce6e0c749889b748c178a5a6620192}\label{struct_m_d_m_a___channel___type_def_ad7ce6e0c749889b748c178a5a6620192}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CBRUR@{CBRUR}}
\index{CBRUR@{CBRUR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CBRUR}{CBRUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CBRUR}

MDMA channel x Block Repeat address Update register, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_m_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

MDMA channel x control register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00629}{629}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_a71e8f327c2b32c5be85ed81c45cb63a1}\label{struct_m_d_m_a___channel___type_def_a71e8f327c2b32c5be85ed81c45cb63a1}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CDAR@{CDAR}}
\index{CDAR@{CDAR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDAR}{CDAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CDAR}

MDMA channel x destination address register, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00633}{633}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_afb421388460a6f91dc5a6a192d886912}\label{struct_m_d_m_a___channel___type_def_afb421388460a6f91dc5a6a192d886912}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CESR@{CESR}}
\index{CESR@{CESR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CESR}{CESR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CESR}

MDMA Channel x error status register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00628}{628}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_a7bfea5002ccffd2fb7aed0106278b8ac}\label{struct_m_d_m_a___channel___type_def_a7bfea5002ccffd2fb7aed0106278b8ac}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CIFCR@{CIFCR}}
\index{CIFCR@{CIFCR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIFCR}{CIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIFCR}

MDMA channel x interrupt flag clear register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00627}{627}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_a982c5cd8456e40a13d46807b84fc3815}\label{struct_m_d_m_a___channel___type_def_a982c5cd8456e40a13d46807b84fc3815}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CISR@{CISR}}
\index{CISR@{CISR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CISR}{CISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CISR}

MDMA channel x interrupt/status register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00626}{626}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_aef6e53be48d41df2ca64fbdda99295b0}\label{struct_m_d_m_a___channel___type_def_aef6e53be48d41df2ca64fbdda99295b0}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CLAR@{CLAR}}
\index{CLAR@{CLAR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLAR}{CLAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLAR}

MDMA channel x Link Address register, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00635}{635}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}\label{struct_m_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMAR}

MDMA channel x Mask address register, Address offset\+: 0x70 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00638}{638}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_ac7162389c2b9f86cafe32624ff6d619b}\label{struct_m_d_m_a___channel___type_def_ac7162389c2b9f86cafe32624ff6d619b}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CMDR@{CMDR}}
\index{CMDR@{CMDR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMDR}{CMDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMDR}

MDMA channel x Mask Data register, Address offset\+: 0x74 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00639}{639}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_af9ab99d74989193a551ecdde079dc3dd}\label{struct_m_d_m_a___channel___type_def_af9ab99d74989193a551ecdde079dc3dd}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CSAR@{CSAR}}
\index{CSAR@{CSAR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSAR}{CSAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSAR}

MDMA channel x source address register, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00632}{632}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_a86258fe5b0e7c64535b693d7f9d5fdcf}\label{struct_m_d_m_a___channel___type_def_a86258fe5b0e7c64535b693d7f9d5fdcf}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CTBR@{CTBR}}
\index{CTBR@{CTBR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTBR}{CTBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTBR}

MDMA channel x Trigger and Bus selection Register, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00636}{636}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_a5cde523b810fab496eb0619abc06764d}\label{struct_m_d_m_a___channel___type_def_a5cde523b810fab496eb0619abc06764d}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!CTCR@{CTCR}}
\index{CTCR@{CTCR}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTCR}{CTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTCR}

MDMA channel x Transfer Configuration register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00630}{630}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_m_d_m_a___channel___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_m_d_m_a___channel___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!MDMA\_Channel\_TypeDef@{MDMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x6C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00637}{637}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
