Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 23 15:18:41 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file softMC_top_control_sets_placed.rpt
| Design       : softMC_top
| Device       : xcvu095
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   865 |
|    Minimum number of control sets                        |   654 |
|    Addition due to synthesis replication                 |   205 |
|    Addition due to physical synthesis replication        |     6 |
| Unused register locations in slices containing registers |   928 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   865 |
| >= 0 to < 4        |   169 |
| >= 4 to < 6        |   107 |
| >= 6 to < 8        |   107 |
| >= 8 to < 10       |   124 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |    11 |
| >= 16              |   308 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8833 |         2018 |
| No           | No                    | Yes                    |             243 |           66 |
| No           | Yes                   | No                     |            7393 |         2156 |
| Yes          | No                    | No                     |            3066 |          696 |
| Yes          | No                    | Yes                    |              86 |           21 |
| Yes          | Yes                   | No                     |            7615 |         1610 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                   |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_1[0]                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_ext_read_data_valid_dummy_reg_0                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_1                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[1]_i_1_n_0                                                                                                 |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                               |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff0                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1__0_n_0                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrPtr[1]_i_1__15_n_0                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk_n_0                             | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/gtreset                                                                                                                                                                              | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n                                                                                                                                                          |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/RdPtr[1]_i_1__20_n_0                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                  |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[1]_i_1_n_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrlitesm_cs[1]_i_1_n_0                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[13]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_2                                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_2_n_0                                                                                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[127]_i_1__0_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[11].sync_reg_reg[1]_0                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr_recv/FSM_sequential_state_r[1]_i_1_n_0                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                         | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                       |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[9]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_ext_read_data_valid_dummy_reg_1                                                                                                    |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in                                                                                                                                            |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]_0                                                                                                                                |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset0                                                                                                                                   |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[10]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_1_n_0                                                                                                                               |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_wbk_100_i_1_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[8]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[12]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[11]                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                            |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[5]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                             |                                                                                                                                                                                                                                                          | sys_rst_l_IBUF_inst/O                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[2]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                             |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/FSM_sequential_rdliteSM_cs[1]_i_1_n_0                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/arbhist_ff[1]_i_1__1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[3]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[4]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                                                                                                 |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[14]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_adr_nn1_reg[7]_0[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[0][0]                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]_i_2_n_0                                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[1]                                                                                                                           |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | EP/xdma_app_i/sender_state_ns                                                                                                                                                                                                                            | EP/sys_rst_n_c                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/arb_pri_nn1[1]_i_1_n_0                                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[7]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_reset_timer[1]_i_2_n_0                                                                                                                                         | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy[1]                                                                                                                                    |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[6]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_maint_ctrl/i_prrd_ctrl/periodic_rd_timer_r[2]_i_2_n_0                                                                                                                                                                                         | u_ddr4_0/inst/u_ddr_cal_top/c0_init_calib_complete                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                      |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[1]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/issueCnt[1]_i_2_n_0                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_wr_reg_2[0]                                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                             |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_wr_reg_1[0]                                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_8                                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              2 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[15]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mpl                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/src_arst                                                                                                                               |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/E[0]                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrRd[2]_i_1_n_0                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                               |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrWr[2]_i_1_n_0                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                               |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/min_mpl[2]_i_1_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/min_mrs[2]_i_1_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mpl[2]_i_1_n_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                           |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mrs[2]_i_1_n_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__4_n_0                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/dat_exp_nn1[2]_i_1__0_n_0                                                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__6_n_0                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                                                                                                              | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/FSM_sequential_clk_sm_cur_reg[2]                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/FSM_sequential_memreqsm_cs[2]_i_1_n_0                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                3 |              3 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_ff[9]_i_1_n_0                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rrq_rdy_100_reg_1[0]                                                                                                                                         | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                   |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mrs                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                                      |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__1_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                   |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__0_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                   |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_2__1_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                   |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_0[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                3 |              3 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__8_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_2                                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                               |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0                                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                             |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__10_n_0                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                             |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__7_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__11_n_0                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500[2]_i_1_n_0                                                                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_req_cnt[2]_i_1_n_0                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                        |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0                                                                                                  | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[3]_i_1_n_0                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/done_lite_ff                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[31]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/FifoCntrWr[3]_i_1__4_n_0                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                          |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_1[0]                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[3][0]                                                                                                                                                                              | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt                                                                                                         | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req018_out                                                                                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_1[0]                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/masrdQ_ff_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[3]_0[0]                                                                                                                                                                            | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_aln_302[3]_i_1__0_n_0                                                                                                           |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_cnt_nn1[3]_i_1_n_0                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                           | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axil_bresp_rcv_cnt_ff[3]_i_1_n_0                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mpl_out_reg[2]_0[2]                                                                                                                                                             |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_3[0]                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_wren_nn3_reg[0]                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                              | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/SS[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                             |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_maint_ctrl/i_autoref_ctrl/E[0]                                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[127]_i_2_n_0                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wrq_laln_nn0313_out                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axib_bresp_ord_ff                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__0_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                        |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_rep__2_0[0]                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                           |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_rep__2[0]                                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                           |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rrq_rdy_100_reg_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__3_n_0                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[127]_i_1__0_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_ld_500_reg[0]                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_rdptr_ff[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[17]_0[0]                                                                                                                                  |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[20]_0[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/clear                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__3_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/reset_ub                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                       |                3 |              5 |         1.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_2                                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pnd_cnt_nn1[4]_i_1_n_0                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |                1 |              5 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_2_n_0                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_1_n_0                                                                                                                               |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__13_n_0                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[1].inst/E[0]                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__9_n_0                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrRd[2]_i_1__11_n_0                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                              |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[38]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[32]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[44]_9                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]_9                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__5_n_0                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                        |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[14]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[2]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_maint_ctrl/i_maint_ctrl/sel                                                                                                                                                                                                                   | i_softmc/i_maint_ctrl/i_maint_ctrl/maint_prescaler_r[5]_i_1_n_0                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                           |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[32]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[8]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[44]_5                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[14]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_2[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |                4 |              6 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[32]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_3[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |                4 |              6 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][1]                                                                                                                                                             |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[14]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                             |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[44]_5                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[8]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/init_tag_nn1_reg[5][0]                                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_1[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[32]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[8]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[44]_5                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0                                                                                |                4 |              6 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[2]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[32]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[20]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]_9                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[44]_9                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[38]_4                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[26]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[32]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/E[0]                                                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_3[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_sel_ff_reg[0]                                                                                                                                                                         | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_3[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[44]_9                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[14]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[8]_9                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_9[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_17[1]                                                                                                                                                                         |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_21[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_23[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_25[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                                          |                3 |              6 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                  | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_19[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                                            |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_27[1]                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_28[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                                          |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd                                                                                                                                              | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                     |                3 |              7 |         2.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[4]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[7]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              7 |         7.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |                4 |              7 |         1.75 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[6]_i_1_n_0                                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                1 |              7 |         7.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[0]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[1]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                  |                3 |              7 |         2.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[2]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                3 |              7 |         2.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[3]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn10                                                                                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                   |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn1047_out                                                                                                                                                              | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                   |                4 |              7 |         1.75 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[6]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                3 |              7 |         2.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[5]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[27]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[45]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[21]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[15]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[45]_1                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[33]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[33]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]_1                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[27]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]_1                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[15]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                6 |              8 |         1.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mrs_out_reg[1]_0[3]                                                                                                                                                         |                2 |              8 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1_n_0                                                                                                              |                2 |              8 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                      |                3 |              8 |         2.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                                                                                                 |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcbclaimen                                                                                                                                                               |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_iseq_disp/i_instr1_reg/E[0]                                                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                4 |              8 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_2_n_0                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_2_n_0                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn0157_out                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][7]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][7]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][7]_i_1_n_0                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                   |                5 |              8 |         1.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                   |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep                                                                                                                                              |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_ADR_A_reg[13]                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep_0                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0                                                                                                                                           |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_ADR_A_reg[11]                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0_0                                                                                                                                         |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0_1                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0_2                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                                        |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]_0                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[45]_1                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[21]_0                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[33]_0                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_n_45                                                                                                                     |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[15]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[39]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[45]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[45]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[15]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[39]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[33]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[21]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[27]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[45]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk_n_0                             |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst_n_45                                                                                                                     |                1 |              8 |         8.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][8]_i_1_n_0                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                      |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_1[0]                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                  |                6 |              9 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_1                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                  |                5 |              9 |         1.80 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                  |                4 |              9 |         2.25 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rdata_vld_ff_reg_0[0]                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |                5 |              9 |         1.80 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500_reg[2]_0[0]                                                                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                          |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_ren_nn1_reg_0                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                       |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                              |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_did_101[8]_i_2_n_0                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/reg_ctl_run_nn2                                                                                                                             |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][8]_i_1_n_0                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                      |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_rd                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                              |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdataen_ff_reg_0[0]                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_state                                                                                                                                           |                3 |              9 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                  | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |                5 |             10 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/w_fifo_occupancy_reg[9][0]                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                3 |             10 |         3.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/E[0]                                                                                                                                                                                                                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                                                                                                      |                2 |             10 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_wr_reg[0]                                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_1[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                5 |             10 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wlen_nn1[9]_i_1_n_0                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                     |                4 |             10 |         2.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                                                                                                      |                2 |             10 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_state[1]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[2]_1[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_1                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |                3 |             11 |         3.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1][0]                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                4 |             11 |         2.75 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_3                                                                                                                                                                                  |                8 |             11 |         1.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_1[0]                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |                3 |             11 |         3.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                8 |             11 |         1.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                3 |             12 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                5 |             12 |         2.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                4 |             12 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                2 |             12 |         6.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                4 |             12 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                4 |             12 |         3.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                3 |             12 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/preset                                                                                                                                                                  | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |                6 |             12 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                4 |             12 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                3 |             12 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                  |                2 |             13 |         6.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |                4 |             13 |         3.25 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                |                2 |             13 |         6.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                5 |             13 |         2.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                9 |             14 |         1.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                8 |             14 |         1.75 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                9 |             14 |         1.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                8 |             14 |         1.75 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                9 |             14 |         1.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                9 |             14 |         1.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |               10 |             14 |         1.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |               10 |             14 |         1.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |                5 |             14 |         2.80 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                    | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                7 |             14 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |                9 |             15 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |         3.20 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               13 |             16 |         1.23 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                                |                4 |             16 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_ff_reg_0                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_wr[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_wr[1]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                            |                5 |             17 |         3.40 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                2 |             17 |         8.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                  |               15 |             17 |         1.13 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               10 |             18 |         1.80 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               12 |             18 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               10 |             18 |         1.80 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               10 |             18 |         1.80 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               11 |             18 |         1.64 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                9 |             18 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |                9 |             18 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               10 |             18 |         1.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               10 |             18 |         1.80 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                          |                6 |             18 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__5_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__2_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__3_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__4_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                5 |             20 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                5 |             20 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                3 |             20 |         6.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[4]_1[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |                8 |             20 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_maint_ctrl/i_zq_calib_ctrl/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                            | i_softmc/i_maint_ctrl/i_zq_calib_ctrl/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                     |                3 |             20 |         6.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                3 |             20 |         6.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_1                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                 |                7 |             20 |         2.86 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff[2]                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                3 |             20 |         6.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |                7 |             20 |         2.86 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |               10 |             20 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_1[0]                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                 |                8 |             20 |         2.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/pcie3_ip_i/inst/read_rcvd_watchDog_cnt[19]_i_2_n_0                                                                                                                                                                                      | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/SR[0]                                                                                                                                  |                4 |             20 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                             | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |                4 |             20 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                6 |             20 |         3.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_3[0]                                                                                                                                                   |                4 |             20 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]                                                                                                                                 |                6 |             21 |         3.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_0                                                                                                                               |                6 |             21 |         3.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_0                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_5                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_1                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_4                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_2                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_3                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_6                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                  |                8 |             22 |         2.75 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg_7                                                                                                                                                  |                3 |             22 |         7.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_wr_reg_1[0]                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                             |                9 |             23 |         2.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1[23]_i_1__0_n_0                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                               |               10 |             23 |         2.30 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk_n_0                             |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n                                                                                                                                                          |                6 |             23 |         3.83 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |                6 |             24 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                7 |             24 |         3.43 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/outstanding_reads                                                                                                                                                           |                6 |             24 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                7 |             24 |         3.43 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |                9 |             25 |         2.78 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[41]_i_1__4_n_0                                                                                                                         | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |                6 |             25 |         4.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                             |                4 |             25 |         6.25 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                             |                5 |             25 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                7 |             26 |         3.71 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[32]_i_1__5_n_0                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |                9 |             27 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_maint_ctrl/i_autoref_ctrl/autoref_timer_r[0]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_iseq_disp/i_instr_dispatcher/aref_set_trfc_reg_0[0]                                                                                                                                                                                           | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                8 |             28 |         3.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_tot_101[27]_i_1_n_0                                                                                                                     |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_iseq_disp/i_instr_dispatcher/E[0]                                                                                                                                                                                                             | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                6 |             29 |         4.83 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                     |               11 |             30 |         2.73 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |                6 |             30 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                                                                                                             |                6 |             31 |         5.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |               12 |             31 |         2.58 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[49]_i_1__1_n_0                                                                                                                         | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                   |                6 |             32 |         5.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                             |                6 |             32 |         5.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr_recv/instr_ns                                                                                                                                                                                                                           | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               11 |             32 |         2.91 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                                                      |               14 |             32 |         2.29 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1][0]                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                     |                3 |             32 |        10.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_cnt_nn1_reg[3]                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                     |               20 |             32 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                     |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                      | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                     | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                          |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                    |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                           |               11 |             32 |         2.91 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |               18 |             32 |         1.78 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt[1]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                                                                                                    |                6 |             32 |         5.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1_n_0                                                                                                                                          |               11 |             32 |         2.91 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[0]_rep__4[0]                                                                                                   |               22 |             32 |         1.45 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_3[1]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |               15 |             32 |         2.13 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_3[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_4[1]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |               14 |             32 |         2.29 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_4[0]                                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |               11 |             32 |         2.91 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1__2_n_0                                                                                                        |               22 |             32 |         1.45 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msix_req                                                                                                                                                                        |                6 |             32 |         5.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_row_nn1_reg_0[0]                                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                  |                6 |             32 |         5.33 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/reg_rd                                                                                                                                                                              |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                                                                                                 |               10 |             32 |         3.20 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_rd                                                                                                                                                                         |               19 |             32 |         1.68 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_7[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_13[0]                                                                                                                                                                                               | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               11 |             32 |         2.91 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_0[0]                                                                                                                                                                                               | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               15 |             32 |         2.13 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_usr_req[31]_i_1_n_0                                                                                                                                                   |               12 |             33 |         2.75 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_iseq_disp/i_instr0_reg/r_ready                                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               12 |             33 |         2.75 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                        | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                        |                5 |             33 |         6.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             33 |         1.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                             |                8 |             33 |         4.12 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                  |                7 |             33 |         4.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                             |                7 |             33 |         4.71 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_iseq_disp/i_instr1_reg/r_ready                                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               13 |             33 |         2.54 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_instr_recv/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                  |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                  |               10 |             34 |         3.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                       |               14 |             34 |         2.43 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                     |               18 |             35 |         1.94 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                 |               15 |             36 |         2.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                  |               11 |             36 |         3.27 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |               14 |             39 |         2.79 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             39 |         2.17 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_ff[9]_i_1_n_0                                                                                                    | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |                8 |             40 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[69]_i_1_n_0                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |                8 |             41 |         5.12 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                |                9 |             42 |         4.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |               11 |             44 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             45 |         7.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[192]_i_1_n_0                                                                                                                                                             | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[127]_i_1_n_0                                                                                                                                            |               12 |             46 |         3.83 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[3]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               25 |             48 |         1.92 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/req_fifo_wr_nn0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wren_nn3                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               24 |             48 |         2.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[6]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               26 |             48 |         1.85 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[5]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               22 |             48 |         2.18 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[2]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               24 |             48 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[4]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               20 |             48 |         2.40 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrPtr[1]_i_1__15_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             48 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[7]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               24 |             48 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[1]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               28 |             48 |         1.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |               17 |             49 |         2.88 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrEn                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             50 |        12.50 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |               22 |             50 |         2.27 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               30 |             50 |         1.67 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |               16 |             52 |         3.25 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                  |               23 |             52 |         2.26 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                          |                8 |             55 |         6.88 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                |               36 |             57 |         1.58 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                |               37 |             57 |         1.54 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                |               20 |             59 |         2.95 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                      |               22 |             60 |         2.73 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                            | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |               16 |             61 |         3.81 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_1                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |               14 |             62 |         4.43 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[1]_1[0]                                                                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                     |               14 |             62 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             63 |         2.03 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                |               22 |             63 |         2.86 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                      | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |               19 |             63 |         3.32 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                |               14 |             64 |         4.57 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                             |               12 |             64 |         5.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                                     |               27 |             64 |         2.37 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                                                                                                                   | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                |               21 |             64 |         3.05 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             66 |        13.20 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[66]_i_1_n_0                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |               18 |             67 |         3.72 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                     |               30 |             69 |         2.30 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                                              |               17 |             70 |         4.12 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                             |               30 |             71 |         2.37 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                                              |               20 |             74 |         3.70 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                    |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                |               33 |             76 |         2.30 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[75]_i_1_n_0                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                  |               26 |             76 |         2.92 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[127]_i_1_n_0                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                  |               27 |             79 |         2.93 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_clb2phy_fifo_rden[0]                                                                                                                                                    |               45 |             80 |         1.78 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_5[0]                                                                                                                                                       | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |               19 |             81 |         4.26 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                               |               20 |             84 |         4.20 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                             |                                                                                                                                                                                                                                         |                6 |             84 |        14.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                             |               23 |             84 |         3.65 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[84]_i_1_n_0                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                  |               29 |             85 |         2.93 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                   |               14 |             86 |         6.14 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                     | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                   |               14 |             86 |         6.14 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[86]_i_1_n_0                                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                  |               47 |             87 |         1.85 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[174]_i_1_n_0                                                                                                                                                               | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                  |               47 |             88 |         1.87 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                  |               40 |             92 |         2.30 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                  |               35 |             93 |         2.66 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__3_n_0                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                      |               17 |             94 |         5.53 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[cpl]_i_1_n_0                                                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                |               30 |             96 |         3.20 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rcp_wbk_100                                                                                                                                 |               24 |             96 |         4.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102_reg_0                                                                                                              |               33 |             96 |         2.91 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[98]_i_1__5_n_0                                                                                                                         | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__6_n_0                                                                                                        |               23 |             99 |         4.30 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |            101 |         6.73 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[192]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               36 |            107 |         2.97 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               50 |            107 |         2.14 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__1_n_0                                                                                                                        | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                   |               22 |            108 |         4.91 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                                              |               31 |            116 |         3.74 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                               |               49 |            116 |         2.37 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                 |               35 |            121 |         3.46 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                                              |               32 |            122 |         3.81 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                                              |               32 |            124 |         3.88 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[127]_i_2_n_0                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                  |               24 |            129 |         5.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                  |               24 |            129 |         5.38 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                |               33 |            135 |         4.09 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wrDataVal_reg                                                                                                              |               87 |            136 |         1.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]_0[1]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               70 |            138 |         1.97 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               46 |            142 |         3.09 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                                                  |              117 |            144 |         1.23 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |            144 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                              | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                  |               29 |            145 |         5.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                  |               12 |            146 |        12.17 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               47 |            148 |         3.15 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[127]_i_2_n_0                                                                                                                                                                 | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[127]_i_1__0_n_0                                                                                                                                             |               38 |            149 |         3.92 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/phy_prst_n                                                                                                                                                          |               41 |            152 |         3.71 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                             |               47 |            155 |         3.30 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                                                                                                                           | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                           |               31 |            158 |         5.10 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                   |               50 |            176 |         3.52 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                             |               40 |            179 |         4.47 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                        |                                                                                                                                                                                                                                         |               13 |            182 |        14.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                             |               69 |            184 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               76 |            188 |         2.47 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                               |               65 |            191 |         2.94 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld__0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                 |              139 |            200 |         1.44 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                             |               57 |            207 |         3.63 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                  |               32 |            210 |         6.56 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                               |               56 |            212 |         3.79 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                |               56 |            218 |         3.89 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          | EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                             |               59 |            218 |         3.69 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk_n_0                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               41 |            236 |         5.76 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |               68 |            272 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               51 |            296 |         5.80 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               87 |            343 |         3.94 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |               97 |            512 |         5.28 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | EP/xdma_app_i/send_data_r                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               67 |            512 |         7.64 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              166 |            554 |         3.34 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                            |                                                                                                                                                                                                                                         |              117 |            576 |         4.92 |
|  EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              590 |           2518 |         4.27 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1126 |           4962 |         4.41 |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


