Protel Design System Design Rule Check
PCB File : E:\Personal\大三比赛玩一玩\再来一年智能车\新一代PCB\七月前争取完成\英飞凌TC264母板+电磁运放\TC264MCU_V2_Project\TC264MCUV02.PcbDoc
Date     : 2020/7/3
Time     : 2:09:36

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (8.852mil < 10mil) Between Pad RN1-2(423.751mil,-83.505mil) on Top Layer And Pad RN1-1(455.241mil,-83.509mil) on Top Layer 
   Violation between Clearance Constraint: (8.852mil < 10mil) Between Pad RN1-4(360.761mil,-83.501mil) on Top Layer And Pad RN1-3(392.251mil,-83.505mil) on Top Layer 
Rule Violations :2

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=500mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (Disabled)(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad JP2-1(-1916.78mil,-1072.984mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad JP2-2(-1916.78mil,-789.52mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad LCD1-0(-1903mil,-2425mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad LCD1-0(-810mil,-2430mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad LCD1-0(-801mil,-286mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad LCD1-0(-1905mil,-290mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.076mil < 10mil) Between Text "CQUPT-2020.07" (410mil,-2098mil) on Top Solder And Arc (435mil,-2073mil) on Top Solder [Top Solder] Mask Sliver [4.076mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.845mil < 10mil) Between Text "CQUPT-2020.07" (410mil,-2098mil) on Top Solder And Arc (1025mil,-2073mil) on Top Solder [Top Solder] Mask Sliver [3.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-2(423.751mil,-83.505mil) on Top Layer And Pad RN1-1(455.241mil,-83.509mil) on Top Layer [Top Solder] Mask Sliver [0.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-7(423.749mil,-146.495mil) on Top Layer And Pad RN1-8(455.239mil,-146.499mil) on Top Layer [Top Solder] Mask Sliver [0.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.814mil < 10mil) Between Pad RN1-3(392.251mil,-83.505mil) on Top Layer And Pad RN1-2(423.751mil,-83.505mil) on Top Layer [Top Solder] Mask Sliver [3.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.814mil < 10mil) Between Pad RN1-6(392.249mil,-146.495mil) on Top Layer And Pad RN1-7(423.749mil,-146.495mil) on Top Layer [Top Solder] Mask Sliver [3.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-4(360.761mil,-83.501mil) on Top Layer And Pad RN1-3(392.251mil,-83.505mil) on Top Layer [Top Solder] Mask Sliver [0.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-5(360.759mil,-146.491mil) on Top Layer And Pad RN1-6(392.249mil,-146.495mil) on Top Layer [Top Solder] Mask Sliver [0.852mil]
Rule Violations :8

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (-448.012mil,-1056.2mil) on Top Overlay And Pad R27-1(-513mil,-1066mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (1835.012mil,580.2mil) on Top Overlay And Pad R14-1(1900mil,590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (1502.012mil,579.805mil) on Top Overlay And Pad R12-1(1567mil,589.605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (1172.012mil,576.2mil) on Top Overlay And Pad R15-1(1237mil,586mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (840.012mil,583.2mil) on Top Overlay And Pad R13-1(905mil,593mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (497.012mil,580.2mil) on Top Overlay And Pad R23-1(562mil,590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (166.012mil,585.2mil) on Top Overlay And Pad R22-1(231mil,595mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-544.685mil,-2025.48mil) on Bottom Overlay And Pad C13-1(-525mil,-2038.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-505.315mil,-2025.48mil) on Bottom Overlay And Pad C13-1(-525mil,-2038.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-505.807mil,-2107.665mil) on Bottom Overlay And Pad C13-2(-525mil,-2096mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-544.193mil,-2107.665mil) on Bottom Overlay And Pad C13-2(-525mil,-2096mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-876.221mil,-1854.315mil) on Bottom Overlay And Pad C12-1(-889.26mil,-1874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.569mil < 10mil) Between Arc (-876.221mil,-1893.685mil) on Bottom Overlay And Pad C12-1(-889.26mil,-1874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-958.405mil,-1893.193mil) on Bottom Overlay And Pad C12-2(-946.74mil,-1874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-958.405mil,-1854.807mil) on Bottom Overlay And Pad C12-2(-946.74mil,-1874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (1633mil,771.395mil) on Bottom Overlay And Pad U2-1(1662mil,804.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (969mil,770.395mil) on Bottom Overlay And Pad U3-1(998mil,803.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (-981mil,-1127mil) on Bottom Overlay And Pad U5-1(-1010mil,-1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (562.665mil,-756.193mil) on Bottom Overlay And Pad C17-2(551mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (562.665mil,-717.807mil) on Bottom Overlay And Pad C17-2(551mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (480.48mil,-717.315mil) on Bottom Overlay And Pad C17-1(493.52mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (480.48mil,-756.685mil) on Bottom Overlay And Pad C17-1(493.52mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (308.665mil,-756.193mil) on Bottom Overlay And Pad C19-2(297mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (308.665mil,-717.807mil) on Bottom Overlay And Pad C19-2(297mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (226.48mil,-717.315mil) on Bottom Overlay And Pad C19-1(239.52mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (226.48mil,-756.685mil) on Bottom Overlay And Pad C19-1(239.52mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (519mil,-486mil) on Bottom Overlay And Pad U8-1(552mil,-515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (200.405mil,366.807mil) on Bottom Overlay And Pad C7-2(188.74mil,386mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (200.405mil,405.193mil) on Bottom Overlay And Pad C7-2(188.74mil,386mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (118.221mil,405.685mil) on Bottom Overlay And Pad C7-1(131.26mil,386mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.087mil < 10mil) Between Arc (118.221mil,405.685mil) on Bottom Overlay And Pad D8-1(130mil,462mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (118.221mil,366.315mil) on Bottom Overlay And Pad C7-1(131.26mil,386mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (432.406mil,357.807mil) on Bottom Overlay And Pad C8-2(420.74mil,377mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (432.406mil,396.193mil) on Bottom Overlay And Pad C8-2(420.74mil,377mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (350.221mil,396.685mil) on Bottom Overlay And Pad C8-1(363.26mil,377mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (350.221mil,357.315mil) on Bottom Overlay And Pad C8-1(363.26mil,377mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (296mil,778mil) on Bottom Overlay And Pad U4-1(325mil,811mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (589.146mil,355.807mil) on Bottom Overlay And Pad C9-2(577.48mil,375mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (589.146mil,394.193mil) on Bottom Overlay And Pad C9-2(577.48mil,375mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (506.961mil,394.685mil) on Bottom Overlay And Pad C9-1(520mil,375mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Arc (506.961mil,394.685mil) on Bottom Overlay And Pad D9-1(519.069mil,450mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (506.961mil,355.315mil) on Bottom Overlay And Pad C9-1(520mil,375mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (874.146mil,351.202mil) on Bottom Overlay And Pad C2-2(862.48mil,370.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (874.146mil,389.588mil) on Bottom Overlay And Pad C2-2(862.48mil,370.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (791.961mil,390.08mil) on Bottom Overlay And Pad C2-1(805mil,370.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (791.961mil,350.71mil) on Bottom Overlay And Pad C2-1(805mil,370.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1108.406mil,349.202mil) on Bottom Overlay And Pad C4-2(1096.74mil,368.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1108.406mil,387.588mil) on Bottom Overlay And Pad C4-2(1096.74mil,368.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1026.22mil,388.08mil) on Bottom Overlay And Pad C4-1(1039.26mil,368.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1026.22mil,348.71mil) on Bottom Overlay And Pad C4-1(1039.26mil,368.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1268.146mil,348.202mil) on Bottom Overlay And Pad C6-2(1256.48mil,367.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1268.146mil,386.588mil) on Bottom Overlay And Pad C6-2(1256.48mil,367.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1185.961mil,387.08mil) on Bottom Overlay And Pad C6-1(1199mil,367.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.087mil < 10mil) Between Arc (1185.961mil,387.08mil) on Bottom Overlay And Pad D7-1(1201.138mil,443.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1185.961mil,347.71mil) on Bottom Overlay And Pad C6-1(1199mil,367.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1538.146mil,353.202mil) on Bottom Overlay And Pad C1-2(1526.48mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1538.146mil,391.588mil) on Bottom Overlay And Pad C1-2(1526.48mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1455.961mil,392.08mil) on Bottom Overlay And Pad C1-1(1469mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1455.961mil,352.71mil) on Bottom Overlay And Pad C1-1(1469mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1774.406mil,353.202mil) on Bottom Overlay And Pad C3-2(1762.74mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1774.406mil,391.588mil) on Bottom Overlay And Pad C3-2(1762.74mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1692.22mil,392.08mil) on Bottom Overlay And Pad C3-1(1705.26mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1692.22mil,352.71mil) on Bottom Overlay And Pad C3-1(1705.26mil,372.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1938.406mil,355.202mil) on Bottom Overlay And Pad C5-2(1926.74mil,374.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1938.406mil,393.588mil) on Bottom Overlay And Pad C5-2(1926.74mil,374.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1856.22mil,394.08mil) on Bottom Overlay And Pad C5-1(1869.26mil,374.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Arc (1856.22mil,394.08mil) on Bottom Overlay And Pad D6-1(1870.138mil,449.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1856.22mil,354.71mil) on Bottom Overlay And Pad C5-1(1869.26mil,374.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2140.166mil,-1839mil)(2185.122mil,-1839mil) on Top Overlay And Pad K4-A(2213mil,-1859.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2240.878mil,-1839mil)(2285.834mil,-1839mil) on Top Overlay And Pad K4-A(2213mil,-1859.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2140.165mil,-1569mil)(2185.122mil,-1569mil) on Top Overlay And Pad K4-B(2213mil,-1548.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2240.878mil,-1569mil)(2285.835mil,-1569mil) on Top Overlay And Pad K4-B(2213mil,-1548.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 10mil) Between Track (-1757.716mil,-1540.992mil)(-1757.716mil,-1415.008mil) on Top Overlay And Pad F1-2(-1797.677mil,-1478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1825.63mil,-1540.992mil)(-1757.716mil,-1540.992mil) on Top Overlay And Pad F1-2(-1797.677mil,-1478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1825.63mil,-1415.008mil)(-1757.716mil,-1415.008mil) on Top Overlay And Pad F1-2(-1797.677mil,-1478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.04mil < 10mil) Between Track (-1972.284mil,-1540.992mil)(-1972.284mil,-1415.008mil) on Top Overlay And Pad F1-1(-1932.323mil,-1478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1972.284mil,-1540.992mil)(-1904.37mil,-1540.992mil) on Top Overlay And Pad F1-1(-1932.323mil,-1478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1972.284mil,-1415.008mil)(-1904.37mil,-1415.008mil) on Top Overlay And Pad F1-1(-1932.323mil,-1478mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.17mil < 10mil) Between Track (-731.008mil,355.685mil)(-640.457mil,355.685mil) on Top Overlay And Pad JP1-1(-754.63mil,336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (-1144.394mil,485.606mil)(-1144.394mil,564.346mil) on Top Overlay And Pad JP1-10(-1116.835mil,441.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (-640.457mil,485.606mil)(-640.457mil,564.346mil) on Top Overlay And Pad JP1-9(-668.016mil,441.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.17mil < 10mil) Between Track (-1144.394mil,355.685mil)(-1053.842mil,355.685mil) on Top Overlay And Pad JP1-8(-1030.22mil,336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.181mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D11-C(-2129.26mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2135.362mil,-1953.591mil)(-2109.591mil,-1953.591mil) on Top Overlay And Pad D11-C(-2129.26mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Track (-2109.591mil,-1953.591mil)(-2097mil,-1941mil) on Top Overlay And Pad D11-C(-2129.26mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2135.362mil,-1902.409mil)(-2109.591mil,-1902.409mil) on Top Overlay And Pad D11-C(-2129.26mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Track (-2109.591mil,-1902.409mil)(-2097mil,-1915mil) on Top Overlay And Pad D11-C(-2129.26mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D11-A(-2186.74mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-2211.15mil,-1953.591mil)(-2211.15mil,-1902.409mil) on Top Overlay And Pad D11-A(-2186.74mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2211.15mil,-1953.591mil)(-2180.638mil,-1953.591mil) on Top Overlay And Pad D11-A(-2186.74mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2211.15mil,-1902.409mil)(-2180.638mil,-1902.409mil) on Top Overlay And Pad D11-A(-2186.74mil,-1928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-2104.85mil,-1881.591mil)(-2104.85mil,-1830.409mil) on Top Overlay And Pad R30-2(-2129.26mil,-1856mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2142.252mil,-1881.591mil)(-2104.85mil,-1881.591mil) on Top Overlay And Pad R30-2(-2129.26mil,-1856mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2142.252mil,-1830.409mil)(-2104.85mil,-1830.409mil) on Top Overlay And Pad R30-2(-2129.26mil,-1856mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-2211.15mil,-1881.591mil)(-2211.15mil,-1830.409mil) on Top Overlay And Pad R30-1(-2186.74mil,-1856mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2211.15mil,-1881.591mil)(-2173.748mil,-1881.591mil) on Top Overlay And Pad R30-1(-2186.74mil,-1856mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2211.15mil,-1830.409mil)(-2173.748mil,-1830.409mil) on Top Overlay And Pad R30-1(-2186.74mil,-1856mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1045.409mil,-1326.89mil)(1045.409mil,-1289.488mil) on Top Overlay And Pad R2-2(1071mil,-1302.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1096.591mil,-1326.89mil)(1096.591mil,-1289.488mil) on Top Overlay And Pad R2-2(1071mil,-1302.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1045.409mil,-1326.89mil)(1096.591mil,-1326.89mil) on Top Overlay And Pad R2-2(1071mil,-1302.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1045.409mil,-1257.992mil)(1045.409mil,-1220.591mil) on Top Overlay And Pad R2-1(1071mil,-1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1096.591mil,-1257.992mil)(1096.591mil,-1220.591mil) on Top Overlay And Pad R2-1(1071mil,-1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1045.409mil,-1220.591mil)(1096.591mil,-1220.591mil) on Top Overlay And Pad R2-1(1071mil,-1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1122.409mil,-1330.15mil)(1122.409mil,-1292.748mil) on Top Overlay And Pad R3-2(1148mil,-1305.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1122.409mil,-1330.15mil)(1173.591mil,-1330.15mil) on Top Overlay And Pad R3-2(1148mil,-1305.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1173.591mil,-1330.15mil)(1173.591mil,-1292.748mil) on Top Overlay And Pad R3-2(1148mil,-1305.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1122.409mil,-1261.252mil)(1122.409mil,-1223.85mil) on Top Overlay And Pad R3-1(1148mil,-1248.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1122.409mil,-1223.85mil)(1173.591mil,-1223.85mil) on Top Overlay And Pad R3-1(1148mil,-1248.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1173.591mil,-1261.252mil)(1173.591mil,-1223.85mil) on Top Overlay And Pad R3-1(1148mil,-1248.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (-2017.122mil,281mil)(-1972.165mil,281mil) on Top Overlay And Pad K1-B(-2045mil,260.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (-2117.835mil,281mil)(-2072.878mil,281mil) on Top Overlay And Pad K1-B(-2045mil,260.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (-2017.122mil,551mil)(-1972.166mil,551mil) on Top Overlay And Pad K1-A(-2045mil,571.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (-2117.834mil,551mil)(-2072.878mil,551mil) on Top Overlay And Pad K1-A(-2045mil,571.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1176.48mil,-892.48mil)(-861.52mil,-892.48mil) on Top Overlay And Pad L1-1(-1152.858mil,-735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1176.48mil,-577.52mil)(-861.52mil,-577.52mil) on Top Overlay And Pad L1-1(-1152.858mil,-735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1176.48mil,-892.48mil)(-861.52mil,-892.48mil) on Top Overlay And Pad L1-2(-885.142mil,-735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1176.48mil,-577.52mil)(-861.52mil,-577.52mil) on Top Overlay And Pad L1-2(-885.142mil,-735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1469.386mil,-928.52mil)(-1357.181mil,-928.52mil) on Top Overlay And Pad C11-2(-1306mil,-920.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1254.819mil,-928.52mil)(-1142.614mil,-928.52mil) on Top Overlay And Pad C11-2(-1306mil,-920.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1410.331mil,-1243.48mil)(-1357.181mil,-1243.48mil) on Top Overlay And Pad C11-1(-1306mil,-1251.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1254.819mil,-1243.48mil)(-1201.669mil,-1243.48mil) on Top Overlay And Pad C11-1(-1306mil,-1251.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1563.338mil,-1655.48mil)(-1248.378mil,-1655.48mil) on Top Overlay And Pad L2-2(-1539.716mil,-1498mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1563.338mil,-1340.52mil)(-1248.378mil,-1340.52mil) on Top Overlay And Pad L2-2(-1539.716mil,-1498mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1563.338mil,-1655.48mil)(-1248.378mil,-1655.48mil) on Top Overlay And Pad L2-1(-1272mil,-1498mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1563.338mil,-1340.52mil)(-1248.378mil,-1340.52mil) on Top Overlay And Pad L2-1(-1272mil,-1498mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1971.756mil,-2102.787mil)(-1820.181mil,-2102.787mil) on Top Overlay And Pad C15-2(-1769mil,-2110.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1717.819mil,-2102.787mil)(-1566.244mil,-2102.787mil) on Top Overlay And Pad C15-2(-1769mil,-2110.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1891.047mil,-1701.213mil)(-1820.181mil,-1701.213mil) on Top Overlay And Pad C15-1(-1769mil,-1693.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1717.819mil,-1701.213mil)(-1646.953mil,-1701.213mil) on Top Overlay And Pad C15-1(-1769mil,-1693.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1205.819mil,-1775.52mil)(-1152.669mil,-1775.52mil) on Top Overlay And Pad C16-1(-1257mil,-1767.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1361.331mil,-1775.52mil)(-1308.181mil,-1775.52mil) on Top Overlay And Pad C16-1(-1257mil,-1767.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1205.819mil,-2090.48mil)(-1093.614mil,-2090.48mil) on Top Overlay And Pad C16-2(-1257mil,-2098.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1420.386mil,-2090.48mil)(-1308.181mil,-2090.48mil) on Top Overlay And Pad C16-2(-1257mil,-2098.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.814mil < 10mil) Between Track (-850.568mil,-1778.37mil)(-850.568mil,-1699.63mil) on Top Overlay And Pad F2-2(-886mil,-1739mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-909.623mil,-1786.244mil)(-862.38mil,-1786.244mil) on Top Overlay And Pad F2-2(-886mil,-1739mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-909.623mil,-1691.756mil)(-862.38mil,-1691.756mil) on Top Overlay And Pad F2-2(-886mil,-1739mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1047.419mil,-1778.37mil)(-1047.419mil,-1699.63mil) on Top Overlay And Pad F2-1(-1011.986mil,-1739mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1035.607mil,-1786.244mil)(-988.364mil,-1786.244mil) on Top Overlay And Pad F2-1(-1011.986mil,-1739mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1035.607mil,-1691.756mil)(-988.364mil,-1691.756mil) on Top Overlay And Pad F2-1(-1011.986mil,-1739mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1999mil,-1428.122mil)(1999mil,-1383.166mil) on Top Overlay And Pad K3-A(2019.512mil,-1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1999mil,-1528.834mil)(1999mil,-1483.878mil) on Top Overlay And Pad K3-A(2019.512mil,-1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1729mil,-1428.122mil)(1729mil,-1383.165mil) on Top Overlay And Pad K3-B(1708.488mil,-1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1729mil,-1528.835mil)(1729mil,-1483.878mil) on Top Overlay And Pad K3-B(1708.488mil,-1456mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2000mil,-1781.834mil)(2000mil,-1736.878mil) on Top Overlay And Pad K2-A(2020.512mil,-1709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2000mil,-1681.122mil)(2000mil,-1636.166mil) on Top Overlay And Pad K2-A(2020.512mil,-1709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1730mil,-1681.122mil)(1730mil,-1636.165mil) on Top Overlay And Pad K2-B(1709.488mil,-1709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1730mil,-1781.835mil)(1730mil,-1736.878mil) on Top Overlay And Pad K2-B(1709.488mil,-1709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.609mil < 10mil) Between Text "K6" (1658mil,-1925mil) on Top Overlay And Pad K6-B(1715.488mil,-1956mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.609mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1736mil,-2028.835mil)(1736mil,-1983.878mil) on Top Overlay And Pad K6-B(1715.488mil,-1956mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1736mil,-1928.122mil)(1736mil,-1883.165mil) on Top Overlay And Pad K6-B(1715.488mil,-1956mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2006mil,-1928.122mil)(2006mil,-1883.166mil) on Top Overlay And Pad K6-A(2026.512mil,-1956mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2006mil,-2028.834mil)(2006mil,-1983.878mil) on Top Overlay And Pad K6-A(2026.512mil,-1956mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1440.166mil,-1840mil)(1485.122mil,-1840mil) on Top Overlay And Pad K5-A(1513mil,-1860.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1540.878mil,-1840mil)(1585.834mil,-1840mil) on Top Overlay And Pad K5-A(1513mil,-1860.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1440.165mil,-1570mil)(1485.122mil,-1570mil) on Top Overlay And Pad K5-B(1513mil,-1549.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1540.878mil,-1570mil)(1585.835mil,-1570mil) on Top Overlay And Pad K5-B(1513mil,-1549.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.661mil < 10mil) Between Track (481.635mil,-98.862mil)(481.635mil,-57.912mil) on Top Overlay And Pad RN1-1(455.241mil,-83.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.913mil < 10mil) Between Track (334.395mil,-57.922mil)(481.635mil,-57.912mil) on Top Overlay And Pad RN1-1(455.241mil,-83.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.65mil < 10mil) Between Track (481.62mil,-172.865mil)(481.62mil,-132.715mil) on Top Overlay And Pad RN1-8(455.239mil,-146.499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.678mil < 10mil) Between Track (334.38mil,-172.875mil)(481.62mil,-172.865mil) on Top Overlay And Pad RN1-8(455.239mil,-146.499mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.903mil < 10mil) Between Track (334.395mil,-57.922mil)(481.635mil,-57.912mil) on Top Overlay And Pad RN1-2(423.751mil,-83.505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Track (334.38mil,-172.875mil)(481.62mil,-172.865mil) on Top Overlay And Pad RN1-7(423.749mil,-146.495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Track (334.395mil,-57.922mil)(481.635mil,-57.912mil) on Top Overlay And Pad RN1-3(392.251mil,-83.505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.69mil < 10mil) Between Track (334.38mil,-172.875mil)(481.62mil,-172.865mil) on Top Overlay And Pad RN1-6(392.249mil,-146.495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.635mil < 10mil) Between Track (334.395mil,-97.283mil)(334.395mil,-57.922mil) on Top Overlay And Pad RN1-4(360.761mil,-83.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.891mil < 10mil) Between Track (334.395mil,-57.922mil)(481.635mil,-57.912mil) on Top Overlay And Pad RN1-4(360.761mil,-83.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Track (334.38mil,-172.875mil)(334.38mil,-131.918mil) on Top Overlay And Pad RN1-5(360.759mil,-146.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.7mil < 10mil) Between Track (334.38mil,-172.875mil)(481.62mil,-172.865mil) on Top Overlay And Pad RN1-5(360.759mil,-146.491mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-949.331mil,-989.52mil)(-896.181mil,-989.52mil) on Top Overlay And Pad C10-1(-845mil,-981.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-793.819mil,-989.52mil)(-740.669mil,-989.52mil) on Top Overlay And Pad C10-1(-845mil,-981.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1008.386mil,-1304.48mil)(-896.181mil,-1304.48mil) on Top Overlay And Pad C10-2(-845mil,-1312.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-793.819mil,-1304.48mil)(-681.614mil,-1304.48mil) on Top Overlay And Pad C10-2(-845mil,-1312.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-513mil)(1255mil,-513mil) on Bottom Overlay And Pad J7-6(710mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-423mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-6(710mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-513mil)(1255mil,-513mil) on Bottom Overlay And Pad J7-4(910mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-423mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-4(910mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1255mil,-513mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-1(1210mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (654.882mil,-513mil)(1255mil,-513mil) on Bottom Overlay And Pad J7-1(1210mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (654.882mil,-423mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-1(1210mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-513mil)(1255mil,-513mil) on Bottom Overlay And Pad J7-2(1110mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-423mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-2(1110mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-513mil)(1255mil,-513mil) on Bottom Overlay And Pad J7-3(1010mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-423mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-3(1010mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (654.882mil,-513mil)(1255mil,-513mil) on Bottom Overlay And Pad J7-5(810mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (654.882mil,-423mil)(1255mil,-423mil) on Bottom Overlay And Pad J7-5(810mil,-468mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Text "1" (-435.041mil,569.134mil) on Top Overlay And Pad SW2-1(-431.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (-511.161mil,463.211mil)(-50.531mil,463.211mil) on Top Overlay And Pad SW2-1(-431.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.625mil < 10mil) Between Text "2" (-337.241mil,569.333mil) on Top Overlay And Pad SW2-2(-331.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (-511.161mil,463.211mil)(-50.531mil,463.211mil) on Top Overlay And Pad SW2-2(-331.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.882mil < 10mil) Between Text "3" (-236.141mil,568.833mil) on Top Overlay And Pad SW2-3(-231.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (-511.161mil,463.211mil)(-50.531mil,463.211mil) on Top Overlay And Pad SW2-3(-231.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.936mil < 10mil) Between Text "4" (-131.241mil,568.491mil) on Top Overlay And Pad SW2-4(-131.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (-511.161mil,463.211mil)(-50.531mil,463.211mil) on Top Overlay And Pad SW2-4(-131.241mil,508.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (-511.161mil,852.981mil)(-50.531mil,852.981mil) on Top Overlay And Pad SW2-5(-131.241mil,808.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (-511.161mil,852.981mil)(-50.531mil,852.981mil) on Top Overlay And Pad SW2-6(-231.241mil,808.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (-511.161mil,852.981mil)(-50.531mil,852.981mil) on Top Overlay And Pad SW2-7(-331.241mil,808.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (-511.161mil,852.981mil)(-50.531mil,852.981mil) on Top Overlay And Pad SW2-8(-431.241mil,808.491mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (-463mil,-1056mil)(-448mil,-1056mil) on Top Overlay And Pad R27-1(-513mil,-1066mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (680mil,-1641.331mil)(680mil,-1242mil) on Top Overlay And Pad J3-3(725mil,-1487mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (770mil,-1641.331mil)(770mil,-1242mil) on Top Overlay And Pad J3-3(725mil,-1487mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (680mil,-1641.331mil)(680mil,-1242mil) on Top Overlay And Pad J3-2(725mil,-1387mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (770mil,-1641.331mil)(770mil,-1242mil) on Top Overlay And Pad J3-2(725mil,-1387mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (680mil,-1641.331mil)(680mil,-1242mil) on Top Overlay And Pad J3-1(725mil,-1287mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (680mil,-1242mil)(770mil,-1242mil) on Top Overlay And Pad J3-1(725mil,-1287mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (770mil,-1641.331mil)(770mil,-1242mil) on Top Overlay And Pad J3-1(725mil,-1287mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (680mil,-1641.331mil)(680mil,-1242mil) on Top Overlay And Pad J3-4(725mil,-1587mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (770mil,-1641.331mil)(770mil,-1242mil) on Top Overlay And Pad J3-4(725mil,-1587mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.905mil < 10mil) Between Track (-2311.89mil,-1275.976mil)(-2048.11mil,-1275.976mil) on Top Overlay And Pad SW1-3(-2180mil,-1337mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.905mil < 10mil) Between Track (-2315.354mil,-1775.976mil)(-2048.11mil,-1775.976mil) on Top Overlay And Pad SW1-1(-2180mil,-1714.953mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-544mil,-747.543mil)(-544mil,-449mil) on Top Overlay And Pad J8-1(-499mil,-494mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-454mil,-747.543mil)(-454mil,-449mil) on Top Overlay And Pad J8-1(-499mil,-494mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-544mil,-449mil)(-454mil,-449mil) on Top Overlay And Pad J8-1(-499mil,-494mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-544mil,-747.543mil)(-544mil,-449mil) on Top Overlay And Pad J8-2(-499mil,-594mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-454mil,-747.543mil)(-454mil,-449mil) on Top Overlay And Pad J8-2(-499mil,-594mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-544mil,-747.543mil)(-544mil,-449mil) on Top Overlay And Pad J8-3(-499mil,-694mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-454mil,-747.543mil)(-454mil,-449mil) on Top Overlay And Pad J8-3(-499mil,-694mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (929.669mil,-1499mil)(1338.724mil,-1499mil) on Top Overlay And Pad J1-3(1084mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (929.669mil,-1409mil)(1338.724mil,-1409mil) on Top Overlay And Pad J1-3(1084mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (929.669mil,-1499mil)(1338.724mil,-1499mil) on Top Overlay And Pad J1-2(1184mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (929.669mil,-1409mil)(1338.724mil,-1409mil) on Top Overlay And Pad J1-2(1184mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (929.669mil,-1499mil)(1338.724mil,-1499mil) on Top Overlay And Pad J1-1(1284mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (929.669mil,-1409mil)(1338.724mil,-1409mil) on Top Overlay And Pad J1-1(1284mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (929.669mil,-1499mil)(1338.724mil,-1499mil) on Top Overlay And Pad J1-4(984mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (929.669mil,-1409mil)(1338.724mil,-1409mil) on Top Overlay And Pad J1-4(984mil,-1454mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.401mil < 10mil) Between Text "GND" (1830mil,26mil) on Top Overlay And Pad J6-1(1800mil,-13mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-7(-711mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-7(-711mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-5(-911mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-5(-911mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-3(-1111mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-3(-1111mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-2(-1211mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-2(-1211mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1356mil,627mil)(-1356mil,717mil) on Top Overlay And Pad JM-1(-1311mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-1(-1311mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-1(-1311mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-4(-1011mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-4(-1011mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-6(-811mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-6(-811mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,627mil)(-555.095mil,627mil) on Top Overlay And Pad JM-8(-611mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1356mil,717mil)(-555.095mil,717mil) on Top Overlay And Pad JM-8(-611mil,672mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (251.457mil,943mil)(550mil,943mil) on Top Overlay And Pad J12-3(305mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (251.457mil,1033mil)(550mil,1033mil) on Top Overlay And Pad J12-3(305mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (251.457mil,943mil)(550mil,943mil) on Top Overlay And Pad J12-2(405mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (251.457mil,1033mil)(550mil,1033mil) on Top Overlay And Pad J12-2(405mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (550mil,943mil)(550mil,1033mil) on Top Overlay And Pad J12-1(505mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (251.457mil,943mil)(550mil,943mil) on Top Overlay And Pad J12-1(505mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (251.457mil,1033mil)(550mil,1033mil) on Top Overlay And Pad J12-1(505mil,988mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (921.457mil,941mil)(1220mil,941mil) on Top Overlay And Pad J14-3(975mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (921.457mil,1031mil)(1220mil,1031mil) on Top Overlay And Pad J14-3(975mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (921.457mil,941mil)(1220mil,941mil) on Top Overlay And Pad J14-2(1075mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (921.457mil,1031mil)(1220mil,1031mil) on Top Overlay And Pad J14-2(1075mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1220mil,941mil)(1220mil,1031mil) on Top Overlay And Pad J14-1(1175mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (921.457mil,941mil)(1220mil,941mil) on Top Overlay And Pad J14-1(1175mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (921.457mil,1031mil)(1220mil,1031mil) on Top Overlay And Pad J14-1(1175mil,986mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1583.457mil,937mil)(1882mil,937mil) on Top Overlay And Pad J13-3(1637mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1583.457mil,1027mil)(1882mil,1027mil) on Top Overlay And Pad J13-3(1637mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1583.457mil,937mil)(1882mil,937mil) on Top Overlay And Pad J13-2(1737mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1583.457mil,1027mil)(1882mil,1027mil) on Top Overlay And Pad J13-2(1737mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1882mil,937mil)(1882mil,1027mil) on Top Overlay And Pad J13-1(1837mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1583.457mil,937mil)(1882mil,937mil) on Top Overlay And Pad J13-1(1837mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1583.457mil,1027mil)(1882mil,1027mil) on Top Overlay And Pad J13-1(1837mil,982mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (1835mil,580mil)(1850mil,580mil) on Top Overlay And Pad R14-1(1900mil,590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (1502mil,579.605mil)(1517mil,579.605mil) on Top Overlay And Pad R12-1(1567mil,589.605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Text "D4" (1619mil,503mil) on Bottom Overlay And Pad R12-1(1567mil,589.605mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (1172mil,576mil)(1187mil,576mil) on Top Overlay And Pad R15-1(1237mil,586mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (840mil,583mil)(855mil,583mil) on Top Overlay And Pad R13-1(905mil,593mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (497mil,580mil)(512mil,580mil) on Top Overlay And Pad R23-1(562mil,590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (166mil,585mil)(181mil,585mil) on Top Overlay And Pad R22-1(231mil,595mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-7(-1050.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-7(-1050.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-5(-1250.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-5(-1250.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-3(-1450.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-3(-1450.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-2(-1550.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-2(-1550.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-1(-1650.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-1(-1650.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-4(-1350.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-4(-1350.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-470mil)(-992.77mil,-470mil) on Top Overlay And Pad LCD1-6(-1150.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1704.581mil,-380mil)(-992.77mil,-380mil) on Top Overlay And Pad LCD1-6(-1150.251mil,-425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1373mil)(571mil,-1373mil) on Top Overlay And Pad J4-5(126mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (-29.118mil,-1283mil)(571mil,-1283mil) on Top Overlay And Pad J4-5(126mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1373mil)(571mil,-1373mil) on Top Overlay And Pad J4-3(326mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1283mil)(571mil,-1283mil) on Top Overlay And Pad J4-3(326mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1373mil)(571mil,-1373mil) on Top Overlay And Pad J4-2(426mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1283mil)(571mil,-1283mil) on Top Overlay And Pad J4-2(426mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (571mil,-1373mil)(571mil,-1283mil) on Top Overlay And Pad J4-1(526mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-29.118mil,-1373mil)(571mil,-1373mil) on Top Overlay And Pad J4-1(526mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-29.118mil,-1283mil)(571mil,-1283mil) on Top Overlay And Pad J4-1(526mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1373mil)(571mil,-1373mil) on Top Overlay And Pad J4-4(226mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1283mil)(571mil,-1283mil) on Top Overlay And Pad J4-4(226mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1373mil)(571mil,-1373mil) on Top Overlay And Pad J4-6(26mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-29.118mil,-1283mil)(571mil,-1283mil) on Top Overlay And Pad J4-6(26mil,-1328mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2104.85mil,-1418.591mil)(2104.85mil,-1367.409mil) on Bottom Overlay And Pad R35-1(2129.26mil,-1393mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2104.85mil,-1367.409mil)(2142.252mil,-1367.409mil) on Bottom Overlay And Pad R35-1(2129.26mil,-1393mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2104.85mil,-1418.591mil)(2142.252mil,-1418.591mil) on Bottom Overlay And Pad R35-1(2129.26mil,-1393mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2211.15mil,-1418.591mil)(2211.15mil,-1367.409mil) on Bottom Overlay And Pad R35-2(2186.74mil,-1393mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2173.748mil,-1367.409mil)(2211.15mil,-1367.409mil) on Bottom Overlay And Pad R35-2(2186.74mil,-1393mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2173.748mil,-1418.591mil)(2211.15mil,-1418.591mil) on Bottom Overlay And Pad R35-2(2186.74mil,-1393mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2103.11mil,-1344.591mil)(2103.11mil,-1293.409mil) on Bottom Overlay And Pad R32-1(2127.52mil,-1319mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2103.11mil,-1293.409mil)(2140.512mil,-1293.409mil) on Bottom Overlay And Pad R32-1(2127.52mil,-1319mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2103.11mil,-1344.591mil)(2140.512mil,-1344.591mil) on Bottom Overlay And Pad R32-1(2127.52mil,-1319mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2209.409mil,-1344.591mil)(2209.409mil,-1293.409mil) on Bottom Overlay And Pad R32-2(2185mil,-1319mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2172.008mil,-1293.409mil)(2209.409mil,-1293.409mil) on Bottom Overlay And Pad R32-2(2185mil,-1319mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2172.008mil,-1344.591mil)(2209.409mil,-1344.591mil) on Bottom Overlay And Pad R32-2(2185mil,-1319mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2103.591mil,-1272.591mil)(2103.591mil,-1221.409mil) on Bottom Overlay And Pad R33-1(2128mil,-1247mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2103.591mil,-1221.409mil)(2140.992mil,-1221.409mil) on Bottom Overlay And Pad R33-1(2128mil,-1247mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2103.591mil,-1272.591mil)(2140.992mil,-1272.591mil) on Bottom Overlay And Pad R33-1(2128mil,-1247mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2209.89mil,-1272.591mil)(2209.89mil,-1221.409mil) on Bottom Overlay And Pad R33-2(2185.48mil,-1247mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2172.488mil,-1221.409mil)(2209.89mil,-1221.409mil) on Bottom Overlay And Pad R33-2(2185.48mil,-1247mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2172.488mil,-1272.591mil)(2209.89mil,-1272.591mil) on Bottom Overlay And Pad R33-2(2185.48mil,-1247mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2101.11mil,-1127.591mil)(2101.11mil,-1076.409mil) on Bottom Overlay And Pad R34-1(2125.52mil,-1102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2101.11mil,-1127.591mil)(2138.512mil,-1127.591mil) on Bottom Overlay And Pad R34-1(2125.52mil,-1102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2101.11mil,-1076.409mil)(2138.512mil,-1076.409mil) on Bottom Overlay And Pad R34-1(2125.52mil,-1102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2207.409mil,-1127.591mil)(2207.409mil,-1076.409mil) on Bottom Overlay And Pad R34-2(2183mil,-1102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2170.008mil,-1127.591mil)(2207.409mil,-1127.591mil) on Bottom Overlay And Pad R34-2(2183mil,-1102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2170.008mil,-1076.409mil)(2207.409mil,-1076.409mil) on Bottom Overlay And Pad R34-2(2183mil,-1102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2103.85mil,-1201.591mil)(2103.85mil,-1150.409mil) on Bottom Overlay And Pad R36-1(2128.26mil,-1176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2103.85mil,-1201.591mil)(2141.252mil,-1201.591mil) on Bottom Overlay And Pad R36-1(2128.26mil,-1176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2103.85mil,-1150.409mil)(2141.252mil,-1150.409mil) on Bottom Overlay And Pad R36-1(2128.26mil,-1176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (2210.15mil,-1201.591mil)(2210.15mil,-1150.409mil) on Bottom Overlay And Pad R36-2(2185.74mil,-1176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2172.748mil,-1201.591mil)(2210.15mil,-1201.591mil) on Bottom Overlay And Pad R36-2(2185.74mil,-1176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2172.748mil,-1150.409mil)(2210.15mil,-1150.409mil) on Bottom Overlay And Pad R36-2(2185.74mil,-1176mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (-544.685mil,-2013.669mil)(-505.315mil,-2013.669mil) on Bottom Overlay And Pad C13-1(-525mil,-2038.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (-543.701mil,-2119.968mil)(-505.315mil,-2119.968mil) on Bottom Overlay And Pad C13-2(-525mil,-2096mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-173.591mil,-1243.85mil)(-122.409mil,-1243.85mil) on Bottom Overlay And Pad R37-2(-148mil,-1268.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-122.409mil,-1281.252mil)(-122.409mil,-1243.85mil) on Bottom Overlay And Pad R37-2(-148mil,-1268.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-173.591mil,-1281.252mil)(-173.591mil,-1243.85mil) on Bottom Overlay And Pad R37-2(-148mil,-1268.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-173.591mil,-1350.15mil)(-122.409mil,-1350.15mil) on Bottom Overlay And Pad R37-1(-148mil,-1325.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-122.409mil,-1350.15mil)(-122.409mil,-1312.748mil) on Bottom Overlay And Pad R37-1(-148mil,-1325.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-173.591mil,-1350.15mil)(-173.591mil,-1312.748mil) on Bottom Overlay And Pad R37-1(-148mil,-1325.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-178.591mil,-1491.15mil)(-127.409mil,-1491.15mil) on Bottom Overlay And Pad R39-2(-153mil,-1466.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-178.591mil,-1491.15mil)(-178.591mil,-1453.748mil) on Bottom Overlay And Pad R39-2(-153mil,-1466.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-127.409mil,-1491.15mil)(-127.409mil,-1453.748mil) on Bottom Overlay And Pad R39-2(-153mil,-1466.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-178.591mil,-1384.85mil)(-127.409mil,-1384.85mil) on Bottom Overlay And Pad R39-1(-153mil,-1409.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-178.591mil,-1422.252mil)(-178.591mil,-1384.85mil) on Bottom Overlay And Pad R39-1(-153mil,-1409.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-127.409mil,-1422.252mil)(-127.409mil,-1384.85mil) on Bottom Overlay And Pad R39-1(-153mil,-1409.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1825.15mil,429.804mil)(1825.15mil,480.986mil) on Bottom Overlay And Pad R10-1(1800.74mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1787.748mil,429.804mil)(1825.15mil,429.804mil) on Bottom Overlay And Pad R10-1(1800.74mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1787.748mil,480.986mil)(1825.15mil,480.986mil) on Bottom Overlay And Pad R10-1(1800.74mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.611mil < 10mil) Between Text "R10" (1825.15mil,480.986mil) on Bottom Overlay And Pad R10-1(1800.74mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1718.85mil,429.804mil)(1718.85mil,480.986mil) on Bottom Overlay And Pad R10-2(1743.26mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1718.85mil,429.804mil)(1756.252mil,429.804mil) on Bottom Overlay And Pad R10-2(1743.26mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1718.85mil,480.986mil)(1756.252mil,480.986mil) on Bottom Overlay And Pad R10-2(1743.26mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.611mil < 10mil) Between Text "R10" (1825.15mil,480.986mil) on Bottom Overlay And Pad R10-2(1743.26mil,455.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (-864.409mil,-1893.685mil)(-864.409mil,-1854.315mil) on Bottom Overlay And Pad C12-1(-889.26mil,-1874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (-970.709mil,-1893.685mil)(-970.709mil,-1855.299mil) on Bottom Overlay And Pad C12-2(-946.74mil,-1874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (490mil,-929.118mil)(490mil,-918.533mil) on Bottom Overlay And Pad D12-2(495mil,-874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (490mil,-829.467mil)(490mil,-819mil) on Bottom Overlay And Pad D12-2(495mil,-874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Track (445mil,-929.118mil)(445mil,-819mil) on Bottom Overlay And Pad D12-2(495mil,-874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (309.449mil,-929.118mil)(309.449mil,-918.533mil) on Bottom Overlay And Pad D12-1(313.898mil,-874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (309.449mil,-829.467mil)(309.449mil,-818.882mil) on Bottom Overlay And Pad D12-1(313.898mil,-874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (109.409mil,-553.512mil)(109.409mil,-516.11mil) on Bottom Overlay And Pad R38-2(135mil,-540.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (160.59mil,-553.512mil)(160.59mil,-516.11mil) on Bottom Overlay And Pad R38-2(135mil,-540.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (109.409mil,-516.11mil)(160.59mil,-516.11mil) on Bottom Overlay And Pad R38-2(135mil,-540.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (109.409mil,-622.409mil)(109.409mil,-585.008mil) on Bottom Overlay And Pad R38-1(135mil,-598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (160.59mil,-622.409mil)(160.59mil,-585.008mil) on Bottom Overlay And Pad R38-1(135mil,-598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (109.409mil,-622.409mil)(160.59mil,-622.409mil) on Bottom Overlay And Pad R38-1(135mil,-598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (1642mil,748.395mil)(1832mil,748.395mil) on Bottom Overlay And Pad U2-1(1662mil,804.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (1642mil,748.395mil)(1832mil,748.395mil) on Bottom Overlay And Pad U2-2(1712mil,804.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (1642mil,748.395mil)(1832mil,748.395mil) on Bottom Overlay And Pad U2-3(1762mil,804.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (1642mil,748.395mil)(1832mil,748.395mil) on Bottom Overlay And Pad U2-4(1812mil,804.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (1642mil,624.395mil)(1832mil,624.395mil) on Bottom Overlay And Pad U2-8(1662mil,566.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (1642mil,624.395mil)(1832mil,624.395mil) on Bottom Overlay And Pad U2-7(1712mil,566.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (1642mil,624.395mil)(1832mil,624.395mil) on Bottom Overlay And Pad U2-6(1762mil,566.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Text "R10" (1825.15mil,480.986mil) on Bottom Overlay And Pad U2-6(1762mil,566.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (1642mil,624.395mil)(1832mil,624.395mil) on Bottom Overlay And Pad U2-5(1812mil,566.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.748mil < 10mil) Between Text "R10" (1825.15mil,480.986mil) on Bottom Overlay And Pad U2-5(1812mil,566.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (978mil,747.395mil)(1168mil,747.395mil) on Bottom Overlay And Pad U3-1(998mil,803.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (978mil,747.395mil)(1168mil,747.395mil) on Bottom Overlay And Pad U3-2(1048mil,803.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (978mil,747.395mil)(1168mil,747.395mil) on Bottom Overlay And Pad U3-3(1098mil,803.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (978mil,747.395mil)(1168mil,747.395mil) on Bottom Overlay And Pad U3-4(1148mil,803.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (978mil,623.395mil)(1168mil,623.395mil) on Bottom Overlay And Pad U3-8(998mil,565.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (978mil,623.395mil)(1168mil,623.395mil) on Bottom Overlay And Pad U3-7(1048mil,565.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (978mil,623.395mil)(1168mil,623.395mil) on Bottom Overlay And Pad U3-6(1098mil,565.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (978mil,623.395mil)(1168mil,623.395mil) on Bottom Overlay And Pad U3-5(1148mil,565.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.734mil < 10mil) Between Text "R11" (1157mil,475mil) on Bottom Overlay And Pad U3-5(1148mil,565.395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (-327.496mil,-751.64mil)(-327.496mil,-682.498mil) on Bottom Overlay And Pad D3-1(-296mil,-784mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-264.504mil,-752.502mil)(-264.504mil,-681.636mil) on Bottom Overlay And Pad D3-1(-296mil,-784mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (-327.496mil,-751.64mil)(-327.496mil,-682.498mil) on Bottom Overlay And Pad D3-2(-296mil,-650.138mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-264.504mil,-752.502mil)(-264.504mil,-681.636mil) on Bottom Overlay And Pad D3-2(-296mil,-650.138mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-459.15mil,-791.591mil)(-459.15mil,-740.409mil) on Bottom Overlay And Pad R7-2(-434.74mil,-766mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-459.15mil,-740.409mil)(-421.748mil,-740.409mil) on Bottom Overlay And Pad R7-2(-434.74mil,-766mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-459.15mil,-791.591mil)(-421.748mil,-791.591mil) on Bottom Overlay And Pad R7-2(-434.74mil,-766mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-352.85mil,-791.591mil)(-352.85mil,-740.409mil) on Bottom Overlay And Pad R7-1(-377.26mil,-766mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-390.252mil,-740.409mil)(-352.85mil,-740.409mil) on Bottom Overlay And Pad R7-1(-377.26mil,-766mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-390.252mil,-791.591mil)(-352.85mil,-791.591mil) on Bottom Overlay And Pad R7-1(-377.26mil,-766mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.503mil < 10mil) Between Track (-1169mil,-871mil)(-1169mil,-860.533mil) on Bottom Overlay And Pad U5-5(-1160mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (-1180mil,-980mil)(-990mil,-980mil) on Bottom Overlay And Pad U5-5(-1160mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.574mil < 10mil) Between Track (-1169mil,-871mil)(-988.449mil,-871mil) on Bottom Overlay And Pad U5-5(-1160mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.399mil < 10mil) Between Track (-1104mil,-871mil)(-1104mil,-760.882mil) on Bottom Overlay And Pad U5-6(-1110mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.78mil < 10mil) Between Track (-1124mil,-871mil)(-1124mil,-760.882mil) on Bottom Overlay And Pad U5-6(-1110mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (-1180mil,-980mil)(-990mil,-980mil) on Bottom Overlay And Pad U5-6(-1110mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.574mil < 10mil) Between Track (-1169mil,-871mil)(-988.449mil,-871mil) on Bottom Overlay And Pad U5-6(-1110mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (-1180mil,-980mil)(-990mil,-980mil) on Bottom Overlay And Pad U5-7(-1060mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.574mil < 10mil) Between Track (-1169mil,-871mil)(-988.449mil,-871mil) on Bottom Overlay And Pad U5-7(-1060mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (-1180mil,-980mil)(-990mil,-980mil) on Bottom Overlay And Pad U5-8(-1010mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.574mil < 10mil) Between Track (-1169mil,-871mil)(-988.449mil,-871mil) on Bottom Overlay And Pad U5-8(-1010mil,-922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (-1180mil,-1104mil)(-990mil,-1104mil) on Bottom Overlay And Pad U5-4(-1160mil,-1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (-1180mil,-1104mil)(-990mil,-1104mil) on Bottom Overlay And Pad U5-3(-1110mil,-1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (-1180mil,-1104mil)(-990mil,-1104mil) on Bottom Overlay And Pad U5-2(-1060mil,-1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (-1180mil,-1104mil)(-990mil,-1104mil) on Bottom Overlay And Pad U5-1(-1010mil,-1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1169mil,-771.467mil)(-1169mil,-760.882mil) on Bottom Overlay And Pad D10-2(-1174mil,-816mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1169mil,-871mil)(-1169mil,-860.533mil) on Bottom Overlay And Pad D10-2(-1174mil,-816mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Track (-1124mil,-871mil)(-1124mil,-760.882mil) on Bottom Overlay And Pad D10-2(-1174mil,-816mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-988.449mil,-771.467mil)(-988.449mil,-760.882mil) on Bottom Overlay And Pad D10-1(-992.898mil,-816mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-988.449mil,-871.118mil)(-988.449mil,-860.533mil) on Bottom Overlay And Pad D10-1(-992.898mil,-816mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1025.85mil,-1338.591mil)(-1025.85mil,-1287.409mil) on Bottom Overlay And Pad R29-2(-1050.26mil,-1313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1063.252mil,-1338.591mil)(-1025.85mil,-1338.591mil) on Bottom Overlay And Pad R29-2(-1050.26mil,-1313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1063.252mil,-1287.409mil)(-1025.85mil,-1287.409mil) on Bottom Overlay And Pad R29-2(-1050.26mil,-1313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1132.15mil,-1338.591mil)(-1132.15mil,-1287.409mil) on Bottom Overlay And Pad R29-1(-1107.74mil,-1313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1132.15mil,-1338.591mil)(-1094.748mil,-1338.591mil) on Bottom Overlay And Pad R29-1(-1107.74mil,-1313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1132.15mil,-1287.409mil)(-1094.748mil,-1287.409mil) on Bottom Overlay And Pad R29-1(-1107.74mil,-1313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1068.85mil,-1270.591mil)(-1068.85mil,-1219.409mil) on Bottom Overlay And Pad R31-2(-1093.26mil,-1245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1106.252mil,-1270.591mil)(-1068.85mil,-1270.591mil) on Bottom Overlay And Pad R31-2(-1093.26mil,-1245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1106.252mil,-1219.409mil)(-1068.85mil,-1219.409mil) on Bottom Overlay And Pad R31-2(-1093.26mil,-1245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1175.15mil,-1270.591mil)(-1175.15mil,-1219.409mil) on Bottom Overlay And Pad R31-1(-1150.74mil,-1245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1175.15mil,-1270.591mil)(-1137.748mil,-1270.591mil) on Bottom Overlay And Pad R31-1(-1150.74mil,-1245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1175.15mil,-1219.409mil)(-1137.748mil,-1219.409mil) on Bottom Overlay And Pad R31-1(-1150.74mil,-1245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-973.591mil,-1073.409mil)(-922.409mil,-1073.409mil) on Bottom Overlay And Pad R28-2(-948mil,-1049mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-973.591mil,-1073.409mil)(-973.591mil,-1036.008mil) on Bottom Overlay And Pad R28-2(-948mil,-1049mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-922.409mil,-1073.409mil)(-922.409mil,-1036.008mil) on Bottom Overlay And Pad R28-2(-948mil,-1049mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-973.591mil,-967.11mil)(-922.409mil,-967.11mil) on Bottom Overlay And Pad R28-1(-948mil,-991.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-973.591mil,-1004.512mil)(-973.591mil,-967.11mil) on Bottom Overlay And Pad R28-1(-948mil,-991.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-922.409mil,-1004.512mil)(-922.409mil,-967.11mil) on Bottom Overlay And Pad R28-1(-948mil,-991.52mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (574.968mil,-755.701mil)(574.968mil,-717.315mil) on Bottom Overlay And Pad C17-2(551mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (468.669mil,-756.685mil)(468.669mil,-717.315mil) on Bottom Overlay And Pad C17-1(493.52mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (410.008mil,-760.591mil)(447.409mil,-760.591mil) on Bottom Overlay And Pad R41-1(423mil,-735mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (410.008mil,-709.409mil)(447.409mil,-709.409mil) on Bottom Overlay And Pad R41-1(423mil,-735mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (447.409mil,-760.591mil)(447.409mil,-709.409mil) on Bottom Overlay And Pad R41-1(423mil,-735mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (341.11mil,-760.591mil)(341.11mil,-709.409mil) on Bottom Overlay And Pad R41-2(365.52mil,-735mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (341.11mil,-760.591mil)(378.512mil,-760.591mil) on Bottom Overlay And Pad R41-2(365.52mil,-735mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (341.11mil,-709.409mil)(378.512mil,-709.409mil) on Bottom Overlay And Pad R41-2(365.52mil,-735mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (320.969mil,-755.701mil)(320.969mil,-717.315mil) on Bottom Overlay And Pad C19-2(297mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (214.669mil,-756.685mil)(214.669mil,-717.315mil) on Bottom Overlay And Pad C19-1(239.52mil,-737mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (-278.496mil,252.36mil)(-278.496mil,321.502mil) on Bottom Overlay And Pad D1-2(-247mil,353.862mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-215.504mil,251.498mil)(-215.504mil,322.364mil) on Bottom Overlay And Pad D1-2(-247mil,353.862mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (-278.496mil,252.36mil)(-278.496mil,321.502mil) on Bottom Overlay And Pad D1-1(-247mil,220mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-215.504mil,251.498mil)(-215.504mil,322.364mil) on Bottom Overlay And Pad D1-1(-247mil,220mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (-375.496mil,190.36mil)(-375.496mil,259.502mil) on Bottom Overlay And Pad D2-2(-344mil,291.862mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-312.504mil,189.498mil)(-312.504mil,260.364mil) on Bottom Overlay And Pad D2-2(-344mil,291.862mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (-375.496mil,190.36mil)(-375.496mil,259.502mil) on Bottom Overlay And Pad D2-1(-344mil,158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-312.504mil,189.498mil)(-312.504mil,260.364mil) on Bottom Overlay And Pad D2-1(-344mil,158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-506.89mil,133.409mil)(-469.488mil,133.409mil) on Bottom Overlay And Pad R5-2(-482.48mil,159mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-506.89mil,184.59mil)(-469.488mil,184.59mil) on Bottom Overlay And Pad R5-2(-482.48mil,159mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-506.89mil,133.409mil)(-506.89mil,184.59mil) on Bottom Overlay And Pad R5-2(-482.48mil,159mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-400.591mil,133.409mil)(-400.591mil,184.59mil) on Bottom Overlay And Pad R5-1(-425mil,159mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-437.992mil,133.409mil)(-400.591mil,133.409mil) on Bottom Overlay And Pad R5-1(-425mil,159mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-437.992mil,184.59mil)(-400.591mil,184.59mil) on Bottom Overlay And Pad R5-1(-425mil,159mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-506.15mil,206.409mil)(-468.748mil,206.409mil) on Bottom Overlay And Pad R4-2(-481.74mil,232mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-506.15mil,257.591mil)(-468.748mil,257.591mil) on Bottom Overlay And Pad R4-2(-481.74mil,232mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-506.15mil,206.409mil)(-506.15mil,257.591mil) on Bottom Overlay And Pad R4-2(-481.74mil,232mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-399.85mil,206.409mil)(-399.85mil,257.591mil) on Bottom Overlay And Pad R4-1(-424.26mil,232mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-437.252mil,206.409mil)(-399.85mil,206.409mil) on Bottom Overlay And Pad R4-1(-424.26mil,232mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-437.252mil,257.591mil)(-399.85mil,257.591mil) on Bottom Overlay And Pad R4-1(-424.26mil,232mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1742.15mil,-213.591mil)(1742.15mil,-162.409mil) on Bottom Overlay And Pad R6-1(1717.74mil,-188mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1704.748mil,-213.591mil)(1742.15mil,-213.591mil) on Bottom Overlay And Pad R6-1(1717.74mil,-188mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1704.748mil,-162.409mil)(1742.15mil,-162.409mil) on Bottom Overlay And Pad R6-1(1717.74mil,-188mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1635.85mil,-213.591mil)(1635.85mil,-162.409mil) on Bottom Overlay And Pad R6-2(1660.26mil,-188mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1635.85mil,-213.591mil)(1673.252mil,-213.591mil) on Bottom Overlay And Pad R6-2(1660.26mil,-188mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1635.85mil,-162.409mil)(1673.252mil,-162.409mil) on Bottom Overlay And Pad R6-2(1660.26mil,-188mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1524.102mil,-1577.467mil)(-1524.102mil,-1566.882mil) on Bottom Overlay And Pad D13-2(-1529.102mil,-1622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1524.102mil,-1677mil)(-1524.102mil,-1666.533mil) on Bottom Overlay And Pad D13-2(-1529.102mil,-1622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Track (-1479.102mil,-1677mil)(-1479.102mil,-1566.882mil) on Bottom Overlay And Pad D13-2(-1529.102mil,-1622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1343.551mil,-1577.467mil)(-1343.551mil,-1566.882mil) on Bottom Overlay And Pad D13-1(-1348mil,-1622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1343.551mil,-1677.118mil)(-1343.551mil,-1666.533mil) on Bottom Overlay And Pad D13-1(-1348mil,-1622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1453.252mil,-501.409mil)(-1415.85mil,-501.409mil) on Bottom Overlay And Pad R1-1(-1440.26mil,-527mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1453.252mil,-552.591mil)(-1415.85mil,-552.591mil) on Bottom Overlay And Pad R1-1(-1440.26mil,-527mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1415.85mil,-552.591mil)(-1415.85mil,-501.409mil) on Bottom Overlay And Pad R1-1(-1440.26mil,-527mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
Rule Violations :473

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.019mil < 10mil) Between Text "U1" (1565mil,-1212mil) on Top Overlay And Arc (1497.26mil,-1116.26mil) on Top Overlay Silk Text to Silk Clearance [9.019mil]
   Violation between Silk To Silk Clearance Constraint: (8.082mil < 10mil) Between Text "C12" (-983mil,-1885mil) on Bottom Overlay And Arc (-958.405mil,-1854.807mil) on Bottom Overlay Silk Text to Silk Clearance [8.082mil]
   Violation between Silk To Silk Clearance Constraint: (5.845mil < 10mil) Between Text "C17" (571mil,-810mil) on Bottom Overlay And Arc (562.665mil,-756.193mil) on Bottom Overlay Silk Text to Silk Clearance [5.845mil]
   Violation between Silk To Silk Clearance Constraint: (4.027mil < 10mil) Between Text "C19" (298mil,-808mil) on Bottom Overlay And Arc (226.48mil,-756.685mil) on Bottom Overlay Silk Text to Silk Clearance [4.027mil]
   Violation between Silk To Silk Clearance Constraint: (7.309mil < 10mil) Between Text "C8" (438mil,296mil) on Bottom Overlay And Arc (432.406mil,357.807mil) on Bottom Overlay Silk Text to Silk Clearance [7.309mil]
   Violation between Silk To Silk Clearance Constraint: (4.738mil < 10mil) Between Text "C2" (879mil,292mil) on Bottom Overlay And Arc (874.146mil,351.202mil) on Bottom Overlay Silk Text to Silk Clearance [4.738mil]
   Violation between Silk To Silk Clearance Constraint: (6.701mil < 10mil) Between Text "C4" (1118mil,288mil) on Bottom Overlay And Arc (1108.406mil,349.202mil) on Bottom Overlay Silk Text to Silk Clearance [6.701mil]
   Violation between Silk To Silk Clearance Constraint: (5.701mil < 10mil) Between Text "C6" (1282mil,288mil) on Bottom Overlay And Arc (1268.146mil,348.202mil) on Bottom Overlay Silk Text to Silk Clearance [5.701mil]
   Violation between Silk To Silk Clearance Constraint: (7.701mil < 10mil) Between Text "C1" (1550mil,291mil) on Bottom Overlay And Arc (1538.146mil,353.202mil) on Bottom Overlay Silk Text to Silk Clearance [7.701mil]
   Violation between Silk To Silk Clearance Constraint: (9.701mil < 10mil) Between Text "C3" (1791mil,289mil) on Bottom Overlay And Arc (1774.406mil,353.202mil) on Bottom Overlay Silk Text to Silk Clearance [9.701mil]
   Violation between Silk To Silk Clearance Constraint: (5.701mil < 10mil) Between Text "C5" (1945mil,295mil) on Bottom Overlay And Arc (1938.406mil,355.202mil) on Bottom Overlay Silk Text to Silk Clearance [5.701mil]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01