// Seed: 1531759988
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wor id_1;
  logic id_4;
  assign module_1.id_12 = 0;
  assign id_1 = -1'b0 >= id_4;
  logic id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd27
) (
    input tri id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input wire _id_7,
    input wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input supply1 id_12
);
  bufif1 primCall (id_11, id_0, id_6);
  wire [1 : id_7] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
