[
  {
    "directory": "E:\\HDLProjects\\axi_gen_and_sum_primes_fpga\\seg_driver_clock_divider",
    "arguments": [
      "C:\\Xilinx\\Vitis_HLS\\2023.2\\tps\\win64\\msys64\\mingw64\\bin\\g++",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\include",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\include\\etc",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\include\\ap_sysc",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\win64\\tools\\auto_cc\\include",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\win64\\tools\\systemc\\include",
      "--compile",
      "E:\\HDLProjects\\axi_gen_and_sum_primes_fpga\\seg_driver_clock_divider\\clock_divider.cpp"
    ],
    "file": "E:\\HDLProjects\\axi_gen_and_sum_primes_fpga\\seg_driver_clock_divider\\clock_divider.cpp"
  },
  {
    "directory": "E:\\HDLProjects\\axi_gen_and_sum_primes_fpga\\seg_driver_clock_divider",
    "arguments": [
      "C:\\Xilinx\\Vitis_HLS\\2023.2\\tps\\win64\\msys64\\mingw64\\bin\\g++",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\include",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\include\\etc",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\include\\ap_sysc",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\win64\\tools\\auto_cc\\include",
      "-isystemC:\\Xilinx\\Vitis_HLS\\2023.2\\win64\\tools\\systemc\\include",
      "--compile",
      "E:\\HDLProjects\\axi_gen_and_sum_primes_fpga\\seg_driver_clock_divider\\clock_divider.hpp"
    ],
    "file": "E:\\HDLProjects\\axi_gen_and_sum_primes_fpga\\seg_driver_clock_divider\\clock_divider.hpp"
  }
]