// Seed: 3045529361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always $display;
  id_6(
      id_3, -1'b0, id_1
  );
  assign id_3 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_7;
  tri0 id_8;
  assign id_4 = 1;
  assign id_7 = -1 - 1;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_7,
      id_1,
      id_7
  );
  wire id_9;
  always id_4 <= id_7 - id_1;
  assign id_4 = -1;
  assign id_8 = id_7;
  wire id_10;
  supply0 id_11 = 1;
  wire id_12;
endmodule
