% File:         physical_design.bib
% Note:         This file contains literature on Physical Design Automation,
%               clock mesh, power distribution networks, routing, etc.
% Created:      09-22-2008
% Revised:


@Article{       Bozorgzadeh-Kastner-Sarrafzadeh-TCAD-2002,
  author        = {E. Bozorgzadeh and R. Kastner and M. Sarrafzadeh},
  title         = {Creating and exploiting flexibility in rectilinear {S}teiner trees},
  journal       = {IEEE Trans. on Computer-Aided Design},
  volume        = {22},
  number        = {5},
  pages         = {255-265},
  year          = {May 2003}
}

@Article{       Cao-Jing-Xiong-TCAD-2008,
  author        = {Z. Cao and T. Jing and J. Xiong and Y. Hu and Z. Feng and L. He and X.-L. Hong},
  title         = {Fashion: {A} fast and accurate solution to global routing problem},
  journal       = {IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems},
  volume        = {27},
  number        = {4},
  pages         = {726-737},
  year          = {April 2008}
}

@Article{       Chen-Schlag-TCAD-1989,
  author        = {P. K. Chen and D. F. Schlag},
  title         = {Bounds on signal delay in {RC} mesh networks},
  journal       = {IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems},
  volume        = {8},
  number        = {6},
  pages         = {581-589},
  year          = {June 1989}
}

@Article{       Cheng-Hung-Yang-Song-TCAS-2004,
  author        = {L. Cheng and W. N. N. Hung and G. Yang and X. Song},
  title         = {Congestion estimtation for 3-{D} circuit architectures},
  journal       = {IEEE Trans. on Circuits and Systems--II: Express Briefs},
  volume        = {51},
  number        = {12},
  pages         = {655-659},
  year          = {December 2004}
}


@InProceedings{ Cho-Pan-DAC-2006,
  author        = {M. Cho and D. Z. Pans},
  title         = {Box{R}outer: {A} new global router based on box expansion and progressive {ILP}},
  booktitle     = {Proc. Design Automation Conference},
  pages         = {373-378},
  year          = {2006},
  address       = {}
}

@InProceedings{ Chu-ICCAD-2004,
  author        = {C. Chu},
  title         = {{FLUTE}: Fast lookup table based wirelength estimation technique},
  booktitle     = {Proc. Int'l Conf. on Computer-Aided Design},
  pages         = {696-701},
  year          = {2004},
  address       = {}
}

@Article{       Cong-He-Koh-Madden-VLSI-1996,
  author        = {J. Cong and L. He and C.-K. Koh and P.H. Madden},
  title         = {Performance optimization of {VLSI} interconnect layout},
  journal       = {Integration, the VLSI Journal},
  volume        = {21},
  number        = {},
  pages         = {1-94},
  year          = {1996}
}

@Article{       Cong-Koh-Madden-TCAD-2001,
  author        = {J. Cong and C.-K. Koh and P.H. Madden},
  title         = {Interconnect layout optimization under high order {RLC} model for {MCM} design},
  journal       = {IEEE Trans. on Computer-Aided Design},
  volume        = {20},
  number        = {12},
  pages         = {1455-1463},
  year          = {2001}
}

@InProceedings{ Cong-Leung-Zhou-DAC-1993,
  author        = {J. Cong and K.-S. Leung and D. Zhou},
  title         = {Performance-driven interconnect design based on distributed {RC} delay model},
  booktitle     = {Proc. Design Automation Conference},
  pages         = {606-611},
  year          = {1993},
  address       = {}
}


@InProceedings{ Ho-Chang-Chen-ISPD-2004,
  author        = {T.-Y. Ho and Y.-W. Chang and S.-J. Chen},
  title         = {Multilevel routing with antenna avoidance},
  booktitle     = {Proc. Int'l Symposium on Physical Design},
  pages         = {34-40},
  year          = {2004},
  address       = {}
}

@Article{       Hu-Sapatnekar-TCAD-2002,
  author        = {J. Hu and S. S. Sapatnekar},
  title         = {A timing-constrained simultaneous global routing algorithm},
  journal       = {IEEE Trans. on Computer-Aided Design},
  volume        = {21},
  number        = {9},
  pages         = {1025-1036},
  year          = {Sep. 2002}
}

@misc{          ISPD04-Bench,
  url           = {http://www.public.iastate.edu/\textasciitilde{}nataraj/ISPD04\_Bench.html}
}

@misc{          ISPD07-Contest,
  url          = {http://www.ispd.cd/ispd\_07\_contest.html}
}


@Article{       Lin-Mead-TCAD-1984,
  author        = {T. Lin and C. A. Mead},
  title         = {Signal delay in general {RC} networks},
  journal       = {IEEE Trans. on Computer-Aided Design},
  volume        = {3},
  number        = {4},
  pages         = {331-349},
  year          = {October 1984}
}

@Article{       Lou-Thakur-Krishnamoorthy-Sheng-TCAD-2002,
  author        = {J. Lou and S. Thakur and S. Krishnamoorthy and H. S. Sheng},
  title         = {Estimating routing congestion using probabilistic analysis},
  journal       = {IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems},
  volume        = {21},
  number        = {1},
  pages         = {32-41},
  year          = {January 2002}
}

@InProceedings{ Moffitt-ASPDAC-2008,
  author        = {M. D. Moffitt},
  title         = {Maize{R}outer: {E}ngineering an effective global router},
  booktitle     = {Proc. Asia South-Pacific Design Automation Conference},
  pages         = {226-231},
  year          = {2008},
  address       = {Yokohama, Japan}
}

@InProceedings{ Pan-Chu-ICCAD-2006,
  author        = {M. Pan and C. Chu},
  title         = {FastRoute: {A} step to integrate global routing into placement},
  booktitle     = {Proc. Int'l Conf. on Computer-Aided Design},
  pages         = {464-471},
  year          = {2006},
  address       = {}
}


@INPROCEEDINGS{ Rajaram-Pan-ASPDAC-2008,
  author    ={A. Rajaram and D. Z. Pan},
  booktitle ={Proc. Asia South-Pacific Design Automation Conference (ASPDAC)},
  title     ={Mesh{W}orks: An efficient framework for planning, synthesis and optimization of
              clock mesh networks},
  year      ={2008},
  month     ={March},
  volume    ={},
  number    ={},
  pages     ={250-257},
}

@Article{       Restle-et-al-JSSC-2001,
  author        = {P. J. Restle and T. G. McNamara et al.},
  title         = {A clock distribution network for microprocessors},
  journal       = {IEEE J. of Solid-State Circuits},
  volume        = {36},
  number        = {5},
  pages         = {792-799},
  year          = {May 2001}
}


@InProceedings{ Roy-Markov-ICCAD-2007,
  author        = {J. A. Roy and I. L. Markov},
  title         = {High-performance routing at the nanometer scale},
  booktitle     = {Proc. Int'l Conf. on Computer-Aided Design},
  pages         = {496-502},
  year          = {2007},
  address       = {San Jose, CA}
}

@InProceedings{ Venkataraman-Feng-Hu-Li-ICCAD-2006,
  author        = {G. Venkataraman and Z. Feng and J. Hu and P. Li},
  title         = {Combinatorial Algorithms for Fast Clock Mesh Optimization},
  booktitle     = {Proc. Int'l Conf. on Computer-Aided Design},
  pages         = {79-84},
  year          = {2006},
  address       = {San Jose, CA}
}

@InProceedings{ Wu-Mahapatra-Hu-Zhao-ASPDAC-2005,
  author        = {D. Wu and R. Mahapatra and J. Hu and M. Zhao},
  title         = {Timing driven track routing considering coupling capacitance},
  booktitle     = {Proc. Asia South-Pacific Design Automation Conference},
  pages         = {1156-1159},
  year          = {2005},
  address       = {Shanghai, China}
}

@InProceedings{ Ye-Zhao-Panda-Li-Hu-QED-2008,
  author        = {X. Ye and M. Zhao and R. Panda and P. Li and J. Hu},
  title         = {Accelerating Clock Mesh Simulation Using Matrix Level Macromodels
                   and Dynamic Time Step Rounding},
  booktitle     = {Proc. 9th Int'l Symposium on Quality Electronic Design},
  pages         = {627-632},
  year          = {2008},
  address       = {}
}

@Article{       Zhao-Panda-Sapatnekar-Blaauw-TCAD-2002,
  author        = {M. Zhao and R.Panda and S. Sapatnekar and D. Blaauw},
  title         = {Hierarchical analysis of power distribution networks},
  journal       = {IEEE Trans. on Computer-Aided Design},
  volume        = {21},
  number        = {2},
  pages         = {159-168},
  year          = {Feb. 2002}
}
