###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       122973   # Number of WRITE/WRITEP commands
num_reads_done                 =       393715   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       348704   # Number of read row buffer hits
num_read_cmds                  =       393715   # Number of READ/READP commands
num_writes_done                =       122973   # Number of read requests issued
num_write_row_hits             =        87231   # Number of write row buffer hits
num_act_cmds                   =        80989   # Number of ACT commands
num_pre_cmds                   =        80968   # Number of PRE commands
num_ondemand_pres              =        69476   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9299490   # Cyles of rank active rank.0
rank_active_cycles.1           =      8992936   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       700510   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1007064   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       475140   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2834   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          969   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1279   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1235   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          377   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          547   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          914   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1671   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1525   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        30197   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          616   # Write cmd latency (cycles)
write_latency[40-59]           =          958   # Write cmd latency (cycles)
write_latency[60-79]           =         2784   # Write cmd latency (cycles)
write_latency[80-99]           =         5579   # Write cmd latency (cycles)
write_latency[100-119]         =         7158   # Write cmd latency (cycles)
write_latency[120-139]         =        10942   # Write cmd latency (cycles)
write_latency[140-159]         =        10927   # Write cmd latency (cycles)
write_latency[160-179]         =         9273   # Write cmd latency (cycles)
write_latency[180-199]         =         8469   # Write cmd latency (cycles)
write_latency[200-]            =        66242   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       204971   # Read request latency (cycles)
read_latency[40-59]            =        64974   # Read request latency (cycles)
read_latency[60-79]            =        42993   # Read request latency (cycles)
read_latency[80-99]            =        12857   # Read request latency (cycles)
read_latency[100-119]          =         8180   # Read request latency (cycles)
read_latency[120-139]          =         6296   # Read request latency (cycles)
read_latency[140-159]          =         5298   # Read request latency (cycles)
read_latency[160-179]          =         4310   # Read request latency (cycles)
read_latency[180-199]          =         3555   # Read request latency (cycles)
read_latency[200-]             =        40281   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.13881e+08   # Write energy
read_energy                    =  1.58746e+09   # Read energy
act_energy                     =  2.21586e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.36245e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.83391e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80288e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61159e+09   # Active standby energy rank.1
average_read_latency           =      90.6549   # Average read request latency (cycles)
average_interarrival           =      19.3536   # Average request interarrival latency (cycles)
total_energy                   =  1.53617e+10   # Total energy (pJ)
average_power                  =      1536.17   # Average power (mW)
average_bandwidth              =      4.40907   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125809   # Number of WRITE/WRITEP commands
num_reads_done                 =       396505   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       360166   # Number of read row buffer hits
num_read_cmds                  =       396505   # Number of READ/READP commands
num_writes_done                =       125809   # Number of read requests issued
num_write_row_hits             =       100533   # Number of write row buffer hits
num_act_cmds                   =        61786   # Number of ACT commands
num_pre_cmds                   =        61769   # Number of PRE commands
num_ondemand_pres              =        49116   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9101472   # Cyles of rank active rank.0
rank_active_cycles.1           =      9113484   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       898528   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       886516   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       480227   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3373   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          980   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1270   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1174   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          380   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          522   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          912   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1711   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1495   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        30270   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          744   # Write cmd latency (cycles)
write_latency[40-59]           =         1762   # Write cmd latency (cycles)
write_latency[60-79]           =         4533   # Write cmd latency (cycles)
write_latency[80-99]           =         8175   # Write cmd latency (cycles)
write_latency[100-119]         =        10158   # Write cmd latency (cycles)
write_latency[120-139]         =        10841   # Write cmd latency (cycles)
write_latency[140-159]         =         9296   # Write cmd latency (cycles)
write_latency[160-179]         =         7937   # Write cmd latency (cycles)
write_latency[180-199]         =         7409   # Write cmd latency (cycles)
write_latency[200-]            =        64925   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       214865   # Read request latency (cycles)
read_latency[40-59]            =        67806   # Read request latency (cycles)
read_latency[60-79]            =        40169   # Read request latency (cycles)
read_latency[80-99]            =        12694   # Read request latency (cycles)
read_latency[100-119]          =         7875   # Read request latency (cycles)
read_latency[120-139]          =         5846   # Read request latency (cycles)
read_latency[140-159]          =         4496   # Read request latency (cycles)
read_latency[160-179]          =         3890   # Read request latency (cycles)
read_latency[180-199]          =         3124   # Read request latency (cycles)
read_latency[200-]             =        35740   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.28039e+08   # Write energy
read_energy                    =  1.59871e+09   # Read energy
act_energy                     =  1.69046e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.31293e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.25528e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67932e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68681e+09   # Active standby energy rank.1
average_read_latency           =       84.054   # Average read request latency (cycles)
average_interarrival           =      19.1451   # Average request interarrival latency (cycles)
total_energy                   =  1.53234e+10   # Total energy (pJ)
average_power                  =      1532.34   # Average power (mW)
average_bandwidth              =      4.45708   # Average bandwidth
