INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/MAP Decoder/MAP Decoder.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/MAP Decoder/MAP Decoder.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
