$date
	Fri Jun  6 21:55:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! regs_enable [7:0] $end
$var wire 4 " mux_key [3:0] $end
$var wire 2 # counter [1:0] $end
$var wire 1 $ alu_output_enable $end
$var wire 2 % alu_op_select [1:0] $end
$var wire 1 & a_enable $end
$var reg 1 ' clear $end
$var reg 1 ( clock $end
$var reg 16 ) iin [15:0] $end
$var reg 1 * resetn $end
$scope module c $end
$var wire 1 ' clear $end
$var wire 1 ( clock $end
$var reg 2 + saida_cont [1:0] $end
$upscope $end
$scope module l $end
$var wire 2 , counter [1:0] $end
$var wire 9 - iin [8:0] $end
$var wire 1 * resetn $end
$var wire 8 . regs_select [7:0] $end
$var wire 8 / regs_enable [7:0] $end
$var wire 1 & reg_a_enable $end
$var wire 1 $ alu_output_enable $end
$var wire 2 0 alu_op_select [1:0] $end
$var reg 4 1 mux_select [3:0] $end
$var reg 3 2 opcode [2:0] $end
$var reg 3 3 rx [2:0] $end
$var reg 3 4 ry [2:0] $end
$scope module decode $end
$var wire 3 5 chave [2:0] $end
$var reg 8 6 saida [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
1*
bx )
0(
1'
x&
bx %
x$
bx #
bx "
bx !
$end
#1
b0 !
b0 /
0&
0$
b0 #
b0 +
b0 ,
1(
#2
b101000000 -
b1010000000011100 )
0'
0(
#3
b0xxx "
b0xxx 1
1&
b1 #
b1 +
b1 ,
1(
#4
0(
#5
0&
1$
b10 #
b10 +
b10 ,
1(
#6
0(
#7
b1001 "
b1001 1
bx !
bx /
0$
b11 #
b11 +
b11 ,
1(
#8
0(
#9
b11 %
b11 0
b1 .
b1 6
b0 4
b0 3
b0 5
b101 2
b0 !
b0 /
b0 #
b0 +
b0 ,
1(
#10
b101001000 -
0(
b1010010000001010 )
#11
b0 "
b0 1
1&
b1 #
b1 +
b1 ,
1(
#12
0(
#13
0&
1$
b10 #
b10 +
b10 ,
1(
#14
0(
#15
b1000 "
b1000 1
b1 !
b1 /
0$
b11 #
b11 +
b11 ,
1(
#16
0(
#17
b10 .
b10 6
b1 3
b1 5
b0 !
b0 /
b0 #
b0 +
b0 ,
1(
#18
b100000000 -
0(
b1000000000000000 )
#19
b1 "
b1 1
1&
b1 #
b1 +
b1 ,
1(
#20
0(
#21
b0 "
b0 1
0&
1$
b10 #
b10 +
b10 ,
1(
#22
0(
#23
b1000 "
b1000 1
b10 !
b10 /
0$
b11 #
b11 +
b11 ,
1(
#24
0(
#25
b1 .
b1 6
b0 3
b0 5
b100 2
b0 !
b0 /
b0 #
b0 +
b0 ,
1(
#26
0(
