Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 28 13:15:41 2018
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sampling_timing_summary_routed.rpt -rpx sampling_timing_summary_routed.rpx
| Design       : sampling
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 47 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.401        0.000                      0                   78        0.067        0.000                      0                   78        2.633        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100MHz                  {0.000 5.000}      10.000          100.000         
  clk_30MHz_clock_change    {0.000 16.667}     33.333          30.000          
  clk_48MHz_clock_change    {0.000 10.417}     20.833          48.000          
  clkfbout_clock_change     {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_30MHz_clock_change_1  {0.000 16.667}     33.333          30.000          
  clk_48MHz_clock_change_1  {0.000 10.417}     20.833          48.000          
  clkfbout_clock_change_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_30MHz_clock_change         27.951        0.000                      0                   65        0.262        0.000                      0                   65       16.167        0.000                       0                    36  
  clk_48MHz_clock_change         18.401        0.000                      0                   13        0.212        0.000                      0                   13        9.917        0.000                       0                    15  
  clkfbout_clock_change                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_30MHz_clock_change_1       27.955        0.000                      0                   65        0.262        0.000                      0                   65       16.167        0.000                       0                    36  
  clk_48MHz_clock_change_1       18.403        0.000                      0                   13        0.212        0.000                      0                   13        9.917        0.000                       0                    15  
  clkfbout_clock_change_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_30MHz_clock_change_1  clk_30MHz_clock_change         27.951        0.000                      0                   65        0.105        0.000                      0                   65  
clk_48MHz_clock_change_1  clk_48MHz_clock_change         18.401        0.000                      0                   13        0.067        0.000                      0                   13  
clk_30MHz_clock_change    clk_30MHz_clock_change_1       27.951        0.000                      0                   65        0.105        0.000                      0                   65  
clk_48MHz_clock_change    clk_48MHz_clock_change_1       18.401        0.000                      0                   13        0.067        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_30MHz_clock_change
  To Clock:  clk_30MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       27.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[29]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[30]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[25]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[26]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[28]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[21]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[22]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 WA/counter100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  WA/counter100_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    WA/counter100[0]
    SLICE_X1Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.160 r  WA/counter100[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    WA/counter100_1[0]
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.422    WA/counter100_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 WA/reg_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/reg_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/reg_next_reg/Q
                         net (fo=2, routed)           0.170    -0.202    WA/reg_next
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  WA/reg_next_i_1/O
                         net (fo=1, routed)           0.000    -0.157    WA/reg_next_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
                         clock pessimism             -0.231    -0.512    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.091    -0.421    WA/reg_next_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[11]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[11]
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.407    WA/counter100_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[15]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[15]
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.407    WA/counter100_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[23]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[23]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[23]
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.233    -0.510    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.405    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[27]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[27]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[27]
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.233    -0.510    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.405    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.509    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  WA/counter100_reg[31]/Q
                         net (fo=2, routed)           0.133    -0.236    WA/counter100[31]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.125 r  WA/counter100_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.125    WA/data0[31]
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.876    -0.276    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.233    -0.509    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.404    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[7]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[7]
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
                         clock pessimism             -0.231    -0.512    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105    -0.407    WA/counter100_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.601    -0.511    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  WA/counter100_reg[19]/Q
                         net (fo=2, routed)           0.133    -0.238    WA/counter100[19]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.127 r  WA/counter100_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    WA/data0[19]
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.279    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.406    WA/counter100_reg[19]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  WA/counter100_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[3]
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105    -0.408    WA/counter100_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_30MHz_clock_change
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16  CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X1Y83     WA/counter100_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y85     WA/counter100_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y85     WA/counter100_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y85     WA/counter100_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       33.333      126.667    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y88     WA/counter100_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y88     WA/counter100_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y88     WA/counter100_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X1Y83     WA/counter100_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X1Y83     WA/counter100_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_48MHz_clock_change
  To Clock:  clk_48MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       18.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.401ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.023 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.023    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.145    18.315    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.377    count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 18.401    

Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.467ns (66.330%)  route 0.745ns (33.670%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.134 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.145    18.315    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.377    count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.517ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.464ns (66.284%)  route 0.745ns (33.716%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.137 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.137    count_reg[4]_i_1_n_6
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                 18.517    

Slack (MET) :             18.538ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.443ns (65.961%)  route 0.745ns (34.039%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.158 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                 18.538    

Slack (MET) :             18.612ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 1.369ns (64.769%)  route 0.745ns (35.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.232 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                 18.612    

Slack (MET) :             18.628ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.353ns (64.500%)  route 0.745ns (35.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.248 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 18.628    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 1.220ns (62.097%)  route 0.745ns (37.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    -0.381 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.381    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.846ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.160ns (60.903%)  route 0.745ns (39.097%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    -0.441 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.441    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                 18.846    

Slack (MET) :             19.199ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.807ns (52.009%)  route 0.745ns (47.991%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351    -0.794 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.794    count_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                 19.199    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.833%)  route 0.782ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[0]/Q
                         net (fo=2, routed)           0.782    -1.108    count_reg_n_0_[0]
    SLICE_X1Y116         FDRE                                         r  mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X1Y116         FDRE                                         r  mc_reg/C
                         clock pessimism             -0.411    18.465    
                         clock uncertainty           -0.145    18.320    
    SLICE_X1Y116         FDRE (Setup_fdre_C_D)       -0.067    18.253    mc_reg
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                 19.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.497%)  route 0.156ns (52.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.156    -0.224    lr_next
    SLICE_X1Y117         FDRE                                         r  lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X1Y117         FDRE                                         r  lr_reg/C
                         clock pessimism             -0.217    -0.506    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070    -0.436    lr_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.414    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.414    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176    -0.204    count_reg_n_0_[8]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.089 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.416    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.203    count_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.193    count_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.148    count[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.078    count_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.414    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.192    -0.188    lr_next
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.078 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.078    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.416    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.764%)  route 0.303ns (68.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[3]/Q
                         net (fo=2, routed)           0.303    -0.075    sc_next
    SLICE_X0Y111         FDRE                                         r  sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.869    -0.283    clk_48MHz
    SLICE_X0Y111         FDRE                                         r  sc_reg/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.070    -0.430    sc_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_48MHz_clock_change
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y17  CLK/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y118    count_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y118    count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X1Y117    lr_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_change
  To Clock:  clkfbout_clock_change

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_change
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_30MHz_clock_change_1
  To Clock:  clk_30MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       27.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.955ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[29]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.955    

Slack (MET) :             27.955ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[30]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.955    

Slack (MET) :             27.955ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.955    

Slack (MET) :             28.094ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[25]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.094    

Slack (MET) :             28.094ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[26]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.094    

Slack (MET) :             28.094ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.094    

Slack (MET) :             28.094ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.153    30.832    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.403    WA/counter100_reg[28]
  -------------------------------------------------------------------
                         required time                         30.403    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.094    

Slack (MET) :             28.241ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.153    30.831    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.402    WA/counter100_reg[21]
  -------------------------------------------------------------------
                         required time                         30.402    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.241    

Slack (MET) :             28.241ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.153    30.831    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.402    WA/counter100_reg[22]
  -------------------------------------------------------------------
                         required time                         30.402    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.241    

Slack (MET) :             28.241ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.153    30.831    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.402    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                         30.402    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 WA/counter100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  WA/counter100_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    WA/counter100[0]
    SLICE_X1Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.160 r  WA/counter100[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    WA/counter100_1[0]
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.422    WA/counter100_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 WA/reg_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/reg_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/reg_next_reg/Q
                         net (fo=2, routed)           0.170    -0.202    WA/reg_next
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  WA/reg_next_i_1/O
                         net (fo=1, routed)           0.000    -0.157    WA/reg_next_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
                         clock pessimism             -0.231    -0.512    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.091    -0.421    WA/reg_next_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[11]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[11]
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.407    WA/counter100_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[15]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[15]
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.407    WA/counter100_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[23]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[23]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[23]
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.233    -0.510    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.405    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[27]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[27]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[27]
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.233    -0.510    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.405    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.509    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  WA/counter100_reg[31]/Q
                         net (fo=2, routed)           0.133    -0.236    WA/counter100[31]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.125 r  WA/counter100_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.125    WA/data0[31]
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.876    -0.276    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.233    -0.509    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.404    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[7]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[7]
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
                         clock pessimism             -0.231    -0.512    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105    -0.407    WA/counter100_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.601    -0.511    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  WA/counter100_reg[19]/Q
                         net (fo=2, routed)           0.133    -0.238    WA/counter100[19]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.127 r  WA/counter100_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    WA/data0[19]
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.279    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.406    WA/counter100_reg[19]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 WA/counter100_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  WA/counter100_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[3]
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105    -0.408    WA/counter100_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_30MHz_clock_change_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16  CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X1Y83     WA/counter100_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y85     WA/counter100_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y85     WA/counter100_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y85     WA/counter100_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X0Y86     WA/counter100_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       33.333      126.667    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y88     WA/counter100_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y88     WA/counter100_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y88     WA/counter100_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X1Y83     WA/counter100_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X1Y83     WA/counter100_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y85     WA/counter100_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         16.667      16.167     SLICE_X0Y86     WA/counter100_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_48MHz_clock_change_1
  To Clock:  clk_48MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       18.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.403ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.023 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.023    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.143    18.317    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 18.403    

Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.467ns (66.330%)  route 0.745ns (33.670%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.134 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.143    18.317    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.519ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.464ns (66.284%)  route 0.745ns (33.716%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.137 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.137    count_reg[4]_i_1_n_6
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.143    18.319    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.381    count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.381    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                 18.519    

Slack (MET) :             18.540ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.443ns (65.961%)  route 0.745ns (34.039%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.158 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.143    18.319    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.381    count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.381    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                 18.540    

Slack (MET) :             18.614ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 1.369ns (64.769%)  route 0.745ns (35.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.232 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.143    18.319    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.381    count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.381    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                 18.614    

Slack (MET) :             18.630ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.353ns (64.500%)  route 0.745ns (35.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.248 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.143    18.319    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.381    count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.381    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 18.630    

Slack (MET) :             18.788ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 1.220ns (62.097%)  route 0.745ns (37.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    -0.381 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.381    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.143    18.344    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.406    count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                 18.788    

Slack (MET) :             18.848ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.160ns (60.903%)  route 0.745ns (39.097%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    -0.441 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.441    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.143    18.344    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.406    count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                 18.848    

Slack (MET) :             19.201ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.807ns (52.009%)  route 0.745ns (47.991%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351    -0.794 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.794    count_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.143    18.344    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.406    count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                 19.201    

Slack (MET) :             19.363ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.833%)  route 0.782ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[0]/Q
                         net (fo=2, routed)           0.782    -1.108    count_reg_n_0_[0]
    SLICE_X1Y116         FDRE                                         r  mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X1Y116         FDRE                                         r  mc_reg/C
                         clock pessimism             -0.411    18.465    
                         clock uncertainty           -0.143    18.322    
    SLICE_X1Y116         FDRE (Setup_fdre_C_D)       -0.067    18.255    mc_reg
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                 19.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.497%)  route 0.156ns (52.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.156    -0.224    lr_next
    SLICE_X1Y117         FDRE                                         r  lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X1Y117         FDRE                                         r  lr_reg/C
                         clock pessimism             -0.217    -0.506    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070    -0.436    lr_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.414    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.414    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176    -0.204    count_reg_n_0_[8]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.089 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.416    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.203    count_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.415    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.193    count_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.148    count[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.078    count_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.231    -0.519    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.414    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.192    -0.188    lr_next
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.078 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.078    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.416    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.764%)  route 0.303ns (68.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[3]/Q
                         net (fo=2, routed)           0.303    -0.075    sc_next
    SLICE_X0Y111         FDRE                                         r  sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.869    -0.283    clk_48MHz
    SLICE_X0Y111         FDRE                                         r  sc_reg/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.070    -0.430    sc_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_48MHz_clock_change_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y17  CLK/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y116    count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X0Y117    count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y118    count_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y118    count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X1Y117    lr_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y116    count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X0Y117    count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_change_1
  To Clock:  clkfbout_clock_change_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_change_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_30MHz_clock_change_1
  To Clock:  clk_30MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       27.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[29]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[30]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[25]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[26]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[28]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[21]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[22]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change rise@33.333ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 WA/counter100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  WA/counter100_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    WA/counter100[0]
    SLICE_X1Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.160 r  WA/counter100[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    WA/counter100_1[0]
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.157    -0.356    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.265    WA/counter100_reg[0]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WA/reg_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/reg_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/reg_next_reg/Q
                         net (fo=2, routed)           0.170    -0.202    WA/reg_next
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  WA/reg_next_i_1/O
                         net (fo=1, routed)           0.000    -0.157    WA/reg_next_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
                         clock pessimism             -0.231    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.091    -0.264    WA/reg_next_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[11]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[11]
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.250    WA/counter100_reg[11]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[15]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[15]
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.250    WA/counter100_reg[15]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[23]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[23]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[23]
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.233    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.248    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[27]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[27]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[27]
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.233    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.248    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.509    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  WA/counter100_reg[31]/Q
                         net (fo=2, routed)           0.133    -0.236    WA/counter100[31]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.125 r  WA/counter100_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.125    WA/data0[31]
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.876    -0.276    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.233    -0.509    
                         clock uncertainty            0.157    -0.352    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.247    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[7]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[7]
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
                         clock pessimism             -0.231    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105    -0.250    WA/counter100_reg[7]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.601    -0.511    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  WA/counter100_reg[19]/Q
                         net (fo=2, routed)           0.133    -0.238    WA/counter100[19]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.127 r  WA/counter100_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    WA/data0[19]
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.279    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.157    -0.354    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.249    WA/counter100_reg[19]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 WA/counter100_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change rise@0.000ns - clk_30MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  WA/counter100_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[3]
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.157    -0.356    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105    -0.251    WA/counter100_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_48MHz_clock_change_1
  To Clock:  clk_48MHz_clock_change

Setup :            0  Failing Endpoints,  Worst Slack       18.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.401ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.023 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.023    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.145    18.315    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.377    count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 18.401    

Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.467ns (66.330%)  route 0.745ns (33.670%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.134 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.145    18.315    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.377    count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.517ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.464ns (66.284%)  route 0.745ns (33.716%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.137 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.137    count_reg[4]_i_1_n_6
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                 18.517    

Slack (MET) :             18.538ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.443ns (65.961%)  route 0.745ns (34.039%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.158 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                 18.538    

Slack (MET) :             18.612ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 1.369ns (64.769%)  route 0.745ns (35.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.232 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                 18.612    

Slack (MET) :             18.628ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.353ns (64.500%)  route 0.745ns (35.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.248 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 18.628    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 1.220ns (62.097%)  route 0.745ns (37.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    -0.381 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.381    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.846ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.160ns (60.903%)  route 0.745ns (39.097%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    -0.441 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.441    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                 18.846    

Slack (MET) :             19.199ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.807ns (52.009%)  route 0.745ns (47.991%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351    -0.794 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.794    count_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                 19.199    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change rise@20.833ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.833%)  route 0.782ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[0]/Q
                         net (fo=2, routed)           0.782    -1.108    count_reg_n_0_[0]
    SLICE_X1Y116         FDRE                                         r  mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X1Y116         FDRE                                         r  mc_reg/C
                         clock pessimism             -0.411    18.465    
                         clock uncertainty           -0.145    18.320    
    SLICE_X1Y116         FDRE (Setup_fdre_C_D)       -0.067    18.253    mc_reg
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                 19.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.497%)  route 0.156ns (52.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.156    -0.224    lr_next
    SLICE_X1Y117         FDRE                                         r  lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X1Y117         FDRE                                         r  lr_reg/C
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.145    -0.361    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070    -0.291    lr_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.145    -0.374    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.269    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.145    -0.375    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.270    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.145    -0.374    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.269    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.145    -0.375    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.270    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176    -0.204    count_reg_n_0_[8]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.089 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.145    -0.376    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.271    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.203    count_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.145    -0.375    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.270    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.193    count_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.148    count[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.078    count_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.145    -0.374    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.269    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.192    -0.188    lr_next
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.078 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.078    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.145    -0.376    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.271    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change rise@0.000ns - clk_48MHz_clock_change_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.764%)  route 0.303ns (68.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[3]/Q
                         net (fo=2, routed)           0.303    -0.075    sc_next
    SLICE_X0Y111         FDRE                                         r  sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.869    -0.283    clk_48MHz
    SLICE_X0Y111         FDRE                                         r  sc_reg/C
                         clock pessimism             -0.217    -0.500    
                         clock uncertainty            0.145    -0.355    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.070    -0.285    sc_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_30MHz_clock_change
  To Clock:  clk_30MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       27.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[29]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[29]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[30]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[30]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.058ns (22.145%)  route 3.720ns (77.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.328     2.448    WA/reg_next_0
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[25]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[25]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[26]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[26]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.058ns (22.806%)  route 3.581ns (77.194%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 31.398 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.189     2.309    WA/reg_next_0
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.603    31.398    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[28]/C
                         clock pessimism             -0.414    30.985    
                         clock uncertainty           -0.157    30.827    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    30.398    WA/counter100_reg[28]
  -------------------------------------------------------------------
                         required time                         30.398    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[21]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[21]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[22]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[22]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 WA/counter100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_30MHz_clock_change_1 rise@33.333ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.058ns (23.559%)  route 3.433ns (76.441%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 31.397 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.717    -2.330    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -1.874 r  WA/counter100_reg[4]/Q
                         net (fo=2, routed)           0.812    -1.062    WA/counter100[4]
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.124    -0.938 f  WA/counter100[31]_i_12/O
                         net (fo=1, routed)           0.996     0.058    WA/counter100[31]_i_12_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.152     0.210 f  WA/counter100[31]_i_5/O
                         net (fo=2, routed)           0.584     0.794    WA/counter100[31]_i_5_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.326     1.120 r  WA/counter100[31]_i_1/O
                         net (fo=31, routed)          1.041     2.161    WA/reg_next_0
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    33.333    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.925    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    28.070 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.704    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.795 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          1.602    31.397    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.414    30.984    
                         clock uncertainty           -0.157    30.826    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    30.397    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 28.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 WA/counter100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  WA/counter100_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.205    WA/counter100[0]
    SLICE_X1Y83          LUT1 (Prop_lut1_I0_O)        0.045    -0.160 r  WA/counter100[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    WA/counter100_1[0]
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X1Y83          FDRE                                         r  WA/counter100_reg[0]/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.157    -0.356    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.265    WA/counter100_reg[0]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WA/reg_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/reg_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/reg_next_reg/Q
                         net (fo=2, routed)           0.170    -0.202    WA/reg_next
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  WA/reg_next_i_1/O
                         net (fo=1, routed)           0.000    -0.157    WA/reg_next_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X1Y84          FDRE                                         r  WA/reg_next_reg/C
                         clock pessimism             -0.231    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.091    -0.264    WA/reg_next_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[11]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[11]
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y85          FDRE                                         r  WA/counter100_reg[11]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.250    WA/counter100_reg[11]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[15]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[15]
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.872    -0.280    WA/clk_30MHz
    SLICE_X0Y86          FDRE                                         r  WA/counter100_reg[15]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.250    WA/counter100_reg[15]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[23]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[23]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[23]
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y88          FDRE                                         r  WA/counter100_reg[23]/C
                         clock pessimism             -0.233    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.248    WA/counter100_reg[23]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.602    -0.510    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  WA/counter100_reg[27]/Q
                         net (fo=2, routed)           0.133    -0.237    WA/counter100[27]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.126 r  WA/counter100_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.126    WA/data0[27]
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.875    -0.277    WA/clk_30MHz
    SLICE_X0Y89          FDRE                                         r  WA/counter100_reg[27]/C
                         clock pessimism             -0.233    -0.510    
                         clock uncertainty            0.157    -0.353    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.248    WA/counter100_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.603    -0.509    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  WA/counter100_reg[31]/Q
                         net (fo=2, routed)           0.133    -0.236    WA/counter100[31]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.125 r  WA/counter100_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.125    WA/data0[31]
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.876    -0.276    WA/clk_30MHz
    SLICE_X0Y90          FDRE                                         r  WA/counter100_reg[31]/C
                         clock pessimism             -0.233    -0.509    
                         clock uncertainty            0.157    -0.352    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105    -0.247    WA/counter100_reg[31]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.600    -0.512    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  WA/counter100_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[7]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[7]
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.871    -0.281    WA/clk_30MHz
    SLICE_X0Y84          FDRE                                         r  WA/counter100_reg[7]/C
                         clock pessimism             -0.231    -0.512    
                         clock uncertainty            0.157    -0.355    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105    -0.250    WA/counter100_reg[7]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WA/counter100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.601    -0.511    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  WA/counter100_reg[19]/Q
                         net (fo=2, routed)           0.133    -0.238    WA/counter100[19]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.127 r  WA/counter100_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    WA/data0[19]
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.873    -0.279    WA/clk_30MHz
    SLICE_X0Y87          FDRE                                         r  WA/counter100_reg[19]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.157    -0.354    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.249    WA/counter100_reg[19]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 WA/counter100_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WA/counter100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_30MHz_clock_change_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_30MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_30MHz_clock_change_1 rise@0.000ns - clk_30MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_30MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.599    -0.513    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  WA/counter100_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.239    WA/counter100[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.128 r  WA/counter100_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.128    WA/data0[3]
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_30MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_30MHz_clock_change
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout2_buf/O
                         net (fo=34, routed)          0.870    -0.282    WA/clk_30MHz
    SLICE_X0Y83          FDRE                                         r  WA/counter100_reg[3]/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.157    -0.356    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105    -0.251    WA/counter100_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_48MHz_clock_change
  To Clock:  clk_48MHz_clock_change_1

Setup :            0  Failing Endpoints,  Worst Slack       18.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.401ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.023 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.023    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.145    18.315    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.377    count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 18.401    

Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.467ns (66.330%)  route 0.745ns (33.670%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.873 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.357 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.357    count_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.134 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.134    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.579    18.873    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.413    18.460    
                         clock uncertainty           -0.145    18.315    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.062    18.377    count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.377    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.517ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.464ns (66.284%)  route 0.745ns (33.716%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.137 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.137    count_reg[4]_i_1_n_6
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                 18.517    

Slack (MET) :             18.538ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.443ns (65.961%)  route 0.745ns (34.039%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.158 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                 18.538    

Slack (MET) :             18.612ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 1.369ns (64.769%)  route 0.745ns (35.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.232 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                 18.612    

Slack (MET) :             18.628ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.353ns (64.500%)  route 0.745ns (35.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 18.875 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.471 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    count_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.248 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.581    18.875    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.413    18.462    
                         clock uncertainty           -0.145    18.317    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.062    18.379    count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 18.628    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 1.220ns (62.097%)  route 0.745ns (37.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    -0.381 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.381    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.846ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.160ns (60.903%)  route 0.745ns (39.097%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704    -0.441 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.441    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                 18.846    

Slack (MET) :             19.199ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.807ns (52.009%)  route 0.745ns (47.991%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[1]/Q
                         net (fo=1, routed)           0.745    -1.145    count_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351    -0.794 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.794    count_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.389    18.487    
                         clock uncertainty           -0.145    18.342    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    18.404    count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                 19.199    

Slack (MET) :             19.361ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_48MHz_clock_change_1 rise@20.833ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.833%)  route 0.782ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.876 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.701    -2.346    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  count_reg[0]/Q
                         net (fo=2, routed)           0.782    -1.108    count_reg_n_0_[0]
    SLICE_X1Y116         FDRE                                         r  mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.833    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.425    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    15.570 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    17.204    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.295 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          1.582    18.876    clk_48MHz
    SLICE_X1Y116         FDRE                                         r  mc_reg/C
                         clock pessimism             -0.411    18.465    
                         clock uncertainty           -0.145    18.320    
    SLICE_X1Y116         FDRE (Setup_fdre_C_D)       -0.067    18.253    mc_reg
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                 19.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.497%)  route 0.156ns (52.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.156    -0.224    lr_next
    SLICE_X1Y117         FDRE                                         r  lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X1Y117         FDRE                                         r  lr_reg/C
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.145    -0.361    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070    -0.291    lr_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    count_reg[0]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.145    -0.374    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.269    count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    count_reg[4]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.145    -0.375    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.270    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.257    count_reg_n_0_[2]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    count_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.145    -0.374    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.269    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.258    count_reg_n_0_[6]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    count_reg[4]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.145    -0.375    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.270    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176    -0.204    count_reg_n_0_[8]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.089 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    count_reg[8]_i_1_n_7
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.145    -0.376    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.271    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.592    -0.520    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.203    count_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    count_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.863    -0.289    clk_48MHz
    SLICE_X0Y117         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.231    -0.520    
                         clock uncertainty            0.145    -0.375    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.270    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.193    count_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.148    count[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.078    count_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.864    -0.288    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.231    -0.519    
                         clock uncertainty            0.145    -0.374    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.269    count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.521    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  count_reg[9]/Q
                         net (fo=2, routed)           0.192    -0.188    lr_next
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.078 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.078    count_reg[8]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.862    -0.290    clk_48MHz
    SLICE_X0Y118         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.145    -0.376    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.271    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_48MHz_clock_change_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_48MHz_clock_change_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48MHz_clock_change_1 rise@0.000ns - clk_48MHz_clock_change rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.764%)  route 0.303ns (68.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48MHz_clock_change rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.593    -0.519    clk_48MHz
    SLICE_X0Y116         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  count_reg[3]/Q
                         net (fo=2, routed)           0.303    -0.075    sc_next
    SLICE_X0Y111         FDRE                                         r  sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48MHz_clock_change_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/inst/clk_100MHz_clock_change
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/inst/clk_48MHz_clock_change
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/inst/clkout1_buf/O
                         net (fo=13, routed)          0.869    -0.283    clk_48MHz
    SLICE_X0Y111         FDRE                                         r  sc_reg/C
                         clock pessimism             -0.217    -0.500    
                         clock uncertainty            0.145    -0.355    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.070    -0.285    sc_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.210    





