---
title: "Optimizing cache bypassing and warp scheduling for GPUs"
authors: ['Yun Liang 0001', 'Xiaolong Xie', 'Yu Wang 0002', 'Guangyu Sun 0003', 'Tao Wang 0004']
authors-key: ['liangyun', 'xiexiaolong', 'wangyu', 'sunguangyu', 'wangtao']
year: "2018"
article-link: "https://doi.org/10.1109/TCAD.2017.2764886"
venue: "IEEE Trans. on CAD of Integrated Circuits and Systems"
bibex: "@article{DBLP:journals/tcad/LiangXWSW18,
  author    = {Yun Liang and
               Xiaolong Xie and
               Yu Wang and
               Guangyu Sun and
               Tao Wang},
  title     = {Optimizing Cache Bypassing and Warp Scheduling for GPUs},
  journal   = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},
  volume    = {37},
  number    = {8},
  pages     = {1560--1573},
  year      = {2018},
  url       = {https://doi.org/10.1109/TCAD.2017.2764886},
  doi       = {10.1109/TCAD.2017.2764886},
  timestamp = {Mon, 16 Dec 2019 13:26:25 +0100},
  biburl    = {https://dblp.org/rec/journals/tcad/LiangXWSW18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}"
---
