{"files":[{"patch":"@@ -141,1 +141,1 @@\n-  decl(ext_Zicboz      , \"Zicboz\"      , RV_NO_FLAG_BIT, true , UPDATE_DEFAULT(UseZicboz))      \\\n+  decl(ext_Zicboz      , \"Zicboz\"      , RV_NO_FLAG_BIT, true , NO_UPDATE_DEFAULT)              \\\n@@ -152,1 +152,1 @@\n-  decl(ext_Ztso        , \"Ztso\"        , RV_NO_FLAG_BIT, true , UPDATE_DEFAULT(UseZtso))        \\\n+  decl(ext_Ztso        , \"Ztso\"        , RV_NO_FLAG_BIT, true , NO_UPDATE_DEFAULT)              \\\n@@ -154,1 +154,1 @@\n-  decl(ext_Zacas       , \"Zacas\"       , RV_NO_FLAG_BIT, true , UPDATE_DEFAULT(UseZacas))       \\\n+  decl(ext_Zacas       , \"Zacas\"       , RV_NO_FLAG_BIT, true , NO_UPDATE_DEFAULT)              \\\n","filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -52,0 +52,2 @@\n+#define   RISCV_HWPROBE_EXT_ZICBOZ              (1 << 6)\n+#define   RISCV_HWPROBE_EXT_ZBC                 (1 << 7)\n@@ -53,0 +55,2 @@\n+#define   RISCV_HWPROBE_EXT_ZTSO                (1ULL << 33)\n+#define   RISCV_HWPROBE_EXT_ZACAS               (1ULL << 34)\n@@ -149,0 +153,6 @@\n+  if (is_set(RISCV_HWPROBE_KEY_IMA_EXT_0, RISCV_HWPROBE_EXT_ZICBOZ)) {\n+    VM_Version::ext_Zicboz.enable_feature();\n+  }\n+  if (is_set(RISCV_HWPROBE_KEY_IMA_EXT_0, RISCV_HWPROBE_EXT_ZBC)) {\n+    VM_Version::ext_Zbc.enable_feature();\n+  }\n@@ -152,0 +162,6 @@\n+  if (is_set(RISCV_HWPROBE_KEY_IMA_EXT_0, RISCV_HWPROBE_EXT_ZTSO)) {\n+    VM_Version::ext_Ztso.enable_feature();\n+  }\n+  if (is_set(RISCV_HWPROBE_KEY_IMA_EXT_0, RISCV_HWPROBE_EXT_ZACAS)) {\n+    VM_Version::ext_Zacas.enable_feature();\n+  }\n","filename":"src\/hotspot\/os_cpu\/linux_riscv\/riscv_hwprobe.cpp","additions":16,"deletions":0,"binary":false,"changes":16,"status":"modified"}]}