/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

/*********************************************************************
* file: cslr_vps_cproc.h
*
* Brief: This file contains the Register Description for vps_cproc
*
*********************************************************************/
#ifndef _CSLR_VPS_CPROC_H_
#define _CSLR_VPS_CPROC_H_



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 FCC00;
    volatile Uint32 FCC01;
    volatile Uint32 FCC02;
    volatile Uint32 FCC03;
    volatile Uint32 FCC04;
    volatile Uint32 FCC05;
    volatile Uint32 FCC06;
    volatile Uint32 FCC07;
    volatile Uint32 FCC08;
    volatile Uint32 FCC09;
    volatile Uint32 FCC10;
    volatile Uint32 ICC00;
    volatile Uint32 ICC01;
    volatile Uint32 ICC02;
    volatile Uint32 ICC03;
    volatile Uint32 ICC04;
    volatile Uint32 ICC05;
    volatile Uint32 ICC06;
    volatile Uint32 ICC07;
    volatile Uint32 CPRCT00;
    volatile Uint32 CPRCT01;
    volatile Uint32 CPRCT02;
    volatile Uint32 CPRCT03;
    volatile Uint32 CPRCT04;
    volatile Uint32 CPRCT05;
    volatile Uint32 CPRCT06;
    volatile Uint32 CPRCT07;
    volatile Uint32 CPRCT08;
    volatile Uint32 CPRCT09;
    volatile Uint32 CPRCT10;
    volatile Uint32 CPRCT11;
    volatile Uint32 CPRCT12;
    volatile Uint32 CPRCT13;
    volatile Uint32 CPRCT14;
    volatile Uint32 CPRCT15;
    volatile Uint32 CPRCT16;
    volatile Uint32 CPRCT17;
    volatile Uint32 CPRCT18;
    volatile Uint32 CPRCT19;
    volatile Uint32 CPRCT20;
    volatile Uint32 CPRCT21;
    volatile Uint32 CPRCT22;
    volatile Uint32 CPRCT23;
    volatile Uint32 CPRCT24;
    volatile Uint32 CPRCT25;
    volatile Uint32 CPRCT26;
    volatile Uint32 CPRCT27;
    volatile Uint32 CPRCT28;
    volatile Uint32 CPRCT29;
    volatile Uint32 CPRCT30;
    volatile Uint32 CPRCT31;
    volatile Uint32 CPRCT32;
    volatile Uint8 RSVD0[48];
    volatile Uint32 CPRST00;
    volatile Uint32 CPRST01;
    volatile Uint32 CPRST02;
    volatile Uint32 CPRST03;
    volatile Uint32 CPRST04;
    volatile Uint32 CPRST05;
    volatile Uint32 CPRST06;
    volatile Uint32 CPRST07;
    volatile Uint32 CPRST08;
    volatile Uint32 CPRST09;
    volatile Uint32 CPRST10;
    volatile Uint32 CPRST11;
    volatile Uint32 CPRST12;
    volatile Uint32 CPRST13;
    volatile Uint32 CPRST14;
    volatile Uint32 CPRST15;
    volatile Uint32 CPRST16;
    volatile Uint32 CPRST17;
    volatile Uint32 CPRST18;
    volatile Uint32 CPRST19;
    volatile Uint32 CPRST20;
    volatile Uint32 CPRST21;
    volatile Uint32 CPRST22;
    volatile Uint32 CPRST23;
    volatile Uint32 CPRST24;
    volatile Uint32 CPRST25;
    volatile Uint32 CPRST26;
    volatile Uint32 CPRST27;
    volatile Uint32 CPRST28;
    volatile Uint32 CPRST29;
    volatile Uint32 CPRST30;
    volatile Uint32 CPRST31;
    volatile Uint32 CPRST32;
    volatile Uint32 CPRST33;
    volatile Uint32 CPRST34;
    volatile Uint32 CPRST35;
    volatile Uint32 CPRST36;
    volatile Uint32 CPRST37;
    volatile Uint32 CPRST38;
    volatile Uint32 CPRST39;
    volatile Uint32 CPRST40;
    volatile Uint32 CPRST41;
    volatile Uint32 CPRST42;
    volatile Uint32 CPRST43;
    volatile Uint32 CPRST44;
    volatile Uint32 CPRST45;
    volatile Uint32 CPRST46;
    volatile Uint32 CPRST47;
    volatile Uint32 CPRST48;
    volatile Uint32 CPRST49;
    volatile Uint32 CPRST50;
    volatile Uint32 CPRST51;
    volatile Uint32 CPRST52;
    volatile Uint32 CPRST53;
    volatile Uint32 CPRST54;
    volatile Uint32 CPRST55;
    volatile Uint32 CPRST56;
    volatile Uint32 CPRST57;
    volatile Uint32 CPRST58;
    volatile Uint32 CPRST59;
    volatile Uint32 CPRST60;
    volatile Uint32 CPRST61;
    volatile Uint32 CPRST62;
    volatile Uint32 CPRST63;
    volatile Uint32 CPRST64;
    volatile Uint32 CPRST65;
    volatile Uint32 CPRST66;
    volatile Uint32 CPRST67;
    volatile Uint32 CPRST68;
} CSL_Vps_cprocRegs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Vps_cprocRegs          *CSL_VpsCprocRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* fcc00 */

#define CSL_VPS_CPROC_FCC00_CCAM_BR_EN_MASK (0x00000004u)
#define CSL_VPS_CPROC_FCC00_CCAM_BR_EN_SHIFT (0x00000002u)

#define CSL_VPS_CPROC_FCC00_CCAM_BYPASS_MASK (0x00000010u)
#define CSL_VPS_CPROC_FCC00_CCAM_BYPASS_SHIFT (0x00000004u)

#define CSL_VPS_CPROC_FCC00_CCAM_YOFST_MASK (0x00000001u)
#define CSL_VPS_CPROC_FCC00_CCAM_YOFST_SHIFT (0x00000000u)


/* fcc01 */

#define CSL_VPS_CPROC_FCC01_CCAM_BR_ADJ_MASK (0x03FF0000u)
#define CSL_VPS_CPROC_FCC01_CCAM_BR_ADJ_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_FCC01_CCAM_GY_MASK (0x00003FFFu)
#define CSL_VPS_CPROC_FCC01_CCAM_GY_SHIFT (0x00000000u)


/* fcc02 */

#define CSL_VPS_CPROC_FCC02_CCAM_GUB_MASK (0x3FFF0000u)
#define CSL_VPS_CPROC_FCC02_CCAM_GUB_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_FCC02_CCAM_GUG_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_FCC02_CCAM_GUG_SHIFT (0x00000000u)


/* fcc03 */

#define CSL_VPS_CPROC_FCC03_CCAM_GVG_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_FCC03_CCAM_GVG_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_FCC03_CCAM_GVR_MASK (0x00003FFFu)
#define CSL_VPS_CPROC_FCC03_CCAM_GVR_SHIFT (0x00000000u)


/* fcc04 */

#define CSL_VPS_CPROC_FCC04_CCAM_M00_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_FCC04_CCAM_M00_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_FCC04_CCAM_M01_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_FCC04_CCAM_M01_SHIFT (0x00000010u)


/* fcc05 */

#define CSL_VPS_CPROC_FCC05_CCAM_M02_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_FCC05_CCAM_M02_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_FCC05_CCAM_M10_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_FCC05_CCAM_M10_SHIFT (0x00000010u)


/* fcc06 */

#define CSL_VPS_CPROC_FCC06_CCAM_M11_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_FCC06_CCAM_M11_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_FCC06_CCAM_M12_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_FCC06_CCAM_M12_SHIFT (0x00000010u)


/* fcc07 */

#define CSL_VPS_CPROC_FCC07_CCAM_M20_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_FCC07_CCAM_M20_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_FCC07_CCAM_M21_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_FCC07_CCAM_M21_SHIFT (0x00000010u)


/* fcc08 */

#define CSL_VPS_CPROC_FCC08_CCAM_M22_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_FCC08_CCAM_M22_SHIFT (0x00000000u)


/* fcc09 */

#define CSL_VPS_CPROC_FCC09_CCAM_S_MASK  (0x1FFF0000u)
#define CSL_VPS_CPROC_FCC09_CCAM_S_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_FCC09_CCAM_T_MASK  (0x00001FFFu)
#define CSL_VPS_CPROC_FCC09_CCAM_T_SHIFT (0x00000000u)


/* fcc10 */

#define CSL_VPS_CPROC_FCC10_CCAM_A_MASK  (0x1FFF0000u)
#define CSL_VPS_CPROC_FCC10_CCAM_A_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_FCC10_CCAM_CZ_MASK (0x00001FFFu)
#define CSL_VPS_CPROC_FCC10_CCAM_CZ_SHIFT (0x00000000u)


/* icc00 */

#define CSL_VPS_CPROC_ICC00_ICCAM_TEST1_MASK (0x00000004u)
#define CSL_VPS_CPROC_ICC00_ICCAM_TEST1_SHIFT (0x00000002u)


/* icc01 */

#define CSL_VPS_CPROC_ICC01_ICCAM_A_MASK (0x1FFF0000u)
#define CSL_VPS_CPROC_ICC01_ICCAM_A_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_ICC01_ICCAM_CZ_MASK (0x00001FFFu)
#define CSL_VPS_CPROC_ICC01_ICCAM_CZ_SHIFT (0x00000000u)


/* icc02 */

#define CSL_VPS_CPROC_ICC02_ICCAM_S_MASK (0x00001FFFu)
#define CSL_VPS_CPROC_ICC02_ICCAM_S_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_ICC02_ICCAM_X0_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_ICC02_ICCAM_X0_SHIFT (0x00000010u)


/* icc03 */

#define CSL_VPS_CPROC_ICC03_ICCAM_M00_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_ICC03_ICCAM_M00_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_ICC03_ICCAM_M01_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_ICC03_ICCAM_M01_SHIFT (0x00000010u)


/* icc04 */

#define CSL_VPS_CPROC_ICC04_ICCAM_M02_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_ICC04_ICCAM_M02_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_ICC04_ICCAM_M10_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_ICC04_ICCAM_M10_SHIFT (0x00000010u)


/* icc05 */

#define CSL_VPS_CPROC_ICC05_ICCAM_M11_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_ICC05_ICCAM_M11_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_ICC05_ICCAM_M12_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_ICC05_ICCAM_M12_SHIFT (0x00000010u)


/* icc06 */

#define CSL_VPS_CPROC_ICC06_ICCAM_M20_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_ICC06_ICCAM_M20_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_ICC06_ICCAM_M21_MASK (0xFFFF0000u)
#define CSL_VPS_CPROC_ICC06_ICCAM_M21_SHIFT (0x00000010u)


/* icc07 */

#define CSL_VPS_CPROC_ICC07_ICCAM_M22_MASK (0x0000FFFFu)
#define CSL_VPS_CPROC_ICC07_ICCAM_M22_SHIFT (0x00000000u)


/* cprct00 */

#define CSL_VPS_CPROC_CPRCT00_LVA_LCA_FEN_MASK (0x08000000u)
#define CSL_VPS_CPROC_CPRCT00_LVA_LCA_FEN_SHIFT (0x0000001Bu)

#define CSL_VPS_CPROC_CPRCT00_LVA_LHA_FEN_MASK (0x20000000u)
#define CSL_VPS_CPROC_CPRCT00_LVA_LHA_FEN_SHIFT (0x0000001Du)

#define CSL_VPS_CPROC_CPRCT00_LVA_LSA_FEN_MASK (0x10000000u)
#define CSL_VPS_CPROC_CPRCT00_LVA_LSA_FEN_SHIFT (0x0000001Cu)

#define CSL_VPS_CPROC_CPRCT00_LVA_NO_LINES_PER_FRAME_MASK (0x000007FFu)
#define CSL_VPS_CPROC_CPRCT00_LVA_NO_LINES_PER_FRAME_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT00_LVA_NO_PIXELS_PER_LINE_MASK (0x07FF0000u)
#define CSL_VPS_CPROC_CPRCT00_LVA_NO_PIXELS_PER_LINE_SHIFT (0x00000010u)


/* cprct01 */

#define CSL_VPS_CPROC_CPRCT01_LVA_IMAGE_SAT_VAL_INH_EN_MASK (0x00002000u)
#define CSL_VPS_CPROC_CPRCT01_LVA_IMAGE_SAT_VAL_INH_EN_SHIFT (0x0000000Du)

#define CSL_VPS_CPROC_CPRCT01_LVA_LHA_HUE_ADJ_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT01_LVA_LHA_HUE_ADJ_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_CPRCT01_LVA_LHA_HUE_CNTRL_EN_MASK (0x10000000u)
#define CSL_VPS_CPROC_CPRCT01_LVA_LHA_HUE_CNTRL_EN_SHIFT (0x0000001Cu)

#define CSL_VPS_CPROC_CPRCT01_LVA_LSA_SAT_ADJ_MASK (0x000007FFu)
#define CSL_VPS_CPROC_CPRCT01_LVA_LSA_SAT_ADJ_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT01_LVA_LSA_SAT_CNTRL_EN_MASK (0x00001000u)
#define CSL_VPS_CPROC_CPRCT01_LVA_LSA_SAT_CNTRL_EN_SHIFT (0x0000000Cu)


/* cprct02 */

#define CSL_VPS_CPROC_CPRCT02_LVA_IMAGE_MIN_SAT_GAIN_MASK (0xFF000000u)
#define CSL_VPS_CPROC_CPRCT02_LVA_IMAGE_MIN_SAT_GAIN_SHIFT (0x00000018u)

#define CSL_VPS_CPROC_CPRCT02_LVA_LCA_BRIGHT_ADJ_MASK (0x000007FFu)
#define CSL_VPS_CPROC_CPRCT02_LVA_LCA_BRIGHT_ADJ_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT02_LVA_LCA_BRIGHT_CNTRL_EN_MASK (0x00001000u)
#define CSL_VPS_CPROC_CPRCT02_LVA_LCA_BRIGHT_CNTRL_EN_SHIFT (0x0000000Cu)


/* cprct03 */

#define CSL_VPS_CPROC_CPRCT03_LVA_IMAGE_SAT_GAIN_MASK (0x000000FFu)
#define CSL_VPS_CPROC_CPRCT03_LVA_IMAGE_SAT_GAIN_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_GRASS_SAT_EN_MASK (0x02000000u)
#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_GRASS_SAT_EN_SHIFT (0x00000019u)

#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_GRASS_SAT_GAIN_MASK (0x0000FF00u)
#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_GRASS_SAT_GAIN_SHIFT (0x00000008u)

#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_IMAGE_SAT_GAIN_EN_MASK (0x01000000u)
#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_IMAGE_SAT_GAIN_EN_SHIFT (0x00000018u)

#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_SKY_SAT_EN_MASK (0x04000000u)
#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_SKY_SAT_EN_SHIFT (0x0000001Au)

#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_SKY_SAT_GAIN_MASK (0x00FF0000u)
#define CSL_VPS_CPROC_CPRCT03_LVA_LSA_SKY_SAT_GAIN_SHIFT (0x00000010u)


/* cprct04 */

#define CSL_VPS_CPROC_CPRCT04_BYPASS_ALL_MASK (0x04000000u)
#define CSL_VPS_CPROC_CPRCT04_BYPASS_ALL_SHIFT (0x0000001Au)

#define CSL_VPS_CPROC_CPRCT04_LVA_LSA_GRASS_PDF_DEBUG_EN_MASK (0x00000800u)
#define CSL_VPS_CPROC_CPRCT04_LVA_LSA_GRASS_PDF_DEBUG_EN_SHIFT (0x0000000Bu)

#define CSL_VPS_CPROC_CPRCT04_LVA_LSA_SKIN_PDF_DEBUG_EN_MASK (0x00000400u)
#define CSL_VPS_CPROC_CPRCT04_LVA_LSA_SKIN_PDF_DEBUG_EN_SHIFT (0x0000000Au)

#define CSL_VPS_CPROC_CPRCT04_LVA_LSA_SKY_PDF_DEBUG_EN_MASK (0x00001000u)
#define CSL_VPS_CPROC_CPRCT04_LVA_LSA_SKY_PDF_DEBUG_EN_SHIFT (0x0000000Cu)


/* cprct05 */

#define CSL_VPS_CPROC_CPRCT05_LVA_LSA_SMAX_P_MASK (0x000003FFu)
#define CSL_VPS_CPROC_CPRCT05_LVA_LSA_SMAX_P_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT05_LVA_LSA_SMIN_P_MASK (0x03FF0000u)
#define CSL_VPS_CPROC_CPRCT05_LVA_LSA_SMIN_P_SHIFT (0x00000010u)


/* cprct06 */

#define CSL_VPS_CPROC_CPRCT06_LVA_LSA_SKIN_TONE_INHIBIT_MASK (0x00100000u)
#define CSL_VPS_CPROC_CPRCT06_LVA_LSA_SKIN_TONE_INHIBIT_SHIFT (0x00000014u)


/* cprct07 */

#define CSL_VPS_CPROC_CPRCT07_C_GLOBAL_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT07_C_GLOBAL_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT07_GCA_BYPASS_MASK (0x20000000u)
#define CSL_VPS_CPROC_CPRCT07_GCA_BYPASS_SHIFT (0x0000001Du)

#define CSL_VPS_CPROC_CPRCT07_GCA_SKIN_INHIBIT_MASK (0x10000000u)
#define CSL_VPS_CPROC_CPRCT07_GCA_SKIN_INHIBIT_SHIFT (0x0000001Cu)

#define CSL_VPS_CPROC_CPRCT07_GCA_VALUE_INH_EN_MASK (0x00001000u)
#define CSL_VPS_CPROC_CPRCT07_GCA_VALUE_INH_EN_SHIFT (0x0000000Cu)

#define CSL_VPS_CPROC_CPRCT07_GCA_VALUE_INH_MODE_MASK (0x00002000u)
#define CSL_VPS_CPROC_CPRCT07_GCA_VALUE_INH_MODE_SHIFT (0x0000000Du)

#define CSL_VPS_CPROC_CPRCT07_U_GLOBAL_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT07_U_GLOBAL_SHIFT (0x00000010u)


/* cprct08 */

#define CSL_VPS_CPROC_CPRCT08_GCA_CHROMA_INH_EN_MASK (0x08000000u)
#define CSL_VPS_CPROC_CPRCT08_GCA_CHROMA_INH_EN_SHIFT (0x0000001Bu)

#define CSL_VPS_CPROC_CPRCT08_GCA_CHROMA_NEG_MODE_MASK (0xC0000000u)
#define CSL_VPS_CPROC_CPRCT08_GCA_CHROMA_NEG_MODE_SHIFT (0x0000001Eu)

#define CSL_VPS_CPROC_CPRCT08_GCA_CHROMA_POS_MODE_MASK (0x30000000u)
#define CSL_VPS_CPROC_CPRCT08_GCA_CHROMA_POS_MODE_SHIFT (0x0000001Cu)

#define CSL_VPS_CPROC_CPRCT08_GCA_FORCE_FIRST5_MASK (0x01000000u)
#define CSL_VPS_CPROC_CPRCT08_GCA_FORCE_FIRST5_SHIFT (0x00000018u)

#define CSL_VPS_CPROC_CPRCT08_HW_HIST_FIRST5_MAX_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT08_HW_HIST_FIRST5_MAX_SHIFT (0x00000000u)


/* cprct09 */

#define CSL_VPS_CPROC_CPRCT09_GCA_FORCE_LAST5_MASK (0x01000000u)
#define CSL_VPS_CPROC_CPRCT09_GCA_FORCE_LAST5_SHIFT (0x00000018u)

#define CSL_VPS_CPROC_CPRCT09_HW_HIST_LAST5_MAX_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT09_HW_HIST_LAST5_MAX_SHIFT (0x00000000u)


/* cprct10 */

#define CSL_VPS_CPROC_CPRCT10_GCA_FORCE_MID_BINS_MASK (0x01000000u)
#define CSL_VPS_CPROC_CPRCT10_GCA_FORCE_MID_BINS_SHIFT (0x00000018u)

#define CSL_VPS_CPROC_CPRCT10_HW_HIST_MID_BINS_MAX_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT10_HW_HIST_MID_BINS_MAX_SHIFT (0x00000000u)


/* cprct11 */

#define CSL_VPS_CPROC_CPRCT11_X_POS_EXT_REG_0_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT11_X_POS_EXT_REG_0_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT11_X_POS_EXT_REG_1_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT11_X_POS_EXT_REG_1_SHIFT (0x00000010u)


/* cprct12 */

#define CSL_VPS_CPROC_CPRCT12_X_POS_EXT_REG_2_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT12_X_POS_EXT_REG_2_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT12_X_POS_EXT_REG_3_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT12_X_POS_EXT_REG_3_SHIFT (0x00000010u)


/* cprct13 */

#define CSL_VPS_CPROC_CPRCT13_X_POS_EXT_REG_4_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT13_X_POS_EXT_REG_4_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT13_X_POS_EXT_REG_5_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT13_X_POS_EXT_REG_5_SHIFT (0x00000010u)


/* cprct14 */

#define CSL_VPS_CPROC_CPRCT14_X_POS_EXT_REG_6_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT14_X_POS_EXT_REG_6_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT14_X_POS_EXT_REG_7_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT14_X_POS_EXT_REG_7_SHIFT (0x00000010u)


/* cprct15 */

#define CSL_VPS_CPROC_CPRCT15_X_POS_EXT_REG_8_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT15_X_POS_EXT_REG_8_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT15_X_POS_EXT_REG_9_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT15_X_POS_EXT_REG_9_SHIFT (0x00000010u)


/* cprct16 */

#define CSL_VPS_CPROC_CPRCT16_A_EXT_REG_0_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT16_A_EXT_REG_0_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT16_A_EXT_REG_1_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT16_A_EXT_REG_1_SHIFT (0x00000010u)


/* cprct17 */

#define CSL_VPS_CPROC_CPRCT17_A_EXT_REG_2_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT17_A_EXT_REG_2_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT17_A_EXT_REG_3_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT17_A_EXT_REG_3_SHIFT (0x00000010u)


/* cprct18 */

#define CSL_VPS_CPROC_CPRCT18_A_EXT_REG_4_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT18_A_EXT_REG_4_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT18_A_EXT_REG_5_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT18_A_EXT_REG_5_SHIFT (0x00000010u)


/* cprct19 */

#define CSL_VPS_CPROC_CPRCT19_A_EXT_REG_6_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT19_A_EXT_REG_6_SHIFT (0x00000000u)

#define CSL_VPS_CPROC_CPRCT19_A_EXT_REG_7_MASK (0x0FFF0000u)
#define CSL_VPS_CPROC_CPRCT19_A_EXT_REG_7_SHIFT (0x00000010u)


/* cprct20 */

#define CSL_VPS_CPROC_CPRCT20_A_EXT_REG_8_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRCT20_A_EXT_REG_8_SHIFT (0x00000000u)


/* cprct21 */

#define CSL_VPS_CPROC_CPRCT21_B_EXT_REG_0_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT21_B_EXT_REG_0_SHIFT (0x00000000u)


/* cprct22 */

#define CSL_VPS_CPROC_CPRCT22_B_EXT_REG_1_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT22_B_EXT_REG_1_SHIFT (0x00000000u)


/* cprct23 */

#define CSL_VPS_CPROC_CPRCT23_B_EXT_REG_2_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT23_B_EXT_REG_2_SHIFT (0x00000000u)


/* cprct24 */

#define CSL_VPS_CPROC_CPRCT24_B_EXT_REG_3_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT24_B_EXT_REG_3_SHIFT (0x00000000u)


/* cprct25 */

#define CSL_VPS_CPROC_CPRCT25_B_EXT_REG_4_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT25_B_EXT_REG_4_SHIFT (0x00000000u)


/* cprct26 */

#define CSL_VPS_CPROC_CPRCT26_B_EXT_REG_5_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT26_B_EXT_REG_5_SHIFT (0x00000000u)


/* cprct27 */

#define CSL_VPS_CPROC_CPRCT27_B_EXT_REG_6_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT27_B_EXT_REG_6_SHIFT (0x00000000u)


/* cprct28 */

#define CSL_VPS_CPROC_CPRCT28_B_EXT_REG_7_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT28_B_EXT_REG_7_SHIFT (0x00000000u)


/* cprct29 */

#define CSL_VPS_CPROC_CPRCT29_B_EXT_REG_8_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRCT29_B_EXT_REG_8_SHIFT (0x00000000u)


/* cprct30 */

#define CSL_VPS_CPROC_CPRCT30_X_REGION_END_MASK (0x07FF0000u)
#define CSL_VPS_CPROC_CPRCT30_X_REGION_END_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_CPRCT30_X_REGION_START_MASK (0x000007FFu)
#define CSL_VPS_CPROC_CPRCT30_X_REGION_START_SHIFT (0x00000000u)


/* cprct31 */

#define CSL_VPS_CPROC_CPRCT31_Y_REGION_END_MASK (0x07FF0000u)
#define CSL_VPS_CPROC_CPRCT31_Y_REGION_END_SHIFT (0x00000010u)

#define CSL_VPS_CPROC_CPRCT31_Y_REGION_START_MASK (0x000007FFu)
#define CSL_VPS_CPROC_CPRCT31_Y_REGION_START_SHIFT (0x00000000u)


/* cprct32 */

#define CSL_VPS_CPROC_CPRCT32_VEMO_EN_MASK (0x00000010u)
#define CSL_VPS_CPROC_CPRCT32_VEMO_EN_SHIFT (0x00000004u)

#define CSL_VPS_CPROC_CPRCT32_VEMO_SIDE_MASK (0x00000020u)
#define CSL_VPS_CPROC_CPRCT32_VEMO_SIDE_SHIFT (0x00000005u)


/* cprst00 */

#define CSL_VPS_CPROC_CPRST00_J_HW_HIST_OUT00_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST00_J_HW_HIST_OUT00_SHIFT (0x00000000u)


/* cprst01 */

#define CSL_VPS_CPROC_CPRST01_J_HW_HIST_OUT01_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST01_J_HW_HIST_OUT01_SHIFT (0x00000000u)


/* cprst02 */

#define CSL_VPS_CPROC_CPRST02_J_HW_HIST_OUT02_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST02_J_HW_HIST_OUT02_SHIFT (0x00000000u)


/* cprst03 */

#define CSL_VPS_CPROC_CPRST03_J_HW_HIST_OUT03_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST03_J_HW_HIST_OUT03_SHIFT (0x00000000u)


/* cprst04 */

#define CSL_VPS_CPROC_CPRST04_J_HW_HIST_OUT04_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST04_J_HW_HIST_OUT04_SHIFT (0x00000000u)


/* cprst05 */

#define CSL_VPS_CPROC_CPRST05_J_HW_HIST_OUT05_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST05_J_HW_HIST_OUT05_SHIFT (0x00000000u)


/* cprst06 */

#define CSL_VPS_CPROC_CPRST06_J_HW_HIST_OUT06_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST06_J_HW_HIST_OUT06_SHIFT (0x00000000u)


/* cprst07 */

#define CSL_VPS_CPROC_CPRST07_J_HW_HIST_OUT07_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST07_J_HW_HIST_OUT07_SHIFT (0x00000000u)


/* cprst08 */

#define CSL_VPS_CPROC_CPRST08_J_HW_HIST_OUT08_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST08_J_HW_HIST_OUT08_SHIFT (0x00000000u)


/* cprst09 */

#define CSL_VPS_CPROC_CPRST09_J_HW_HIST_OUT09_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST09_J_HW_HIST_OUT09_SHIFT (0x00000000u)


/* cprst10 */

#define CSL_VPS_CPROC_CPRST10_J_HW_HIST_OUT10_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST10_J_HW_HIST_OUT10_SHIFT (0x00000000u)


/* cprst11 */

#define CSL_VPS_CPROC_CPRST11_J_HW_HIST_OUT11_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST11_J_HW_HIST_OUT11_SHIFT (0x00000000u)


/* cprst12 */

#define CSL_VPS_CPROC_CPRST12_J_HW_HIST_OUT12_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST12_J_HW_HIST_OUT12_SHIFT (0x00000000u)


/* cprst13 */

#define CSL_VPS_CPROC_CPRST13_J_HW_HIST_OUT13_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST13_J_HW_HIST_OUT13_SHIFT (0x00000000u)


/* cprst14 */

#define CSL_VPS_CPROC_CPRST14_J_HW_HIST_OUT14_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST14_J_HW_HIST_OUT14_SHIFT (0x00000000u)


/* cprst15 */

#define CSL_VPS_CPROC_CPRST15_J_HW_HIST_OUT15_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST15_J_HW_HIST_OUT15_SHIFT (0x00000000u)


/* cprst16 */

#define CSL_VPS_CPROC_CPRST16_J_HW_HIST_OUT16_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST16_J_HW_HIST_OUT16_SHIFT (0x00000000u)


/* cprst17 */

#define CSL_VPS_CPROC_CPRST17_J_HW_HIST_OUT17_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST17_J_HW_HIST_OUT17_SHIFT (0x00000000u)


/* cprst18 */

#define CSL_VPS_CPROC_CPRST18_J_HW_HIST_OUT18_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST18_J_HW_HIST_OUT18_SHIFT (0x00000000u)


/* cprst19 */

#define CSL_VPS_CPROC_CPRST19_J_HW_HIST_OUT19_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST19_J_HW_HIST_OUT19_SHIFT (0x00000000u)


/* cprst20 */

#define CSL_VPS_CPROC_CPRST20_J_HW_HIST_OUT20_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST20_J_HW_HIST_OUT20_SHIFT (0x00000000u)


/* cprst21 */

#define CSL_VPS_CPROC_CPRST21_J_HW_HIST_OUT21_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST21_J_HW_HIST_OUT21_SHIFT (0x00000000u)


/* cprst22 */

#define CSL_VPS_CPROC_CPRST22_J_HW_HIST_OUT22_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST22_J_HW_HIST_OUT22_SHIFT (0x00000000u)


/* cprst23 */

#define CSL_VPS_CPROC_CPRST23_J_HW_HIST_OUT23_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST23_J_HW_HIST_OUT23_SHIFT (0x00000000u)


/* cprst24 */

#define CSL_VPS_CPROC_CPRST24_J_HW_HIST_OUT24_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST24_J_HW_HIST_OUT24_SHIFT (0x00000000u)


/* cprst25 */

#define CSL_VPS_CPROC_CPRST25_J_HW_HIST_OUT25_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST25_J_HW_HIST_OUT25_SHIFT (0x00000000u)


/* cprst26 */

#define CSL_VPS_CPROC_CPRST26_J_HW_HIST_OUT26_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST26_J_HW_HIST_OUT26_SHIFT (0x00000000u)


/* cprst27 */

#define CSL_VPS_CPROC_CPRST27_J_HW_HIST_OUT27_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST27_J_HW_HIST_OUT27_SHIFT (0x00000000u)


/* cprst28 */

#define CSL_VPS_CPROC_CPRST28_J_HW_HIST_OUT28_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST28_J_HW_HIST_OUT28_SHIFT (0x00000000u)


/* cprst29 */

#define CSL_VPS_CPROC_CPRST29_J_HW_HIST_OUT29_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST29_J_HW_HIST_OUT29_SHIFT (0x00000000u)


/* cprst30 */

#define CSL_VPS_CPROC_CPRST30_J_HW_HIST_OUT30_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST30_J_HW_HIST_OUT30_SHIFT (0x00000000u)


/* cprst31 */

#define CSL_VPS_CPROC_CPRST31_J_HW_HIST_OUT31_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST31_J_HW_HIST_OUT31_SHIFT (0x00000000u)


/* cprst32 */

#define CSL_VPS_CPROC_CPRST32_J_HW_HIST_OUT32_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST32_J_HW_HIST_OUT32_SHIFT (0x00000000u)


/* cprst33 */

#define CSL_VPS_CPROC_CPRST33_J_HW_HIST_OUT33_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST33_J_HW_HIST_OUT33_SHIFT (0x00000000u)


/* cprst34 */

#define CSL_VPS_CPROC_CPRST34_J_HW_HIST_OUT34_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST34_J_HW_HIST_OUT34_SHIFT (0x00000000u)


/* cprst35 */

#define CSL_VPS_CPROC_CPRST35_J_HW_HIST_OUT35_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST35_J_HW_HIST_OUT35_SHIFT (0x00000000u)


/* cprst36 */

#define CSL_VPS_CPROC_CPRST36_J_HW_HIST_OUT36_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST36_J_HW_HIST_OUT36_SHIFT (0x00000000u)


/* cprst37 */

#define CSL_VPS_CPROC_CPRST37_J_HW_HIST_OUT37_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST37_J_HW_HIST_OUT37_SHIFT (0x00000000u)


/* cprst38 */

#define CSL_VPS_CPROC_CPRST38_J_HW_HIST_OUT38_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST38_J_HW_HIST_OUT38_SHIFT (0x00000000u)


/* cprst39 */

#define CSL_VPS_CPROC_CPRST39_J_HW_HIST_OUT39_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST39_J_HW_HIST_OUT39_SHIFT (0x00000000u)


/* cprst40 */

#define CSL_VPS_CPROC_CPRST40_J_HW_HIST_OUT40_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST40_J_HW_HIST_OUT40_SHIFT (0x00000000u)


/* cprst41 */

#define CSL_VPS_CPROC_CPRST41_J_HW_HIST_OUT41_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST41_J_HW_HIST_OUT41_SHIFT (0x00000000u)


/* cprst42 */

#define CSL_VPS_CPROC_CPRST42_J_HW_HIST_OUT42_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST42_J_HW_HIST_OUT42_SHIFT (0x00000000u)


/* cprst43 */

#define CSL_VPS_CPROC_CPRST43_J_HW_HIST_OUT43_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST43_J_HW_HIST_OUT43_SHIFT (0x00000000u)


/* cprst44 */

#define CSL_VPS_CPROC_CPRST44_J_HW_HIST_OUT44_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST44_J_HW_HIST_OUT44_SHIFT (0x00000000u)


/* cprst45 */

#define CSL_VPS_CPROC_CPRST45_J_HW_HIST_OUT45_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST45_J_HW_HIST_OUT45_SHIFT (0x00000000u)


/* cprst46 */

#define CSL_VPS_CPROC_CPRST46_J_HW_HIST_OUT46_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST46_J_HW_HIST_OUT46_SHIFT (0x00000000u)


/* cprst47 */

#define CSL_VPS_CPROC_CPRST47_J_HW_HIST_OUT47_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST47_J_HW_HIST_OUT47_SHIFT (0x00000000u)


/* cprst48 */

#define CSL_VPS_CPROC_CPRST48_J_HW_HIST_OUT48_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST48_J_HW_HIST_OUT48_SHIFT (0x00000000u)


/* cprst49 */

#define CSL_VPS_CPROC_CPRST49_J_HW_HIST_OUT49_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST49_J_HW_HIST_OUT49_SHIFT (0x00000000u)


/* cprst50 */

#define CSL_VPS_CPROC_CPRST50_J_HW_HIST_OUT50_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST50_J_HW_HIST_OUT50_SHIFT (0x00000000u)


/* cprst51 */

#define CSL_VPS_CPROC_CPRST51_J_HW_HIST_OUT51_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST51_J_HW_HIST_OUT51_SHIFT (0x00000000u)


/* cprst52 */

#define CSL_VPS_CPROC_CPRST52_J_HW_HIST_OUT52_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST52_J_HW_HIST_OUT52_SHIFT (0x00000000u)


/* cprst53 */

#define CSL_VPS_CPROC_CPRST53_J_HW_HIST_OUT53_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST53_J_HW_HIST_OUT53_SHIFT (0x00000000u)


/* cprst54 */

#define CSL_VPS_CPROC_CPRST54_J_HW_HIST_OUT54_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST54_J_HW_HIST_OUT54_SHIFT (0x00000000u)


/* cprst55 */

#define CSL_VPS_CPROC_CPRST55_J_HW_HIST_OUT55_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST55_J_HW_HIST_OUT55_SHIFT (0x00000000u)


/* cprst56 */

#define CSL_VPS_CPROC_CPRST56_J_HW_HIST_OUT56_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST56_J_HW_HIST_OUT56_SHIFT (0x00000000u)


/* cprst57 */

#define CSL_VPS_CPROC_CPRST57_J_HW_HIST_OUT57_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST57_J_HW_HIST_OUT57_SHIFT (0x00000000u)


/* cprst58 */

#define CSL_VPS_CPROC_CPRST58_J_HW_HIST_OUT58_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST58_J_HW_HIST_OUT58_SHIFT (0x00000000u)


/* cprst59 */

#define CSL_VPS_CPROC_CPRST59_J_HW_HIST_OUT59_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST59_J_HW_HIST_OUT59_SHIFT (0x00000000u)


/* cprst60 */

#define CSL_VPS_CPROC_CPRST60_J_HW_HIST_OUT60_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST60_J_HW_HIST_OUT60_SHIFT (0x00000000u)


/* cprst61 */

#define CSL_VPS_CPROC_CPRST61_J_HW_HIST_OUT61_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST61_J_HW_HIST_OUT61_SHIFT (0x00000000u)


/* cprst62 */

#define CSL_VPS_CPROC_CPRST62_J_HW_HIST_OUT62_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST62_J_HW_HIST_OUT62_SHIFT (0x00000000u)


/* cprst63 */

#define CSL_VPS_CPROC_CPRST63_J_HW_HIST_OUT63_MASK (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST63_J_HW_HIST_OUT63_SHIFT (0x00000000u)


/* cprst64 */

#define CSL_VPS_CPROC_CPRST64_HIST_MEAN_VALUE_MASK (0x00000FFFu)
#define CSL_VPS_CPROC_CPRST64_HIST_MEAN_VALUE_SHIFT (0x00000000u)


/* cprst65 */

#define CSL_VPS_CPROC_CPRST65_NA_MASK    (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST65_NA_SHIFT   (0x00000000u)


/* cprst66 */

#define CSL_VPS_CPROC_CPRST66_NB_MASK    (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST66_NB_SHIFT   (0x00000000u)


/* cprst67 */

#define CSL_VPS_CPROC_CPRST67_NL_MASK    (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST67_NL_SHIFT   (0x00000000u)


/* cprst68 */

#define CSL_VPS_CPROC_CPRST68_NU_MASK    (0x003FFFFFu)
#define CSL_VPS_CPROC_CPRST68_NU_SHIFT   (0x00000000u)


#endif
