# Experiment--02-Implementation-of-combinational-logic
NAME : DHANUSH P
REGISTER NO : 23001835
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![image](https://github.com/Dhanush0143/Experiment--02-Implementation-of-combinational-logic-/assets/139841924/7f6e064d-1a72-4044-bd1d-41c9282db884)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization :
![image](https://github.com/Dhanush0143/Experiment--02-Implementation-of-combinational-logic-/assets/139841924/bd226446-eb8b-409e-ab78-82600b7c583e)
TRUTH TABLE: 
![image](https://github.com/Dhanush0143/Experiment--02-Implementation-of-combinational-logic-/assets/139841924/8849bf7d-f395-463d-9fc8-8f305f319510)
OUTPUT WAVE:
![image](https://github.com/Dhanush0143/Experiment--02-Implementation-of-combinational-logic-/assets/139841924/d6cd03f1-3bd0-4fcc-b37e-812a44dac66c)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
