{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550609360715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550609360717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 17:49:20 2019 " "Processing started: Tue Feb 19 17:49:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550609360717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550609360717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FIFO -c FIFO --generate_functional_sim_netlist " "Command: quartus_map FIFO -c FIFO --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550609360718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550609360879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-ckt " "Found design unit 1: FFJK-ckt" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter-ckt " "Found design unit 2: counter-ckt" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361305 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361305 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "counter.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comapare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comapare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comapare-SYN " "Found design unit 1: comapare-SYN" {  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361306 ""} { "Info" "ISGN_ENTITY_NAME" "1 comapare " "Found entity 1: comapare" {  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-ckt " "Found design unit 1: register_bank-ckt" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361307 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-ckt " "Found design unit 1: FIFO-ckt" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361308 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-ckt " "Found design unit 1: ffd-ckt" {  } { { "ffd.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/ffd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361309 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361311 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFOM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFOM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFOM-ckt " "Found design unit 1: FIFOM-ckt" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361312 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFOM " "Found entity 1: FIFOM" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361313 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BIN-BCD.vhd 4 2 " "Found 4 design units, including 2 entities, in source file BIN-BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basiclogic-ckt " "Found design unit 1: basiclogic-ckt" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BIN_BCD-ckt2 " "Found design unit 2: BIN_BCD-ckt2" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361314 ""} { "Info" "ISGN_ENTITY_NAME" "1 basiclogic " "Found entity 1: basiclogic" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361314 ""} { "Info" "ISGN_ENTITY_NAME" "2 BIN_BCD " "Found entity 2: BIN_BCD" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-ckt " "Found design unit 1: seg7-ckt" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361315 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterrom-SYN " "Found design unit 1: counterrom-SYN" {  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361316 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterROM " "Found entity 1: counterROM" {  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIV2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV2-ckt " "Found design unit 1: DIV2-ckt" {  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361317 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV2 " "Found entity 1: DIV2" {  } { { "DIV2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/DIV2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFOM " "Elaborating entity \"FIFOM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550609361383 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "bcd 4 12 FIFOM.vhd(98) " "VHDL Incomplete Partial Association warning at FIFOM.vhd(98): port or argument \"bcd\" has 4/12 unassociated elements" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 98 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1550609361387 "|FIFOM"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "bcd 4 12 FIFOM.vhd(105) " "VHDL Incomplete Partial Association warning at FIFOM.vhd(105): port or argument \"bcd\" has 4/12 unassociated elements" {  } { { "FIFOM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 105 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1550609361388 "|FIFOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV2 DIV2:clkDiv " "Elaborating entity \"DIV2\" for hierarchy \"DIV2:clkDiv\"" {  } { { "FIFOM.vhd" "clkDiv" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo1\"" {  } { { "FIFOM.vhd" "fifo1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361407 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loo FIFO.vhd(9) " "VHDL Signal Declaration warning at FIFO.vhd(9): used implicit default value for signal \"loo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1550609361408 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loo2 FIFO.vhd(9) " "VHDL Signal Declaration warning at FIFO.vhd(9): used implicit default value for signal \"loo2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1550609361408 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lo FIFO.vhd(117) " "VHDL Process Statement warning at FIFO.vhd(117): signal \"lo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550609361409 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "full FIFO.vhd(118) " "VHDL Process Statement warning at FIFO.vhd(118): signal \"full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550609361409 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty FIFO.vhd(119) " "VHDL Process Statement warning at FIFO.vhd(119): signal \"empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550609361409 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clrCont FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"clrCont\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609361410 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrc FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"wrc\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609361410 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "loin FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"loin\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609361410 "|FIFOM|FIFO:fifo1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdc FIFO.vhd(107) " "VHDL Process Statement warning at FIFO.vhd(107): inferring latch(es) for signal or variable \"rdc\", which holds its previous value in one or more paths through the process" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550609361410 "|FIFOM|FIFO:fifo1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdc FIFO.vhd(107) " "Inferred latch for \"rdc\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609361411 "|FIFOM|FIFO:fifo1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loin FIFO.vhd(107) " "Inferred latch for \"loin\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609361411 "|FIFOM|FIFO:fifo1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrc FIFO.vhd(107) " "Inferred latch for \"wrc\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609361412 "|FIFOM|FIFO:fifo1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clrCont FIFO.vhd(107) " "Inferred latch for \"clrCont\" at FIFO.vhd(107)" {  } { { "FIFO.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550609361412 "|FIFOM|FIFO:fifo1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FIFO:fifo1\|counter:iniCounter " "Elaborating entity \"counter\" for hierarchy \"FIFO:fifo1\|counter:iniCounter\"" {  } { { "FIFO.vhd" "iniCounter" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK FIFO:fifo1\|counter:iniCounter\|FFJK:F1 " "Elaborating entity \"FFJK\" for hierarchy \"FIFO:fifo1\|counter:iniCounter\|FFJK:F1\"" {  } { { "counter.vhd" "F1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comapare FIFO:fifo1\|comapare:equals " "Elaborating entity \"comapare\" for hierarchy \"FIFO:fifo1\|comapare:equals\"" {  } { { "FIFO.vhd" "equals" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comapare.vhd" "LPM_COMPARE_component" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361480 ""}  } { { "comapare.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/comapare.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609361480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9hg " "Found entity 1: cmpr_9hg" {  } { { "db/cmpr_9hg.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/cmpr_9hg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9hg FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\|cmpr_9hg:auto_generated " "Elaborating entity \"cmpr_9hg\" for hierarchy \"FIFO:fifo1\|comapare:equals\|lpm_compare:LPM_COMPARE_component\|cmpr_9hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luiz/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank FIFO:fifo1\|register_bank:bank " "Elaborating entity \"register_bank\" for hierarchy \"FIFO:fifo1\|register_bank:bank\"" {  } { { "FIFO.vhd" "bank" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd FIFO:fifo1\|ffd:D " "Elaborating entity \"ffd\" for hierarchy \"FIFO:fifo1\|ffd:D\"" {  } { { "FIFO.vhd" "D" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFO.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom1 " "Elaborating entity \"rom\" for hierarchy \"rom:rom1\"" {  } { { "FIFOM.vhd" "rom1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361603 ""}  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609361603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg71 " "Found entity 1: altsyncram_gg71" {  } { { "db/altsyncram_gg71.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/altsyncram_gg71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg71 rom:rom1\|altsyncram:altsyncram_component\|altsyncram_gg71:auto_generated " "Elaborating entity \"altsyncram_gg71\" for hierarchy \"rom:rom1\|altsyncram:altsyncram_component\|altsyncram_gg71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterROM counterROM:contador " "Elaborating entity \"counterROM\" for hierarchy \"counterROM:contador\"" {  } { { "FIFOM.vhd" "contador" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counterROM:contador\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterROM.vhd" "LPM_COUNTER_component" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counterROM:contador\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counterROM:contador\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361686 ""}  } { { "counterROM.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/counterROM.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609361686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h9i " "Found entity 1: cntr_h9i" {  } { { "db/cntr_h9i.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/cntr_h9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h9i counterROM:contador\|lpm_counter:LPM_COUNTER_component\|cntr_h9i:auto_generated " "Elaborating entity \"cntr_h9i\" for hierarchy \"counterROM:contador\|lpm_counter:LPM_COUNTER_component\|cntr_h9i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/luiz/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN_BCD BIN_BCD:bin_bcd1 " "Elaborating entity \"BIN_BCD\" for hierarchy \"BIN_BCD:bin_bcd1\"" {  } { { "FIFOM.vhd" "bin_bcd1" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD0 BIN-BCD.vhd(49) " "Verilog HDL or VHDL warning at BIN-BCD.vhd(49): object \"SD0\" assigned a value but never read" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550609361728 "|FIFOM|BIN_BCD:bin_bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD1 BIN-BCD.vhd(49) " "Verilog HDL or VHDL warning at BIN-BCD.vhd(49): object \"SD1\" assigned a value but never read" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550609361728 "|FIFOM|BIN_BCD:bin_bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD2 BIN-BCD.vhd(49) " "Verilog HDL or VHDL warning at BIN-BCD.vhd(49): object \"SD2\" assigned a value but never read" {  } { { "BIN-BCD.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550609361728 "|FIFOM|BIN_BCD:bin_bcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basiclogic BIN_BCD:bin_bcd1\|basiclogic:box0 " "Elaborating entity \"basiclogic\" for hierarchy \"BIN_BCD:bin_bcd1\|basiclogic:box0\"" {  } { { "BIN-BCD.vhd" "box0" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/BIN-BCD.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:displ4 " "Elaborating entity \"seg7\" for hierarchy \"seg7:displ4\"" {  } { { "FIFOM.vhd" "displ4" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/FIFOM.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361741 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux5\"" {  } { { "register_bank.vhd" "Mux5" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux6\"" {  } { { "register_bank.vhd" "Mux6" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux7\"" {  } { { "register_bank.vhd" "Mux7" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux8\"" {  } { { "register_bank.vhd" "Mux8" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux9\"" {  } { { "register_bank.vhd" "Mux9" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux10\"" {  } { { "register_bank.vhd" "Mux10" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux11\"" {  } { { "register_bank.vhd" "Mux11" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FIFO:fifo1\|register_bank:bank\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FIFO:fifo1\|register_bank:bank\|Mux12\"" {  } { { "register_bank.vhd" "Mux12" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361819 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1550609361819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo1\|register_bank:bank\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"FIFO:fifo1\|register_bank:bank\|lpm_mux:Mux5\"" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550609361846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo1\|register_bank:bank\|lpm_mux:Mux5 " "Instantiated megafunction \"FIFO:fifo1\|register_bank:bank\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550609361846 ""}  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/register_bank.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1550609361846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/FIFO/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550609361884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550609361884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550609361996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 17:49:21 2019 " "Processing ended: Tue Feb 19 17:49:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550609361996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550609361996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550609361996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550609361996 ""}
