#project_name
fgm_controller
#Input
0
#Output
0
#fclk

#FPGA_name

#board_name
zedboard
#type_eth

#mem_base_address

#num_test
3000
#type_test

#type_template

#type_design_flowe
matlab
#from

#to

