{"basics":{"name":"Yuanhang Gao","label":"PhD Student","image":"","email":"gaoyh@nudt.edu.cn","phone":""},"education":[{"institution":"Zhengzhou University, Zhengzhou, China","studyType":"Bachelor","startDate":"2018-09-01","endDate":"2022-06-30"},{"institution":"National University of Defense Technology, Changsha, China","studyType":"Master","startDate":"2022-09-01","endDate":"2025-06-30","research":["In-Network Computing","Programmable Switches"]},{"institution":"National University of Defense Technology, Changsha, China","location":"Changsha, China","url":"https://www.nudt.edu.cn/","area":"Computer Science","studyType":"PhD","startDate":"2026-03-01","endDate":"present","research":["System and Networking","System for AI"]}],"publications":[{"name":"Magneto: Load-Balanced Key-Value Service","publisher":"IEEE Transactions on Services Computing","releaseDate":"2025-07-24","url":"https://ieeexplore.ieee.org/abstract/document/11095821","summary":"This paper presents Magneto, a load-balanced key-value service that improves the performance of distributed key-value stores under write-intensive workloads."}],"projects":[{"name":"CAInNet","summary":"Designed a platform based on FPGA-implemented PISA (Protocol-Independent Switch Architecture) to reduce data movement and enable pipelined processing of data and packets along the transmission path. Refactored the PISA architecture to support SIMD and MIMD modes, integrated AI computing units and parameter configuration modules. Each pipeline stage performs one layer of neural network computation; combined stages complete inference.","highlights":["AI acceleration","In-Network computing","FPGA"],"startDate":"2023-06-01","endDate":"2023-08-25","url":"http://cjc.ict.ac.cn/online/onlinepaper/lzp-202518122629.pdf"}]}