sv xilinx_vip --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog generic_baseblocks_v2_1_0 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_21 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_20 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_22 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_crossbar_0_0/sim/myproject_kernel_bd_axi_crossbar_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_crossbar_1_0/sim/myproject_kernel_bd_axi_crossbar_1_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_register_slice_0_0/sim/myproject_kernel_bd_axi_register_slice_0_0.v" \

verilog xlslice_v1_0_2 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_xlslice_init_done_0/sim/myproject_kernel_bd_xlslice_init_done_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_xlslice_ap_start_0/sim/myproject_kernel_bd_xlslice_ap_start_0.v" \

verilog blk_mem_gen_v8_4_4 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axi_bram_ctrl_0_bram_0/sim/myproject_kernel_bd_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_dlmb_bram_if_cntlr_bram_0/sim/myproject_kernel_bd_dlmb_bram_if_cntlr_bram_0.v" \

verilog axis_infrastructure_v1_1_0 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_0/hdl/tdata_myproject_kernel_bd_axis_broadcaster_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_0/hdl/tuser_myproject_kernel_bd_axis_broadcaster_0_0.v" \

verilog axis_broadcaster_v1_1_20 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/d936/hdl/axis_broadcaster_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_0/hdl/top_myproject_kernel_bd_axis_broadcaster_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_0/sim/myproject_kernel_bd_axis_broadcaster_0_0.v" \

verilog axis_combiner_v1_1_19 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/256b/hdl/axis_combiner_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_combiner_0_0/sim/myproject_kernel_bd_axis_combiner_0_0.v" \

verilog axis_register_slice_v1_1_21 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/7da1/hdl/axis_register_slice_v1_1_vl_rfs.v" \

verilog axis_dwidth_converter_v1_1_20 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/5aec/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_dwidth_cnv_0_0/sim/myproject_kernel_bd_axis_dwidth_cnv_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tdata_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tuser_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tstrb_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tkeep_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tid_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tdest_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/tlast_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \

verilog axis_subset_converter_v1_1_21 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/128c/hdl/axis_subset_converter_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/hdl/top_myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_0/sim/myproject_kernel_bd_axis_subset_cnv_cmd_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tdata_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tuser_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tstrb_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tkeep_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tid_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tdest_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/tlast_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/hdl/top_myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_0/sim/myproject_kernel_bd_axis_subset_cnv_sts_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_1/hdl/tdata_myproject_kernel_bd_axis_broadcaster_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_1/hdl/tuser_myproject_kernel_bd_axis_broadcaster_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_1/hdl/top_myproject_kernel_bd_axis_broadcaster_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_broadcaster_0_1/sim/myproject_kernel_bd_axis_broadcaster_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_combiner_0_1/sim/myproject_kernel_bd_axis_combiner_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_dwidth_cnv_0_1/sim/myproject_kernel_bd_axis_dwidth_cnv_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tdata_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tuser_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tstrb_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tkeep_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tid_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tdest_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/tlast_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/hdl/top_myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_cmd_0_1/sim/myproject_kernel_bd_axis_subset_cnv_cmd_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tdata_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tuser_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tstrb_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tkeep_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tid_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tdest_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/tlast_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/hdl/top_myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_subset_cnv_sts_0_1/sim/myproject_kernel_bd_axis_subset_cnv_sts_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_register_slice_0_0/sim/myproject_kernel_bd_axis_register_slice_0_0.v" \

verilog xlconcat_v2_1_3 --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/ec67/hdl" --include "../../../../myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/ipshared/8713/hdl" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_xlconcat_0_0/sim/myproject_kernel_bd_xlconcat_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_xlslice_0_0/sim/myproject_kernel_bd_xlslice_0_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_register_slice_1_0/sim/myproject_kernel_bd_axis_register_slice_1_0.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_register_slice_0_1/sim/myproject_kernel_bd_axis_register_slice_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_xlconcat_0_1/sim/myproject_kernel_bd_xlconcat_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_xlslice_0_1/sim/myproject_kernel_bd_xlslice_0_1.v" \
"../../../bd/myproject_kernel_bd/ip/myproject_kernel_bd_axis_register_slice_1_1/sim/myproject_kernel_bd_axis_register_slice_1_1.v" \
"../../../bd/myproject_kernel_bd/sim/myproject_kernel_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
