// Seed: 826315057
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = 1;
  assign id_3 = 1 && 1'b0 === id_2 && id_1 == id_2;
  logic id_4 = 1;
  logic id_5;
  assign id_5 = id_0;
endmodule
