# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:28 on Sep 14,2025
# vlog -reportprogress 300 encoder83_using_mux21.v 
# -- Compiling module mux_2x1
# -- Compiling module encoder83
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:15:28 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:15:28 on Sep 14,2025
# Loading work.top
# Loading work.encoder83
# Loading work.mux_2x1
# ----------------
#   a      y
# ----------------
# 00100100    111
# 10000001    111
# 00001001    011
# 01100011    111
# 00001101    011
# 10001101    111
# 01100101    111
# 00010010    101
# 00000001    000
# 00001101    011
# ----------------
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:28 on Sep 14,2025
# vlog -reportprogress 300 encoder83_using_mux21.v 
# -- Compiling module mux_2x1
# -- Compiling module encoder83_mux
# -- Compiling module top
# 
# Top level modules:
# 	encoder83_mux
# 	top
# End time: 15:19:28 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:19:29 on Sep 14,2025, Elapsed time: 0:04:01
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:19:29 on Sep 14,2025
# Loading work.top
# Loading work.encoder83
# Loading work.mux_2x1
# ----------------
#   a      y
# ----------------
# 00100100    111
# 10000001    111
# 00001001    011
# 01100011    111
# 00001101    011
# 10001101    111
# 01100101    111
# 00010010    101
# 00000001    000
# 00001101    011
# ----------------
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Sep 14,2025
# vlog -reportprogress 300 decoder842_using_mux21.v 
# ** Error: (vlog-7) Failed to open design unit file "decoder842_using_mux21.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:30:15 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog decoder842_using_mux21.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:46 on Sep 14,2025
# vlog -reportprogress 300 decoder42_using_mux21.v 
# -- Compiling module decoder2x4
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:30:46 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:47 on Sep 14,2025, Elapsed time: 0:11:18
# Errors: 4, Warnings: 0
# vsim top 
# Start time: 15:30:47 on Sep 14,2025
# Loading work.top
# Loading work.decoder2x4
# ** Error: (vsim-3033) decoder42_using_mux21.v(7): Instantiation of 'mux2x1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: decoder42_using_mux21.v
#         Searched libraries:
#             C:/Users/saich/OneDrive/Desktop/VERILOG_ASSIGNMENT/ASSIGNMENT1/Question12/work
# ** Error: (vsim-3033) decoder42_using_mux21.v(9): Instantiation of 'mux2x1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: decoder42_using_mux21.v
#         Searched libraries:
#             C:/Users/saich/OneDrive/Desktop/VERILOG_ASSIGNMENT/ASSIGNMENT1/Question12/work
# ** Error: (vsim-3033) decoder42_using_mux21.v(11): Instantiation of 'mux2x1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: decoder42_using_mux21.v
#         Searched libraries:
#             C:/Users/saich/OneDrive/Desktop/VERILOG_ASSIGNMENT/ASSIGNMENT1/Question12/work
# ** Error: (vsim-3033) decoder42_using_mux21.v(13): Instantiation of 'mux2x1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: decoder42_using_mux21.v
#         Searched libraries:
#             C:/Users/saich/OneDrive/Desktop/VERILOG_ASSIGNMENT/ASSIGNMENT1/Question12/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:41 on Sep 14,2025
# vlog -reportprogress 300 decoder42_using_mux21.v 
# -- Compiling module mux2x1
# -- Compiling module decoder2x4
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:32:41 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:30:47 on Sep 14,2025
# Loading work.top
# Loading work.decoder2x4
# Loading work.mux2x1
# ** Error: (vsim-3063) decoder42_using_mux21.v(16): Port 'd0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m0 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(16): Port 'd1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m0 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(16): Port 'sel' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m0 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(18): Port 'd0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m1 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(18): Port 'd1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m1 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(18): Port 'sel' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m1 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(20): Port 'd0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m2 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(20): Port 'd1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m2 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(20): Port 'sel' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m2 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(22): Port 'd0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m3 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(22): Port 'd1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m3 File: decoder42_using_mux21.v
# ** Error: (vsim-3063) decoder42_using_mux21.v(22): Port 'sel' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m3 File: decoder42_using_mux21.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:00 on Sep 14,2025
# vlog -reportprogress 300 decoder42_using_mux21.v 
# -- Compiling module mux2x1
# -- Compiling module decoder2x4
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:34:00 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:30:47 on Sep 14,2025
# Loading work.top
# Loading work.decoder2x4
# Loading work.mux2x1
# ** Error: (vsim-3063) decoder42_using_mux21.v(20): Port 'id0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/m2 File: decoder42_using_mux21.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:16 on Sep 14,2025
# vlog -reportprogress 300 decoder42_using_mux21.v 
# -- Compiling module mux2x1
# -- Compiling module decoder2x4
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:34:16 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:30:47 on Sep 14,2025
# Loading work.top
# Loading work.decoder2x4
# Loading work.mux2x1
# a1  a0  y0  y1  y2  y3
# 0 0 0 1 0 0
# 0 1 1 0 0 0
# 0 1 1 0 0 0
# 1 1 0 0 1 0
# 0 1 1 0 0 0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:25 on Sep 14,2025
# vlog -reportprogress 300 decoder42_using_mux21.v 
# -- Compiling module mux2x1
# -- Compiling module decoder2x4
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:36:25 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:26 on Sep 14,2025, Elapsed time: 0:05:39
# Errors: 17, Warnings: 0
# vsim top 
# Start time: 15:36:26 on Sep 14,2025
# Loading work.top
# Loading work.decoder2x4
# Loading work.mux2x1
# a1  a0  | y0  y1  y2  y3
# 0   0   | 1   0   0   0
# 0   1   | 0   1   0   0
# 1   0   | 0   0   1   0
# 1   1   | 0   0   0   1
# End time: 15:38:44 on Sep 14,2025, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
