
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6664)
Generating RTLIL representation for module `\mkDelayWorker32B'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2193.3-2209.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2269.3-2279.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2280.3-2290.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2560.3-2568.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2575.3-2588.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2653.3-2661.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667.3-2674.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2736.3-2749.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2759.3-2767.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2824.3-2832.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863.3-2877.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2884.3-2897.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2932.3-2947.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2954.3-2969.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2997.3-3012.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3019.3-3033.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3169.3-3185.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3192.3-3209.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344.3-3353.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3473.3-3512.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513.3-3530.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531.3-3540.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ResetToBool'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3862.1-3868.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\arSRLFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\arSRLFIFO_b'.
Generating RTLIL representation for module `\generic_fifo_sc_b'.
Generating RTLIL representation for module `\arSRLFIFO_c'.
Generating RTLIL representation for module `\generic_fifo_sc_c'.
Generating RTLIL representation for module `\arSRLFIFO_d'.
Generating RTLIL representation for module `\generic_fifo_sc_d'.
Generating RTLIL representation for module `\SizedFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_f'.
Generating RTLIL representation for module `\SizedFIFO_b'.
Generating RTLIL representation for module `\generic_fifo_sc_g'.
Generating RTLIL representation for module `\SizedFIFO_x'.
Generating RTLIL representation for module `\generic_fifo_sc_x'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: generic_fifo_sc_x   
root of   1 design levels: SizedFIFO_x         
root of   0 design levels: generic_fifo_sc_g   
root of   1 design levels: SizedFIFO_b         
root of   0 design levels: generic_fifo_sc_f   
root of   1 design levels: SizedFIFO_a         
root of   0 design levels: generic_fifo_sc_d   
root of   1 design levels: arSRLFIFO_d         
root of   0 design levels: generic_fifo_sc_c   
root of   1 design levels: arSRLFIFO_c         
root of   0 design levels: generic_fifo_sc_b   
root of   1 design levels: arSRLFIFO_b         
root of   0 design levels: generic_fifo_sc_a   
root of   1 design levels: arSRLFIFO_a         
root of   0 design levels: ResetToBool         
root of   2 design levels: mkDelayWorker32B    
Automatically selected mkDelayWorker32B as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mkDelayWorker32B
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_g
Used module:     \ResetToBool
Used module:     \SizedFIFO_x
Used module:         \generic_fifo_sc_x
Used module:     \arSRLFIFO_d
Used module:         \generic_fifo_sc_d
Used module:     \arSRLFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_f
Used module:     \arSRLFIFO_b
Used module:         \generic_fifo_sc_b
Used module:     \arSRLFIFO_a
Used module:         \generic_fifo_sc_a

2.3. Analyzing design hierarchy..
Top module:  \mkDelayWorker32B
Used module:     \SizedFIFO_b
Used module:         \generic_fifo_sc_g
Used module:     \ResetToBool
Used module:     \SizedFIFO_x
Used module:         \generic_fifo_sc_x
Used module:     \arSRLFIFO_d
Used module:         \generic_fifo_sc_d
Used module:     \arSRLFIFO_c
Used module:         \generic_fifo_sc_c
Used module:     \SizedFIFO_a
Used module:         \generic_fifo_sc_f
Used module:     \arSRLFIFO_b
Used module:         \generic_fifo_sc_b
Used module:     \arSRLFIFO_a
Used module:         \generic_fifo_sc_a
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6682$1403 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6673$1393 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6659$1385 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6640$1368 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6631$1355 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6622$1349 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6607$1345 in module generic_fifo_sc_x.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6589$1337 in module generic_fifo_sc_x.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6579$1333 in module generic_fifo_sc_x.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6277$1323 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6268$1313 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6254$1305 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6235$1288 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6226$1275 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6217$1269 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6202$1265 in module generic_fifo_sc_g.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6184$1257 in module generic_fifo_sc_g.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6174$1253 in module generic_fifo_sc_g.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5875$1243 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5866$1233 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5852$1225 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5833$1208 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5824$1195 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5815$1189 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5800$1185 in module generic_fifo_sc_f.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5782$1177 in module generic_fifo_sc_f.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5772$1173 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5470$1163 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5461$1153 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5447$1145 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5428$1128 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5419$1115 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5410$1109 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5395$1105 in module generic_fifo_sc_d.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5377$1097 in module generic_fifo_sc_d.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5367$1093 in module generic_fifo_sc_d.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5066$1083 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5057$1073 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5043$1065 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5024$1048 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5015$1035 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5006$1029 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4991$1025 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4973$1017 in module generic_fifo_sc_c.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4963$1013 in module generic_fifo_sc_c.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4662$1003 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4653$993 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4639$985 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4620$968 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4611$955 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4602$949 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4587$945 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4569$937 in module generic_fifo_sc_b.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4559$933 in module generic_fifo_sc_b.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4262$923 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4253$913 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4239$905 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4220$888 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4211$875 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4202$869 in module generic_fifo_sc_a.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4187$865 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4169$857 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4159$853 in module generic_fifo_sc_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3862$851 in module ResetToBool.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849 in module mkDelayWorker32B.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531$848 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531$848 in module mkDelayWorker32B.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$845 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$845 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3473$844 in module mkDelayWorker32B.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344$772 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344$772 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3192$723 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3169$718 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3019$648 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2997$643 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2954$635 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2932$630 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2884$624 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863$619 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2824$586 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2759$567 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2736$564 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667$538 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2653$535 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2575$514 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2560$509 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2280$420 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2269$419 in module mkDelayWorker32B.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2193$384 in module mkDelayWorker32B.
Removed a total of 3 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 23 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6682$1403'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6673$1393'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6659$1385'.
     1/1: $0\cnt[2:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6640$1368'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6631$1355'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6622$1349'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6607$1345'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6589$1337'.
     1/1: $0\rp[1:0]
Creating decoders for process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6579$1333'.
     1/1: $0\wp[1:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6277$1323'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6268$1313'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6254$1305'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6235$1288'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6226$1275'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6217$1269'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6202$1265'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6184$1257'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6174$1253'.
     1/1: $0\wp[2:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5875$1243'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5866$1233'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5852$1225'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5833$1208'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5824$1195'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5815$1189'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5800$1185'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5782$1177'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5772$1173'.
     1/1: $0\wp[2:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5470$1163'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5461$1153'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5447$1145'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5428$1128'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5419$1115'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5410$1109'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5395$1105'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5377$1097'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5367$1093'.
     1/1: $0\wp[3:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5066$1083'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5057$1073'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5043$1065'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5024$1048'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5015$1035'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5006$1029'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4991$1025'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4973$1017'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4963$1013'.
     1/1: $0\wp[3:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4662$1003'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4653$993'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4639$985'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4620$968'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4611$955'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4602$949'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4587$945'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4569$937'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4559$933'.
     1/1: $0\wp[3:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4262$923'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4253$913'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4239$905'.
     1/1: $0\cnt[4:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4220$888'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4211$875'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4202$869'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4187$865'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4169$857'.
     1/1: $0\rp[3:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4159$853'.
     1/1: $0\wp[3:0]
Creating decoders for process `\ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3862$851'.
     1/1: $1\VAL[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
     1/103: $0\zeroLengthMesg[0:0]
     2/103: $0\wsiWordsRemain[11:0]
     3/103: $0\wsiS_trafficSticky[0:0]
     4/103: $0\wsiS_tBusyCount[31:0]
     5/103: $0\wsiS_statusR[7:0]
     6/103: $0\wsiS_reqFifo_countReg[1:0]
     7/103: $0\wsiS_peerIsReady[0:0]
     8/103: $0\wsiS_pMesgCount[31:0]
     9/103: $0\wsiS_operateD[0:0]
    10/103: $0\wsiS_iMesgCount[31:0]
    11/103: $0\wsiS_errorSticky[0:0]
    12/103: $0\wsiS_burstKind[1:0]
    13/103: $0\wsiM_trafficSticky[0:0]
    14/103: $0\wsiM_tBusyCount[31:0]
    15/103: $0\wsiM_statusR[7:0]
    16/103: $0\wsiM_sThreadBusy_d[0:0]
    17/103: $0\wsiM_reqFifo_q_1[312:0]
    18/103: $0\wsiM_reqFifo_q_0[312:0]
    19/103: $0\wsiM_reqFifo_c_r[1:0]
    20/103: $0\wsiM_peerIsReady[0:0]
    21/103: $0\wsiM_pMesgCount[31:0]
    22/103: $0\wsiM_operateD[0:0]
    23/103: $0\wsiM_iMesgCount[31:0]
    24/103: $0\wsiM_errorSticky[0:0]
    25/103: $0\wsiM_burstKind[1:0]
    26/103: $0\wrtSerUnroll[15:0]
    27/103: $0\wrtSerStage_3[31:0]
    28/103: $0\wrtSerStage_2[31:0]
    29/103: $0\wrtSerStage_1[31:0]
    30/103: $0\wrtSerStage[31:0]
    31/103: $0\wrtSerPos[1:0]
    32/103: $0\wrtSerMeta[31:0]
    33/103: $0\wrtSerAddr[31:0]
    34/103: $0\wrtDutyCount[2:0]
    35/103: $0\wmemi_trafficSticky[0:0]
    36/103: $0\wmemi_statusR[7:0]
    37/103: $0\wmemi_reqF_q_1[51:0]
    38/103: $0\wmemi_reqF_q_0[51:0]
    39/103: $0\wmemi_reqF_c_r[1:0]
    40/103: $0\wmemi_peerIsReady[0:0]
    41/103: $0\wmemi_operateD[0:0]
    42/103: $0\wmemi_errorSticky[0:0]
    43/103: $0\wmemi_dhF_q_1[145:0]
    44/103: $0\wmemi_dhF_q_0[145:0]
    45/103: $0\wmemi_dhF_c_r[1:0]
    46/103: $0\wmemi_busyWithMessage[0:0]
    47/103: $0\wmemiWrReq[31:0]
    48/103: $0\wmemiRdResp[31:0]
    49/103: $0\wmemiRdReq[31:0]
    50/103: $0\wci_sThreadBusy_d[0:0]
    51/103: $0\wci_sFlagReg[0:0]
    52/103: $0\wci_respF_q_1[33:0]
    53/103: $0\wci_respF_q_0[33:0]
    54/103: $0\wci_respF_c_r[1:0]
    55/103: $0\wci_reqF_countReg[1:0]
    56/103: $0\wci_nState[2:0]
    57/103: $0\wci_illegalEdge[0:0]
    58/103: $0\wci_ctlOpActive[0:0]
    59/103: $0\wci_ctlAckReg[0:0]
    60/103: $0\wci_cState[2:0]
    61/103: $0\wci_cEdge[2:0]
    62/103: $0\unrollCnt[15:0]
    63/103: $0\readyToRequest[0:0]
    64/103: $0\readyToPush[0:0]
    65/103: $0\readMeta[31:0]
    66/103: $0\rdSyncWord[0:0]
    67/103: $0\rdSerUnroll[15:0]
    68/103: $0\rdSerStage_3[31:0]
    69/103: $0\rdSerStage_2[31:0]
    70/103: $0\rdSerStage_1[31:0]
    71/103: $0\rdSerStage[31:0]
    72/103: $0\rdSerPos[1:0]
    73/103: $0\rdSerMeta[31:0]
    74/103: $0\rdSerEmpty[0:0]
    75/103: $0\rdSerAddr[31:0]
    76/103: $0\preciseBurst[0:0]
    77/103: $0\opcode[8:0]
    78/103: $0\mesgWtCount[31:0]
    79/103: $0\mesgWF_rWrPtr[10:0]
    80/103: $0\mesgWF_rRdPtr[10:0]
    81/103: $0\mesgWF_rCache[267:0]
    82/103: $0\mesgReqValid[0:0]
    83/103: $0\mesgRdCount[31:0]
    84/103: $0\mesgRF_rWrPtr[10:0]
    85/103: $0\mesgRF_rRdPtr[10:0]
    86/103: $0\mesgRF_rCache[267:0]
    87/103: $0\mesgLengthSoFar[13:0]
    88/103: $0\mesgLength[14:0]
    89/103: $0\impreciseBurst[0:0]
    90/103: $0\endOfMessage[0:0]
    91/103: $0\doAbort[0:0]
    92/103: $0\dlyWordsStored_value[19:0]
    93/103: $0\dlyWAG[19:0]
    94/103: $0\dlyReadCredit_value[7:0]
    95/103: $0\dlyRAG[19:0]
    96/103: $0\dlyHoldoffCycles[31:0]
    97/103: $0\dlyHoldoffBytes[31:0]
    98/103: $0\dlyCtrl[31:0]
    99/103: $0\cyclesPassed[31:0]
   100/103: $0\bytesWritten[31:0]
   101/103: $0\bytesRead[31:0]
   102/103: $0\blockDelayWrite[0:0]
   103/103: $0\abortCount[31:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531$848'.
     1/1: $1\CASE_wrtSerPos_0b1_0_1_1_1_2_1_3_0b1__q1[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$845'.
     1/1: $1\IF_wrtSerPos_11_EQ_0_12_OR_wrtSerPos_11_EQ_1_1_ETC___d904[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3473$844'.
     1/1: $1\x_data__h21804[31:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344$772'.
     1/1: $1\metaRF__D_IN[31:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3192$723'.
     1/1: $1\wsiM_reqFifo_q_1__D_IN[312:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3169$718'.
     1/1: $1\wsiM_reqFifo_q_0__D_IN[312:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3019$648'.
     1/1: $1\wmemi_reqF_q_1__D_IN[51:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2997$643'.
     1/1: $1\wmemi_reqF_q_0__D_IN[51:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2954$635'.
     1/1: $1\wmemi_dhF_q_1__D_IN[145:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2932$630'.
     1/1: $1\wmemi_dhF_q_0__D_IN[145:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2884$624'.
     1/1: $1\wci_respF_q_1__D_IN[33:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863$619'.
     1/1: $1\wci_respF_q_0__D_IN[33:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2824$586'.
     1/1: $1\wci_nState__D_IN[2:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2759$567'.
     1/1: $1\readyToPush__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2736$564'.
     1/1: $1\rdSyncWord__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667$538'.
     1/1: $1\preciseBurst__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2653$535'.
     1/1: $1\opcode__D_IN[8:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2575$514'.
     1/1: $1\mesgLength__D_IN[14:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2560$509'.
     1/1: $1\impreciseBurst__D_IN[0:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2280$420'.
     1/1: $1\MUX_wide16Fa__enq_1__VAL_1[127:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2269$419'.
     1/1: $1\MUX_wide16Fa__enq_1__VAL_2[127:0]
Creating decoders for process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2193$384'.
     1/1: $1\MUX_wci_respF_q_0__write_1__VAL_2[33:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\ResetToBool.\VAL' from process `\ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3862$851': $auto$proc_dlatch.cc:427:proc_dlatch$2682
No latch inferred for signal `\mkDelayWorker32B.\CASE_wrtSerPos_0b1_0_1_1_1_2_1_3_0b1__q1' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531$848'.
No latch inferred for signal `\mkDelayWorker32B.\IF_wrtSerPos_11_EQ_0_12_OR_wrtSerPos_11_EQ_1_1_ETC___d904' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$845'.
No latch inferred for signal `\mkDelayWorker32B.\x_data__h21804' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3473$844'.
No latch inferred for signal `\mkDelayWorker32B.\metaRF__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344$772'.
No latch inferred for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3192$723'.
No latch inferred for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3169$718'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_reqF_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3019$648'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_reqF_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2997$643'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_dhF_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2954$635'.
No latch inferred for signal `\mkDelayWorker32B.\wmemi_dhF_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2932$630'.
No latch inferred for signal `\mkDelayWorker32B.\wci_respF_q_1__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2884$624'.
No latch inferred for signal `\mkDelayWorker32B.\wci_respF_q_0__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863$619'.
No latch inferred for signal `\mkDelayWorker32B.\wci_nState__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2824$586'.
No latch inferred for signal `\mkDelayWorker32B.\readyToPush__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2759$567'.
No latch inferred for signal `\mkDelayWorker32B.\rdSyncWord__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2736$564'.
No latch inferred for signal `\mkDelayWorker32B.\preciseBurst__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667$538'.
No latch inferred for signal `\mkDelayWorker32B.\opcode__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2653$535'.
No latch inferred for signal `\mkDelayWorker32B.\mesgLength__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2575$514'.
No latch inferred for signal `\mkDelayWorker32B.\impreciseBurst__D_IN' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2560$509'.
No latch inferred for signal `\mkDelayWorker32B.\MUX_wide16Fa__enq_1__VAL_1' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2280$420'.
No latch inferred for signal `\mkDelayWorker32B.\MUX_wide16Fa__enq_1__VAL_2' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2269$419'.
No latch inferred for signal `\mkDelayWorker32B.\MUX_wci_respF_q_0__write_1__VAL_2' from process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2193$384'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\generic_fifo_sc_x.\full_n_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6682$1403'.
  created $dff cell `$procdff$2683' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\empty_n_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6673$1393'.
  created $dff cell `$procdff$2684' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\cnt' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6659$1385'.
  created $dff cell `$procdff$2685' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\empty_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6640$1368'.
  created $dff cell `$procdff$2686' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\full_r' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6631$1355'.
  created $dff cell `$procdff$2687' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\gb2' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6622$1349'.
  created $dff cell `$procdff$2688' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\gb' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6607$1345'.
  created $dff cell `$procdff$2689' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\rp' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6589$1337'.
  created $dff cell `$procdff$2690' with positive edge clock.
Creating register for signal `\generic_fifo_sc_x.\wp' using process `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6579$1333'.
  created $dff cell `$procdff$2691' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\full_n_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6277$1323'.
  created $dff cell `$procdff$2692' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\empty_n_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6268$1313'.
  created $dff cell `$procdff$2693' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\cnt' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6254$1305'.
  created $dff cell `$procdff$2694' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\empty_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6235$1288'.
  created $dff cell `$procdff$2695' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\full_r' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6226$1275'.
  created $dff cell `$procdff$2696' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\gb2' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6217$1269'.
  created $dff cell `$procdff$2697' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\gb' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6202$1265'.
  created $dff cell `$procdff$2698' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\rp' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6184$1257'.
  created $dff cell `$procdff$2699' with positive edge clock.
Creating register for signal `\generic_fifo_sc_g.\wp' using process `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6174$1253'.
  created $dff cell `$procdff$2700' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\full_n_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5875$1243'.
  created $dff cell `$procdff$2701' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\empty_n_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5866$1233'.
  created $dff cell `$procdff$2702' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\cnt' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5852$1225'.
  created $dff cell `$procdff$2703' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\empty_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5833$1208'.
  created $dff cell `$procdff$2704' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\full_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5824$1195'.
  created $dff cell `$procdff$2705' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\gb2' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5815$1189'.
  created $dff cell `$procdff$2706' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\gb' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5800$1185'.
  created $dff cell `$procdff$2707' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\rp' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5782$1177'.
  created $dff cell `$procdff$2708' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\wp' using process `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5772$1173'.
  created $dff cell `$procdff$2709' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\full_n_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5470$1163'.
  created $dff cell `$procdff$2710' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\empty_n_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5461$1153'.
  created $dff cell `$procdff$2711' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\cnt' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5447$1145'.
  created $dff cell `$procdff$2712' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\empty_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5428$1128'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\full_r' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5419$1115'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\gb2' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5410$1109'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\gb' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5395$1105'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\rp' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5377$1097'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `\generic_fifo_sc_d.\wp' using process `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5367$1093'.
  created $dff cell `$procdff$2718' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5066$1083'.
  created $dff cell `$procdff$2719' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_n_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5057$1073'.
  created $dff cell `$procdff$2720' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\cnt' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5043$1065'.
  created $dff cell `$procdff$2721' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\empty_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5024$1048'.
  created $dff cell `$procdff$2722' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\full_r' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5015$1035'.
  created $dff cell `$procdff$2723' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb2' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5006$1029'.
  created $dff cell `$procdff$2724' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\gb' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4991$1025'.
  created $dff cell `$procdff$2725' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\rp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4973$1017'.
  created $dff cell `$procdff$2726' with positive edge clock.
Creating register for signal `\generic_fifo_sc_c.\wp' using process `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4963$1013'.
  created $dff cell `$procdff$2727' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4662$1003'.
  created $dff cell `$procdff$2728' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_n_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4653$993'.
  created $dff cell `$procdff$2729' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\cnt' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4639$985'.
  created $dff cell `$procdff$2730' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\empty_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4620$968'.
  created $dff cell `$procdff$2731' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\full_r' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4611$955'.
  created $dff cell `$procdff$2732' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb2' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4602$949'.
  created $dff cell `$procdff$2733' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\gb' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4587$945'.
  created $dff cell `$procdff$2734' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\rp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4569$937'.
  created $dff cell `$procdff$2735' with positive edge clock.
Creating register for signal `\generic_fifo_sc_b.\wp' using process `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4559$933'.
  created $dff cell `$procdff$2736' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4262$923'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_n_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4253$913'.
  created $dff cell `$procdff$2738' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\cnt' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4239$905'.
  created $dff cell `$procdff$2739' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\empty_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4220$888'.
  created $dff cell `$procdff$2740' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\full_r' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4211$875'.
  created $dff cell `$procdff$2741' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb2' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4202$869'.
  created $dff cell `$procdff$2742' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4187$865'.
  created $dff cell `$procdff$2743' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\rp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4169$857'.
  created $dff cell `$procdff$2744' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\wp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4159$853'.
  created $dff cell `$procdff$2745' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\abortCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2746' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\blockDelayWrite' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2747' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\bytesRead' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2748' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\bytesWritten' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2749' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\cyclesPassed' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2750' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyCtrl' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2751' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyHoldoffBytes' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2752' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyHoldoffCycles' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2753' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyRAG' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2754' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyReadCredit_value' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2755' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyWAG' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2756' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\dlyWordsStored_value' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2757' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\doAbort' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2758' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\endOfMessage' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2759' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\impreciseBurst' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2760' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgLength' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2761' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgLengthSoFar' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2762' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRF_rCache' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2763' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRF_rRdPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2764' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRF_rWrPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2765' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgRdCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2766' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgReqValid' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2767' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWF_rCache' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2768' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWF_rRdPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2769' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWF_rWrPtr' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2770' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\mesgWtCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2771' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\opcode' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2772' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\preciseBurst' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2773' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerAddr' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2774' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerEmpty' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2775' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerMeta' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2776' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerPos' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2777' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2778' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2779' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage_2' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2780' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerStage_3' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2781' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSerUnroll' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2782' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\rdSyncWord' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2783' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\readMeta' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2784' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\readyToPush' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2785' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\readyToRequest' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2786' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\unrollCnt' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2787' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_cEdge' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2788' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_cState' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2789' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_ctlAckReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2790' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_ctlOpActive' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2791' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_illegalEdge' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2792' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_nState' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2793' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_reqF_countReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2794' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_respF_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2795' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_respF_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2796' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_respF_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2797' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_sFlagReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2798' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wci_sThreadBusy_d' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2799' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemiRdReq' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2800' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemiRdResp' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2801' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemiWrReq' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2802' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_busyWithMessage' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2803' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_dhF_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2804' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_dhF_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2805' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_dhF_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2806' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_errorSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2807' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_operateD' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2808' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_peerIsReady' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2809' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_reqF_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2810' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_reqF_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2811' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_reqF_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2812' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_statusR' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2813' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wmemi_trafficSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2814' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtDutyCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2815' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerAddr' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2816' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerMeta' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2817' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerPos' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2818' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2819' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2820' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage_2' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2821' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerStage_3' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2822' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wrtSerUnroll' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2823' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_burstKind' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2824' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_errorSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2825' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_iMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2826' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_operateD' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2827' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_pMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2828' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_peerIsReady' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2829' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_reqFifo_c_r' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2830' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_0' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2831' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_reqFifo_q_1' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2832' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_sThreadBusy_d' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2833' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_statusR' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2834' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_tBusyCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2835' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiM_trafficSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2836' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_burstKind' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2837' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_errorSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2838' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_iMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2839' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_operateD' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2840' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_pMesgCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2841' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_peerIsReady' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2842' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_reqFifo_countReg' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2843' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_statusR' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2844' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_tBusyCount' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2845' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiS_trafficSticky' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2846' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\wsiWordsRemain' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2847' with positive edge clock.
Creating register for signal `\mkDelayWorker32B.\zeroLengthMesg' using process `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
  created $dff cell `$procdff$2848' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6682$1403'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6682$1403'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6673$1393'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6673$1393'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6659$1385'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6659$1385'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6640$1368'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6640$1368'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6631$1355'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6631$1355'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6622$1349'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6622$1349'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6607$1345'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6607$1345'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6589$1337'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6589$1337'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6579$1333'.
Removing empty process `generic_fifo_sc_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6579$1333'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6277$1323'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6277$1323'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6268$1313'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6268$1313'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6254$1305'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6254$1305'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6235$1288'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6235$1288'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6226$1275'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6226$1275'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6217$1269'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6217$1269'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6202$1265'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6202$1265'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6184$1257'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6184$1257'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6174$1253'.
Removing empty process `generic_fifo_sc_g.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6174$1253'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5875$1243'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5875$1243'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5866$1233'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5866$1233'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5852$1225'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5852$1225'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5833$1208'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5833$1208'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5824$1195'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5824$1195'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5815$1189'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5815$1189'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5800$1185'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5800$1185'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5782$1177'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5782$1177'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5772$1173'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5772$1173'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5470$1163'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5470$1163'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5461$1153'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5461$1153'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5447$1145'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5447$1145'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5428$1128'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5428$1128'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5419$1115'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5419$1115'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5410$1109'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5410$1109'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5395$1105'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5395$1105'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5377$1097'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5377$1097'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5367$1093'.
Removing empty process `generic_fifo_sc_d.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5367$1093'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5066$1083'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5066$1083'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5057$1073'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5057$1073'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5043$1065'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5043$1065'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5024$1048'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5024$1048'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5015$1035'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5015$1035'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5006$1029'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5006$1029'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4991$1025'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4991$1025'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4973$1017'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4973$1017'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4963$1013'.
Removing empty process `generic_fifo_sc_c.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4963$1013'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4662$1003'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4662$1003'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4653$993'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4653$993'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4639$985'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4639$985'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4620$968'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4620$968'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4611$955'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4611$955'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4602$949'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4602$949'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4587$945'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4587$945'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4569$937'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4569$937'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4559$933'.
Removing empty process `generic_fifo_sc_b.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4559$933'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4262$923'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4262$923'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4253$913'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4253$913'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4239$905'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4239$905'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4220$888'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4220$888'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4211$875'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4211$875'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4202$869'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4202$869'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4187$865'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4187$865'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4169$857'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4169$857'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4159$853'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4159$853'.
Found and cleaned up 1 empty switch in `\ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3862$851'.
Removing empty process `ResetToBool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3862$851'.
Found and cleaned up 104 empty switches in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3544$849'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531$848'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3531$848'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$845'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3513$845'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3473$844'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3473$844'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344$772'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3344$772'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3192$723'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3192$723'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3169$718'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3169$718'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3019$648'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3019$648'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2997$643'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2997$643'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2954$635'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2954$635'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2932$630'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2932$630'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2884$624'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2884$624'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863$619'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2863$619'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2824$586'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2824$586'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2759$567'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2759$567'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2736$564'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2736$564'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667$538'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2667$538'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2653$535'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2653$535'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2575$514'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2575$514'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2560$509'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2560$509'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2280$420'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2280$420'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2269$419'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2269$419'.
Found and cleaned up 1 empty switch in `\mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2193$384'.
Removing empty process `mkDelayWorker32B.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2193$384'.
Cleaned up 365 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module generic_fifo_sc_x.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_x.
Optimizing module generic_fifo_sc_g.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_f.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_d.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_c.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_c.
Optimizing module generic_fifo_sc_b.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_b.
Optimizing module generic_fifo_sc_a.
<suppressed ~9 debug messages>
Optimizing module arSRLFIFO_a.
Optimizing module ResetToBool.
<suppressed ~6 debug messages>
Optimizing module mkDelayWorker32B.
<suppressed ~226 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module generic_fifo_sc_x.
Optimizing module SizedFIFO_x.
Optimizing module generic_fifo_sc_g.
Optimizing module SizedFIFO_b.
Optimizing module generic_fifo_sc_f.
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_d.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_c.
Optimizing module arSRLFIFO_c.
Optimizing module generic_fifo_sc_b.
Optimizing module arSRLFIFO_b.
Optimizing module generic_fifo_sc_a.
Optimizing module arSRLFIFO_a.
Optimizing module ResetToBool.
Optimizing module mkDelayWorker32B.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\generic_fifo_sc_x'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\generic_fifo_sc_g'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_f'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\generic_fifo_sc_d'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~57 debug messages>
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\mkDelayWorker32B'.
<suppressed ~738 debug messages>
Removed a total of 379 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~190 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \mkDelayWorker32B.
    New ctrl vector for $pmux cell $procmux$2545: { $auto$opt_reduce.cc:134:opt_mux$2850 $procmux$2546_CMP }
    New ctrl vector for $pmux cell $procmux$2540: $auto$opt_reduce.cc:134:opt_mux$2852
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\generic_fifo_sc_x'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\generic_fifo_sc_g'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\generic_fifo_sc_d'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\mkDelayWorker32B'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2683 ($dff) from module generic_fifo_sc_x (D = $procmux$1416_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2853 ($sdff) from module generic_fifo_sc_x (D = $procmux$1416_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2684 ($dff) from module generic_fifo_sc_x (D = $procmux$1427_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2861 ($sdff) from module generic_fifo_sc_x (D = $procmux$1427_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2685 ($dff) from module generic_fifo_sc_x (D = $procmux$1438_Y, Q = \cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2869 ($sdff) from module generic_fifo_sc_x (D = $procmux$1438_Y, Q = \cnt).
Adding SRST signal on $procdff$2686 ($dff) from module generic_fifo_sc_x (D = $procmux$1449_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2877 ($sdff) from module generic_fifo_sc_x (D = $procmux$1449_Y, Q = \empty_r).
Adding SRST signal on $procdff$2687 ($dff) from module generic_fifo_sc_x (D = $procmux$1460_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2885 ($sdff) from module generic_fifo_sc_x (D = $procmux$1460_Y, Q = \full_r).
Adding SRST signal on $procdff$2688 ($dff) from module generic_fifo_sc_x (D = $procmux$1471_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2893 ($sdff) from module generic_fifo_sc_x (D = $procmux$1471_Y, Q = \gb2).
Adding SRST signal on $procdff$2689 ($dff) from module generic_fifo_sc_x (D = $procmux$1482_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2901 ($sdff) from module generic_fifo_sc_x (D = $procmux$1482_Y, Q = \gb).
Adding SRST signal on $procdff$2690 ($dff) from module generic_fifo_sc_x (D = $procmux$1490_Y, Q = \rp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2909 ($sdff) from module generic_fifo_sc_x (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6596$1339_Y, Q = \rp).
Adding SRST signal on $procdff$2691 ($dff) from module generic_fifo_sc_x (D = $procmux$1498_Y, Q = \wp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2915 ($sdff) from module generic_fifo_sc_x (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6586$1335_Y, Q = \wp).
Adding SRST signal on $procdff$2692 ($dff) from module generic_fifo_sc_g (D = $procmux$1509_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2921 ($sdff) from module generic_fifo_sc_g (D = $procmux$1509_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2693 ($dff) from module generic_fifo_sc_g (D = $procmux$1520_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2929 ($sdff) from module generic_fifo_sc_g (D = $procmux$1520_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2694 ($dff) from module generic_fifo_sc_g (D = $procmux$1531_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2937 ($sdff) from module generic_fifo_sc_g (D = $procmux$1531_Y, Q = \cnt).
Adding SRST signal on $procdff$2695 ($dff) from module generic_fifo_sc_g (D = $procmux$1542_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2945 ($sdff) from module generic_fifo_sc_g (D = $procmux$1542_Y, Q = \empty_r).
Adding SRST signal on $procdff$2696 ($dff) from module generic_fifo_sc_g (D = $procmux$1553_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2953 ($sdff) from module generic_fifo_sc_g (D = $procmux$1553_Y, Q = \full_r).
Adding SRST signal on $procdff$2697 ($dff) from module generic_fifo_sc_g (D = $procmux$1564_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2961 ($sdff) from module generic_fifo_sc_g (D = $procmux$1564_Y, Q = \gb2).
Adding SRST signal on $procdff$2698 ($dff) from module generic_fifo_sc_g (D = $procmux$1575_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2969 ($sdff) from module generic_fifo_sc_g (D = $procmux$1575_Y, Q = \gb).
Adding SRST signal on $procdff$2699 ($dff) from module generic_fifo_sc_g (D = $procmux$1583_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2977 ($sdff) from module generic_fifo_sc_g (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6191$1259_Y, Q = \rp).
Adding SRST signal on $procdff$2700 ($dff) from module generic_fifo_sc_g (D = $procmux$1591_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$2983 ($sdff) from module generic_fifo_sc_g (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6181$1255_Y, Q = \wp).
Adding SRST signal on $procdff$2701 ($dff) from module generic_fifo_sc_f (D = $procmux$1602_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2989 ($sdff) from module generic_fifo_sc_f (D = $procmux$1602_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2702 ($dff) from module generic_fifo_sc_f (D = $procmux$1613_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$2997 ($sdff) from module generic_fifo_sc_f (D = $procmux$1613_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2703 ($dff) from module generic_fifo_sc_f (D = $procmux$1624_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3005 ($sdff) from module generic_fifo_sc_f (D = $procmux$1624_Y, Q = \cnt).
Adding SRST signal on $procdff$2704 ($dff) from module generic_fifo_sc_f (D = $procmux$1635_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3013 ($sdff) from module generic_fifo_sc_f (D = $procmux$1635_Y, Q = \empty_r).
Adding SRST signal on $procdff$2705 ($dff) from module generic_fifo_sc_f (D = $procmux$1646_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3021 ($sdff) from module generic_fifo_sc_f (D = $procmux$1646_Y, Q = \full_r).
Adding SRST signal on $procdff$2706 ($dff) from module generic_fifo_sc_f (D = $procmux$1657_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3029 ($sdff) from module generic_fifo_sc_f (D = $procmux$1657_Y, Q = \gb2).
Adding SRST signal on $procdff$2707 ($dff) from module generic_fifo_sc_f (D = $procmux$1668_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3037 ($sdff) from module generic_fifo_sc_f (D = $procmux$1668_Y, Q = \gb).
Adding SRST signal on $procdff$2708 ($dff) from module generic_fifo_sc_f (D = $procmux$1676_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3045 ($sdff) from module generic_fifo_sc_f (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5789$1179_Y, Q = \rp).
Adding SRST signal on $procdff$2709 ($dff) from module generic_fifo_sc_f (D = $procmux$1684_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3051 ($sdff) from module generic_fifo_sc_f (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5779$1175_Y, Q = \wp).
Adding SRST signal on $procdff$2710 ($dff) from module generic_fifo_sc_d (D = $procmux$1695_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3057 ($sdff) from module generic_fifo_sc_d (D = $procmux$1695_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2711 ($dff) from module generic_fifo_sc_d (D = $procmux$1706_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3065 ($sdff) from module generic_fifo_sc_d (D = $procmux$1706_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2712 ($dff) from module generic_fifo_sc_d (D = $procmux$1717_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3073 ($sdff) from module generic_fifo_sc_d (D = $procmux$1717_Y, Q = \cnt).
Adding SRST signal on $procdff$2713 ($dff) from module generic_fifo_sc_d (D = $procmux$1728_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3081 ($sdff) from module generic_fifo_sc_d (D = $procmux$1728_Y, Q = \empty_r).
Adding SRST signal on $procdff$2714 ($dff) from module generic_fifo_sc_d (D = $procmux$1739_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3089 ($sdff) from module generic_fifo_sc_d (D = $procmux$1739_Y, Q = \full_r).
Adding SRST signal on $procdff$2715 ($dff) from module generic_fifo_sc_d (D = $procmux$1750_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3097 ($sdff) from module generic_fifo_sc_d (D = $procmux$1750_Y, Q = \gb2).
Adding SRST signal on $procdff$2716 ($dff) from module generic_fifo_sc_d (D = $procmux$1761_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3105 ($sdff) from module generic_fifo_sc_d (D = $procmux$1761_Y, Q = \gb).
Adding SRST signal on $procdff$2717 ($dff) from module generic_fifo_sc_d (D = $procmux$1769_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3113 ($sdff) from module generic_fifo_sc_d (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5384$1099_Y, Q = \rp).
Adding SRST signal on $procdff$2718 ($dff) from module generic_fifo_sc_d (D = $procmux$1777_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3119 ($sdff) from module generic_fifo_sc_d (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5374$1095_Y, Q = \wp).
Adding SRST signal on $procdff$2719 ($dff) from module generic_fifo_sc_c (D = $procmux$1788_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3125 ($sdff) from module generic_fifo_sc_c (D = $procmux$1788_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2720 ($dff) from module generic_fifo_sc_c (D = $procmux$1799_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3133 ($sdff) from module generic_fifo_sc_c (D = $procmux$1799_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2721 ($dff) from module generic_fifo_sc_c (D = $procmux$1810_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3141 ($sdff) from module generic_fifo_sc_c (D = $procmux$1810_Y, Q = \cnt).
Adding SRST signal on $procdff$2722 ($dff) from module generic_fifo_sc_c (D = $procmux$1821_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3149 ($sdff) from module generic_fifo_sc_c (D = $procmux$1821_Y, Q = \empty_r).
Adding SRST signal on $procdff$2723 ($dff) from module generic_fifo_sc_c (D = $procmux$1832_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3157 ($sdff) from module generic_fifo_sc_c (D = $procmux$1832_Y, Q = \full_r).
Adding SRST signal on $procdff$2724 ($dff) from module generic_fifo_sc_c (D = $procmux$1843_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3165 ($sdff) from module generic_fifo_sc_c (D = $procmux$1843_Y, Q = \gb2).
Adding SRST signal on $procdff$2725 ($dff) from module generic_fifo_sc_c (D = $procmux$1854_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3173 ($sdff) from module generic_fifo_sc_c (D = $procmux$1854_Y, Q = \gb).
Adding SRST signal on $procdff$2726 ($dff) from module generic_fifo_sc_c (D = $procmux$1862_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3181 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4980$1019_Y, Q = \rp).
Adding SRST signal on $procdff$2727 ($dff) from module generic_fifo_sc_c (D = $procmux$1870_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3187 ($sdff) from module generic_fifo_sc_c (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4970$1015_Y, Q = \wp).
Adding SRST signal on $procdff$2728 ($dff) from module generic_fifo_sc_b (D = $procmux$1881_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3193 ($sdff) from module generic_fifo_sc_b (D = $procmux$1881_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2729 ($dff) from module generic_fifo_sc_b (D = $procmux$1892_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3201 ($sdff) from module generic_fifo_sc_b (D = $procmux$1892_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2730 ($dff) from module generic_fifo_sc_b (D = $procmux$1903_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3209 ($sdff) from module generic_fifo_sc_b (D = $procmux$1903_Y, Q = \cnt).
Adding SRST signal on $procdff$2731 ($dff) from module generic_fifo_sc_b (D = $procmux$1914_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3217 ($sdff) from module generic_fifo_sc_b (D = $procmux$1914_Y, Q = \empty_r).
Adding SRST signal on $procdff$2732 ($dff) from module generic_fifo_sc_b (D = $procmux$1925_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3225 ($sdff) from module generic_fifo_sc_b (D = $procmux$1925_Y, Q = \full_r).
Adding SRST signal on $procdff$2733 ($dff) from module generic_fifo_sc_b (D = $procmux$1936_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3233 ($sdff) from module generic_fifo_sc_b (D = $procmux$1936_Y, Q = \gb2).
Adding SRST signal on $procdff$2734 ($dff) from module generic_fifo_sc_b (D = $procmux$1947_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3241 ($sdff) from module generic_fifo_sc_b (D = $procmux$1947_Y, Q = \gb).
Adding SRST signal on $procdff$2735 ($dff) from module generic_fifo_sc_b (D = $procmux$1955_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3249 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4576$939_Y, Q = \rp).
Adding SRST signal on $procdff$2736 ($dff) from module generic_fifo_sc_b (D = $procmux$1963_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3255 ($sdff) from module generic_fifo_sc_b (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4566$935_Y, Q = \wp).
Adding SRST signal on $procdff$2737 ($dff) from module generic_fifo_sc_a (D = $procmux$1974_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3261 ($sdff) from module generic_fifo_sc_a (D = $procmux$1974_Y, Q = \full_n_r).
Adding SRST signal on $procdff$2738 ($dff) from module generic_fifo_sc_a (D = $procmux$1985_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3269 ($sdff) from module generic_fifo_sc_a (D = $procmux$1985_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$2739 ($dff) from module generic_fifo_sc_a (D = $procmux$1996_Y, Q = \cnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3277 ($sdff) from module generic_fifo_sc_a (D = $procmux$1996_Y, Q = \cnt).
Adding SRST signal on $procdff$2740 ($dff) from module generic_fifo_sc_a (D = $procmux$2007_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3285 ($sdff) from module generic_fifo_sc_a (D = $procmux$2007_Y, Q = \empty_r).
Adding SRST signal on $procdff$2741 ($dff) from module generic_fifo_sc_a (D = $procmux$2018_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3293 ($sdff) from module generic_fifo_sc_a (D = $procmux$2018_Y, Q = \full_r).
Adding SRST signal on $procdff$2742 ($dff) from module generic_fifo_sc_a (D = $procmux$2029_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3301 ($sdff) from module generic_fifo_sc_a (D = $procmux$2029_Y, Q = \gb2).
Adding SRST signal on $procdff$2743 ($dff) from module generic_fifo_sc_a (D = $procmux$2040_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3309 ($sdff) from module generic_fifo_sc_a (D = $procmux$2040_Y, Q = \gb).
Adding SRST signal on $procdff$2744 ($dff) from module generic_fifo_sc_a (D = $procmux$2048_Y, Q = \rp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3317 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4176$859_Y, Q = \rp).
Adding SRST signal on $procdff$2745 ($dff) from module generic_fifo_sc_a (D = $procmux$2056_Y, Q = \wp, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3323 ($sdff) from module generic_fifo_sc_a (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4166$855_Y, Q = \wp).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$2682 ($dlatch) from module ResetToBool.
Adding SRST signal on $procdff$2789 ($dff) from module mkDelayWorker32B (D = $procmux$2338_Y, Q = \wci_cState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3329 ($sdff) from module mkDelayWorker32B (D = \wci_nState, Q = \wci_cState).
Adding SRST signal on $procdff$2788 ($dff) from module mkDelayWorker32B (D = $procmux$2343_Y, Q = \wci_cEdge, rval = 3'111).
Adding EN signal on $auto$ff.cc:262:slice$3331 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [36:34], Q = \wci_cEdge).
Adding SRST signal on $procdff$2786 ($dff) from module mkDelayWorker32B (D = $procmux$2353_Y, Q = \readyToRequest, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3333 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3310$767_Y, Q = \readyToRequest).
Adding SRST signal on $procdff$2804 ($dff) from module mkDelayWorker32B (D = $procmux$2263_Y, Q = \wmemi_dhF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3335 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2925$628_Y, Q = \wmemi_dhF_c_r).
Adding EN signal on $procdff$2778 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [31:0], Q = \rdSerStage).
Adding EN signal on $procdff$2779 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [63:32], Q = \rdSerStage_1).
Adding EN signal on $procdff$2780 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [95:64], Q = \rdSerStage_2).
Adding EN signal on $procdff$2781 ($dff) from module mkDelayWorker32B (D = \wide16Fb__D_OUT [127:96], Q = \rdSerStage_3).
Adding SRST signal on $procdff$2782 ($dff) from module mkDelayWorker32B (D = $procmux$2370_Y, Q = \rdSerUnroll, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3341 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2730$563_Y, Q = \rdSerUnroll).
Adding SRST signal on $procdff$2783 ($dff) from module mkDelayWorker32B (D = $procmux$2365_Y, Q = \rdSyncWord, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3343 ($sdff) from module mkDelayWorker32B (D = $procmux$2630_Y, Q = \rdSyncWord).
Adding SRST signal on $procdff$2839 ($dff) from module mkDelayWorker32B (D = $procmux$2109_Y, Q = \wsiS_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3345 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3254$744_Y, Q = \wsiS_iMesgCount).
Adding SRST signal on $procdff$2838 ($dff) from module mkDelayWorker32B (D = $procmux$2114_Y, Q = \wsiS_errorSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3347 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wsiS_errorSticky).
Adding SRST signal on $procdff$2837 ($dff) from module mkDelayWorker32B (D = $procmux$2119_Y, Q = \wsiS_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3349 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3239$732_Y, Q = \wsiS_burstKind).
Adding SRST signal on $procdff$2836 ($dff) from module mkDelayWorker32B (D = $procmux$2124_Y, Q = \wsiM_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3351 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wsiM_trafficSticky).
Adding SRST signal on $procdff$2835 ($dff) from module mkDelayWorker32B (D = $procmux$2129_Y, Q = \wsiM_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3353 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3228$727_Y, Q = \wsiM_tBusyCount).
Adding SRST signal on $procdff$2828 ($dff) from module mkDelayWorker32B (D = $procmux$2161_Y, Q = \wsiM_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3355 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3144$706_Y, Q = \wsiM_pMesgCount).
Adding SRST signal on $procdff$2826 ($dff) from module mkDelayWorker32B (D = $procmux$2171_Y, Q = \wsiM_iMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3357 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3132$698_Y, Q = \wsiM_iMesgCount).
Adding EN signal on $procdff$2825 ($dff) from module mkDelayWorker32B (D = 1'0, Q = \wsiM_errorSticky).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3359 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2824 ($dff) from module mkDelayWorker32B (D = $procmux$2181_Y, Q = \wsiM_burstKind, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3360 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3117$686_Y, Q = \wsiM_burstKind).
Adding SRST signal on $procdff$2823 ($dff) from module mkDelayWorker32B (D = $procmux$2186_Y, Q = \wrtSerUnroll, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3362 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3109$682_Y, Q = \wrtSerUnroll).
Adding EN signal on $procdff$2819 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3075$658_Y, Q = \wrtSerStage).
Adding SRST signal on $procdff$2818 ($dff) from module mkDelayWorker32B (D = $procmux$2199_Y, Q = \wrtSerPos, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3365 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3067$656_Y, Q = \wrtSerPos).
Adding EN signal on $procdff$2817 ($dff) from module mkDelayWorker32B (D = \metaWF__D_OUT, Q = \wrtSerMeta).
Adding EN signal on $procdff$2816 ($dff) from module mkDelayWorker32B (D = 0, Q = \wrtSerAddr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3368 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2815 ($dff) from module mkDelayWorker32B (D = $procmux$2211_Y, Q = \wrtDutyCount, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3369 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3054$655_Y, Q = \wrtDutyCount).
Adding SRST signal on $procdff$2814 ($dff) from module mkDelayWorker32B (D = $procmux$2216_Y, Q = \wmemi_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3371 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wmemi_trafficSticky).
Adding SRST signal on $procdff$2810 ($dff) from module mkDelayWorker32B (D = $procmux$2233_Y, Q = \wmemi_reqF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3373 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2989$641_Y, Q = \wmemi_reqF_c_r).
Setting constant 1-bit at position 0 on $procdff$2809 ($dff) from module mkDelayWorker32B.
Adding EN signal on $procdff$2807 ($dff) from module mkDelayWorker32B (D = 1'0, Q = \wmemi_errorSticky).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3375 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2806 ($dff) from module mkDelayWorker32B (D = $procmux$2253_Y, Q = \wmemi_dhF_q_1, rval = 146'00101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3376 ($sdff) from module mkDelayWorker32B (D = $procmux$2598_Y, Q = \wmemi_dhF_q_1).
Adding SRST signal on $procdff$2805 ($dff) from module mkDelayWorker32B (D = $procmux$2258_Y, Q = \wmemi_dhF_q_0, rval = 146'00101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3378 ($sdff) from module mkDelayWorker32B (D = $procmux$2603_Y, Q = \wmemi_dhF_q_0).
Adding EN signal on $procdff$2803 ($dff) from module mkDelayWorker32B (D = 1'0, Q = \wmemi_busyWithMessage).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3380 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2811 ($dff) from module mkDelayWorker32B (D = $procmux$2228_Y, Q = \wmemi_reqF_q_0, rval = 52'0000101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3381 ($sdff) from module mkDelayWorker32B (D = $procmux$2593_Y, Q = \wmemi_reqF_q_0).
Adding SRST signal on $procdff$2802 ($dff) from module mkDelayWorker32B (D = $procmux$2273_Y, Q = \wmemiWrReq, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3383 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2916$627_Y, Q = \wmemiWrReq).
Adding SRST signal on $procdff$2801 ($dff) from module mkDelayWorker32B (D = $procmux$2278_Y, Q = \wmemiRdResp, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3385 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2912$626_Y, Q = \wmemiRdResp).
Adding SRST signal on $procdff$2800 ($dff) from module mkDelayWorker32B (D = $procmux$2283_Y, Q = \wmemiRdReq, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3387 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2908$625_Y, Q = \wmemiRdReq).
Setting constant 0-bit at position 0 on $procdff$2798 ($dff) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2797 ($dff) from module mkDelayWorker32B (D = $procmux$2298_Y, Q = \wci_respF_q_1, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3389 ($sdff) from module mkDelayWorker32B (D = $procmux$2608_Y, Q = \wci_respF_q_1).
Adding SRST signal on $procdff$2796 ($dff) from module mkDelayWorker32B (D = $procmux$2303_Y, Q = \wci_respF_q_0, rval = 34'0010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3391 ($sdff) from module mkDelayWorker32B (D = $procmux$2613_Y, Q = \wci_respF_q_0).
Adding SRST signal on $procdff$2795 ($dff) from module mkDelayWorker32B (D = $procmux$2308_Y, Q = \wci_respF_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3393 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2852$613_Y, Q = \wci_respF_c_r).
Adding SRST signal on $procdff$2794 ($dff) from module mkDelayWorker32B (D = $procmux$2313_Y, Q = \wci_reqF_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3395 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2845$612_Y, Q = \wci_reqF_countReg).
Adding SRST signal on $procdff$2793 ($dff) from module mkDelayWorker32B (D = $procmux$2318_Y, Q = \wci_nState, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3397 ($sdff) from module mkDelayWorker32B (D = $procmux$2618_Y, Q = \wci_nState).
Adding SRST signal on $procdff$2792 ($dff) from module mkDelayWorker32B (D = $procmux$2323_Y, Q = \wci_illegalEdge, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3399 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2817$583_Y, Q = \wci_illegalEdge).
Adding SRST signal on $procdff$2791 ($dff) from module mkDelayWorker32B (D = $procmux$2328_Y, Q = \wci_ctlOpActive, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3401 ($sdff) from module mkDelayWorker32B (D = $logic_not$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2810$580_Y, Q = \wci_ctlOpActive).
Adding SRST signal on $procdff$2790 ($dff) from module mkDelayWorker32B (D = $logic_or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2354$461_Y, Q = \wci_ctlAckReg, rval = 1'0).
Adding EN signal on $procdff$2784 ($dff) from module mkDelayWorker32B (D = \metaRF__D_OUT, Q = \readMeta).
Adding SRST signal on $procdff$2785 ($dff) from module mkDelayWorker32B (D = $procmux$2358_Y, Q = \readyToPush, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3405 ($sdff) from module mkDelayWorker32B (D = $procmux$2626_Y, Q = \readyToPush).
Adding SRST signal on $procdff$2848 ($dff) from module mkDelayWorker32B (D = $procmux$2067_Y, Q = \zeroLengthMesg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3407 ($sdff) from module mkDelayWorker32B (D = $eq$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3314$769_Y, Q = \zeroLengthMesg).
Adding SRST signal on $procdff$2812 ($dff) from module mkDelayWorker32B (D = $procmux$2223_Y, Q = \wmemi_reqF_q_1, rval = 52'0000101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3409 ($sdff) from module mkDelayWorker32B (D = $procmux$2588_Y, Q = \wmemi_reqF_q_1).
Adding SRST signal on $procdff$2847 ($dff) from module mkDelayWorker32B (D = $procmux$2072_Y, Q = \wsiWordsRemain, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3411 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3306$766_Y, Q = \wsiWordsRemain).
Adding SRST signal on $procdff$2846 ($dff) from module mkDelayWorker32B (D = $procmux$2077_Y, Q = \wsiS_trafficSticky, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3413 ($sdff) from module mkDelayWorker32B (D = 1'1, Q = \wsiS_trafficSticky).
Adding SRST signal on $procdff$2746 ($dff) from module mkDelayWorker32B (D = $procmux$2535_Y, Q = \abortCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3415 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2473$481_Y, Q = \abortCount).
Adding SRST signal on $procdff$2747 ($dff) from module mkDelayWorker32B (D = $procmux$2530_Y, Q = \blockDelayWrite, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3417 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2478$483_Y, Q = \blockDelayWrite).
Adding SRST signal on $procdff$2748 ($dff) from module mkDelayWorker32B (D = $procmux$2525_Y, Q = \bytesRead, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3419 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2484$485_Y, Q = \bytesRead).
Adding SRST signal on $procdff$2749 ($dff) from module mkDelayWorker32B (D = $procmux$2520_Y, Q = \bytesWritten, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3421 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2489$488_Y, Q = \bytesWritten).
Adding SRST signal on $procdff$2750 ($dff) from module mkDelayWorker32B (D = $procmux$2515_Y, Q = \cyclesPassed, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3423 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2494$491_Y, Q = \cyclesPassed).
Adding SRST signal on $procdff$2751 ($dff) from module mkDelayWorker32B (D = $procmux$2510_Y, Q = \dlyCtrl, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3425 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [31:0], Q = \dlyCtrl).
Adding SRST signal on $procdff$2752 ($dff) from module mkDelayWorker32B (D = $procmux$2505_Y, Q = \dlyHoldoffBytes, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3427 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [31:0], Q = \dlyHoldoffBytes).
Adding SRST signal on $procdff$2753 ($dff) from module mkDelayWorker32B (D = $procmux$2500_Y, Q = \dlyHoldoffCycles, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3429 ($sdff) from module mkDelayWorker32B (D = \wci_reqF__D_OUT [31:0], Q = \dlyHoldoffCycles).
Adding SRST signal on $procdff$2754 ($dff) from module mkDelayWorker32B (D = $procmux$2495_Y, Q = \dlyRAG, rval = 20'00000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3431 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2514$500_Y, Q = \dlyRAG).
Adding SRST signal on $procdff$2755 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2521$502_Y [0], Q = \dlyReadCredit_value [0], rval = 1'0).
Adding SRST signal on $procdff$2755 ($dff) from module mkDelayWorker32B (D = \MUX_dlyReadCredit_value__write_1__VAL_2 [7:1], Q = \dlyReadCredit_value [7:1], rval = 7'0000000).
Adding SRST signal on $procdff$2756 ($dff) from module mkDelayWorker32B (D = $procmux$2485_Y, Q = \dlyWAG, rval = 20'00000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3439 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2527$503_Y, Q = \dlyWAG).
Adding SRST signal on $procdff$2757 ($dff) from module mkDelayWorker32B (D = \MUX_dlyWordsStored_value__write_1__VAL_2, Q = \dlyWordsStored_value, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$2758 ($dff) from module mkDelayWorker32B (D = $procmux$2475_Y, Q = \doAbort, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3446 ($sdff) from module mkDelayWorker32B (D = 1'0, Q = \doAbort).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3447 ($sdffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2759 ($dff) from module mkDelayWorker32B (D = $procmux$2470_Y, Q = \endOfMessage, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3448 ($sdff) from module mkDelayWorker32B (D = $logic_and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2769$569_Y, Q = \endOfMessage).
Adding SRST signal on $procdff$2760 ($dff) from module mkDelayWorker32B (D = $procmux$2465_Y, Q = \impreciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3450 ($sdff) from module mkDelayWorker32B (D = $procmux$2657_Y, Q = \impreciseBurst).
Adding SRST signal on $procdff$2761 ($dff) from module mkDelayWorker32B (D = $procmux$2460_Y, Q = \mesgLength, rval = 15'010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3452 ($sdff) from module mkDelayWorker32B (D = $procmux$2651_Y, Q = \mesgLength).
Adding SRST signal on $procdff$2762 ($dff) from module mkDelayWorker32B (D = $procmux$2455_Y, Q = \mesgLengthSoFar, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3454 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2598$521_Y, Q = \mesgLengthSoFar).
Adding SRST signal on $procdff$2763 ($dff) from module mkDelayWorker32B (D = $procmux$2450_Y, Q = \mesgRF_rCache, rval = 268'0010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3456 ($sdff) from module mkDelayWorker32B (D = { 1'1 \mesgRF_rWrPtr $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3464$838_Y }, Q = \mesgRF_rCache).
Adding SRST signal on $procdff$2764 ($dff) from module mkDelayWorker32B (D = $procmux$2445_Y, Q = \mesgRF_rRdPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3458 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3463$837_Y, Q = \mesgRF_rRdPtr).
Adding SRST signal on $procdff$2765 ($dff) from module mkDelayWorker32B (D = $procmux$2440_Y, Q = \mesgRF_rWrPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3460 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2614$525_Y, Q = \mesgRF_rWrPtr).
Adding SRST signal on $procdff$2766 ($dff) from module mkDelayWorker32B (D = $procmux$2435_Y, Q = \mesgRdCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3462 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2619$526_Y, Q = \mesgRdCount).
Adding SRST signal on $procdff$2845 ($dff) from module mkDelayWorker32B (D = $procmux$2082_Y, Q = \wsiS_tBusyCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3464 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3297$765_Y, Q = \wsiS_tBusyCount).
Adding SRST signal on $procdff$2767 ($dff) from module mkDelayWorker32B (D = $procmux$2430_Y, Q = \mesgReqValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3466 ($sdff) from module mkDelayWorker32B (D = $logic_not$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2627$530_Y, Q = \mesgReqValid).
Adding SRST signal on $procdff$2768 ($dff) from module mkDelayWorker32B (D = $procmux$2425_Y, Q = \mesgWF_rCache, rval = 268'0010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010).
Adding EN signal on $auto$ff.cc:262:slice$3468 ($sdff) from module mkDelayWorker32B (D = { 1'1 \mesgWF_rWrPtr $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3462$836_Y }, Q = \mesgWF_rCache).
Adding SRST signal on $procdff$2769 ($dff) from module mkDelayWorker32B (D = $procmux$2420_Y, Q = \mesgWF_rRdPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3470 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3460$835_Y, Q = \mesgWF_rRdPtr).
Adding SRST signal on $procdff$2770 ($dff) from module mkDelayWorker32B (D = $procmux$2415_Y, Q = \mesgWF_rWrPtr, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$3472 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2641$532_Y, Q = \mesgWF_rWrPtr).
Adding SRST signal on $procdff$2771 ($dff) from module mkDelayWorker32B (D = $procmux$2410_Y, Q = \mesgWtCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3474 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2646$533_Y, Q = \mesgWtCount).
Adding SRST signal on $procdff$2772 ($dff) from module mkDelayWorker32B (D = $procmux$2405_Y, Q = \opcode, rval = 9'010101010).
Adding EN signal on $auto$ff.cc:262:slice$3476 ($sdff) from module mkDelayWorker32B (D = $procmux$2643_Y, Q = \opcode).
Adding SRST signal on $procdff$2773 ($dff) from module mkDelayWorker32B (D = $procmux$2400_Y, Q = \preciseBurst, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3478 ($sdff) from module mkDelayWorker32B (D = $procmux$2637_Y, Q = \preciseBurst).
Adding EN signal on $procdff$2774 ($dff) from module mkDelayWorker32B (D = 0, Q = \rdSerAddr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3480 ($dffe) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2775 ($dff) from module mkDelayWorker32B (D = $procmux$2390_Y, Q = \rdSerEmpty, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3481 ($sdff) from module mkDelayWorker32B (D = $logic_not$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2685$542_Y, Q = \rdSerEmpty).
Adding EN signal on $procdff$2776 ($dff) from module mkDelayWorker32B (D = $procmux$2572_Y, Q = \rdSerMeta).
Adding SRST signal on $procdff$2777 ($dff) from module mkDelayWorker32B (D = $procmux$2383_Y, Q = \rdSerPos, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3484 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2697$548_Y, Q = \rdSerPos).
Adding SRST signal on $procdff$2843 ($dff) from module mkDelayWorker32B (D = $procmux$2089_Y, Q = \wsiS_reqFifo_countReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3486 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3275$756_Y, Q = \wsiS_reqFifo_countReg).
Adding SRST signal on $procdff$2842 ($dff) from module mkDelayWorker32B (D = \wsiS1_MReset_n, Q = \wsiS_peerIsReady, rval = 1'0).
Adding SRST signal on $procdff$2841 ($dff) from module mkDelayWorker32B (D = $procmux$2099_Y, Q = \wsiS_pMesgCount, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$3489 ($sdff) from module mkDelayWorker32B (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3264$750_Y, Q = \wsiS_pMesgCount).
Adding SRST signal on $procdff$2833 ($dff) from module mkDelayWorker32B (D = \wsiM1_SThreadBusy, Q = \wsiM_sThreadBusy_d, rval = 1'1).
Adding SRST signal on $procdff$2832 ($dff) from module mkDelayWorker32B (D = $procmux$2141_Y, Q = \wsiM_reqFifo_q_1, rval = 313'0000000000000000010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$3492 ($sdff) from module mkDelayWorker32B (D = $procmux$2578_Y, Q = \wsiM_reqFifo_q_1).
Adding SRST signal on $procdff$2831 ($dff) from module mkDelayWorker32B (D = $procmux$2146_Y, Q = \wsiM_reqFifo_q_0, rval = 313'0000000000000000010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000000000).
Adding EN signal on $auto$ff.cc:262:slice$3494 ($sdff) from module mkDelayWorker32B (D = $procmux$2583_Y, Q = \wsiM_reqFifo_q_0).
Adding SRST signal on $procdff$2830 ($dff) from module mkDelayWorker32B (D = $procmux$2151_Y, Q = \wsiM_reqFifo_c_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3496 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3157$712_Y, Q = \wsiM_reqFifo_c_r).
Adding SRST signal on $procdff$2829 ($dff) from module mkDelayWorker32B (D = \wsiM1_SReset_n, Q = \wsiM_peerIsReady, rval = 1'0).
Adding EN signal on $procdff$2822 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3100$676_Y, Q = \wrtSerStage_3).
Adding SRST signal on $procdff$2787 ($dff) from module mkDelayWorker32B (D = $procmux$2348_Y, Q = \unrollCnt, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3500 ($sdff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2782$576_Y, Q = \unrollCnt).
Adding EN signal on $procdff$2821 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3091$670_Y, Q = \wrtSerStage_2).
Adding EN signal on $procdff$2820 ($dff) from module mkDelayWorker32B (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3082$664_Y, Q = \wrtSerStage_1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \mkDelayWorker32B..
Removed 334 unused cells and 1797 unused wires.
<suppressed ~367 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_b.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_c.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_d.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_f.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_g.
<suppressed ~7 debug messages>
Optimizing module generic_fifo_sc_x.
<suppressed ~7 debug messages>
Optimizing module mkDelayWorker32B.
<suppressed ~16 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_b'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_c'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_d'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_f'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_g'.
<suppressed ~48 debug messages>
Finding identical cells in module `\generic_fifo_sc_x'.
<suppressed ~48 debug messages>
Finding identical cells in module `\mkDelayWorker32B'.
<suppressed ~6 debug messages>
Removed a total of 114 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $procdff$2844 ($dff) from module mkDelayWorker32B.
Adding SRST signal on $procdff$2840 ($dff) from module mkDelayWorker32B (D = \CAN_FIRE_RL_operating_actions, Q = \wsiS_operateD, rval = 1'0).
Setting constant 0-bit at position 1 on $procdff$2834 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $procdff$2834 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 1 on $procdff$2813 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 2 on $procdff$2813 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 3 on $procdff$2813 ($dff) from module mkDelayWorker32B.
Setting constant 0-bit at position 4 on $procdff$2813 ($dff) from module mkDelayWorker32B.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \mkDelayWorker32B..
Removed 1 unused cells and 129 unused wires.
<suppressed ~9 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module generic_fifo_sc_d.
Optimizing module generic_fifo_sc_f.
Optimizing module generic_fifo_sc_g.
Optimizing module generic_fifo_sc_x.
Optimizing module mkDelayWorker32B.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\generic_fifo_sc_d'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\generic_fifo_sc_g'.
Finding identical cells in module `\generic_fifo_sc_x'.
Finding identical cells in module `\mkDelayWorker32B'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3507 ($dff) from module mkDelayWorker32B.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \mkDelayWorker32B..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module generic_fifo_sc_d.
Optimizing module generic_fifo_sc_f.
Optimizing module generic_fifo_sc_g.
Optimizing module generic_fifo_sc_x.
Optimizing module mkDelayWorker32B.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ResetToBool..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SizedFIFO_x..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \arSRLFIFO_d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_g..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mkDelayWorker32B..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ResetToBool.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \SizedFIFO_b.
  Optimizing cells in module \SizedFIFO_x.
  Optimizing cells in module \arSRLFIFO_a.
  Optimizing cells in module \arSRLFIFO_b.
  Optimizing cells in module \arSRLFIFO_c.
  Optimizing cells in module \arSRLFIFO_d.
  Optimizing cells in module \generic_fifo_sc_a.
  Optimizing cells in module \generic_fifo_sc_b.
  Optimizing cells in module \generic_fifo_sc_c.
  Optimizing cells in module \generic_fifo_sc_d.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \generic_fifo_sc_g.
  Optimizing cells in module \generic_fifo_sc_x.
  Optimizing cells in module \mkDelayWorker32B.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ResetToBool'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\SizedFIFO_b'.
Finding identical cells in module `\SizedFIFO_x'.
Finding identical cells in module `\arSRLFIFO_a'.
Finding identical cells in module `\arSRLFIFO_b'.
Finding identical cells in module `\arSRLFIFO_c'.
Finding identical cells in module `\arSRLFIFO_d'.
Finding identical cells in module `\generic_fifo_sc_a'.
Finding identical cells in module `\generic_fifo_sc_b'.
Finding identical cells in module `\generic_fifo_sc_c'.
Finding identical cells in module `\generic_fifo_sc_d'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\generic_fifo_sc_g'.
Finding identical cells in module `\generic_fifo_sc_x'.
Finding identical cells in module `\mkDelayWorker32B'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ResetToBool..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \SizedFIFO_b..
Finding unused cells or wires in module \SizedFIFO_x..
Finding unused cells or wires in module \arSRLFIFO_a..
Finding unused cells or wires in module \arSRLFIFO_b..
Finding unused cells or wires in module \arSRLFIFO_c..
Finding unused cells or wires in module \arSRLFIFO_d..
Finding unused cells or wires in module \generic_fifo_sc_a..
Finding unused cells or wires in module \generic_fifo_sc_b..
Finding unused cells or wires in module \generic_fifo_sc_c..
Finding unused cells or wires in module \generic_fifo_sc_d..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \generic_fifo_sc_g..
Finding unused cells or wires in module \generic_fifo_sc_x..
Finding unused cells or wires in module \mkDelayWorker32B..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ResetToBool.
Optimizing module SizedFIFO_a.
Optimizing module SizedFIFO_b.
Optimizing module SizedFIFO_x.
Optimizing module arSRLFIFO_a.
Optimizing module arSRLFIFO_b.
Optimizing module arSRLFIFO_c.
Optimizing module arSRLFIFO_d.
Optimizing module generic_fifo_sc_a.
Optimizing module generic_fifo_sc_b.
Optimizing module generic_fifo_sc_c.
Optimizing module generic_fifo_sc_d.
Optimizing module generic_fifo_sc_f.
Optimizing module generic_fifo_sc_g.
Optimizing module generic_fifo_sc_x.
Optimizing module mkDelayWorker32B.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_f               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:            642
   Number of public wires:          17
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_g               1

=== SizedFIFO_x ===

   Number of wires:                 17
   Number of wire bits:            278
   Number of public wires:          17
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_x               1

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== arSRLFIFO_d ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_d               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_d ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_f ===

   Number of wires:                 93
   Number of wire bits:            355
   Number of public wires:          27
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_g ===

   Number of wires:                 93
   Number of wire bits:           1367
   Number of public wires:          27
   Number of public wire bits:    1289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_x ===

   Number of wires:                 93
   Number of wire bits:            629
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== mkDelayWorker32B ===

   Number of wires:               1165
   Number of wire bits:          19057
   Number of public wires:         837
   Number of public wire bits:   18585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                719
     $add                           35
     $and                            8
     $dff                            3
     $dffe                           7
     $eq                            61
     $ge                             2
     $gt                             4
     $logic_and                    204
     $logic_not                     52
     $logic_or                      98
     $mux                           76
     $ne                            25
     $not                            1
     $pmux                          16
     $reduce_and                     9
     $reduce_bool                   15
     $reduce_or                      3
     $sdff                           8
     $sdffe                         67
     $sub                           10
     $xor                            2
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_x                     1
     arSRLFIFO_a                     1
     arSRLFIFO_b                     1
     arSRLFIFO_c                     1
     arSRLFIFO_d                     1
     dual_port_ram                   2

=== design hierarchy ===

   mkDelayWorker32B                  1
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_f             1
     SizedFIFO_b                     1
       generic_fifo_sc_g             1
     SizedFIFO_x                     1
       generic_fifo_sc_x             1
     arSRLFIFO_a                     1
       generic_fifo_sc_a             1
     arSRLFIFO_b                     1
       generic_fifo_sc_b             1
     arSRLFIFO_c                     1
       generic_fifo_sc_c             1
     arSRLFIFO_d                     1
       generic_fifo_sc_d             1

   Number of wires:               1947
   Number of wire bits:          24960
   Number of public wires:        1157
   Number of public wire bits:   23930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1296
     $add                           70
     $and                          183
     $dff                            3
     $dffe                           7
     $eq                            89
     $ge                            16
     $gt                             4
     $le                            14
     $logic_and                    204
     $logic_not                     87
     $logic_or                      98
     $lt                            14
     $mux                          174
     $ne                            46
     $not                            8
     $or                            21
     $pmux                          16
     $reduce_and                     9
     $reduce_bool                   64
     $reduce_or                     10
     $sdff                           8
     $sdffe                        130
     $sub                           10
     $xor                            2
     dual_port_ram                   9

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7b0e232bbe, CPU: user 1.82s system 0.01s, MEM: 44.61 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 6x opt_expr (0 sec), 20% 4x opt_dff (0 sec), ...
