// Seed: 12026274
module module_0;
  wire id_2 = id_1, id_3;
  reg  id_4;
  assign module_1.id_4 = 0;
  always id_4 <= 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    input tri1 id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12
);
  id_14(
      .id_0(id_3), .id_1(1)
  );
  wor id_15, id_16, id_17;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_16 = 1;
  end
  wire id_18;
endmodule
