/***************************************************
       __      __									 
       \+\    /+/                                   
        \+\  /+/        Vendor	     : QuickLogic Corp.
         \+\/+/	        SpDE Version : SpDE 2016.2 Release				
          \/+/          File Name    : AL4S3B_FPGA_top.vq			
          /+ +\         Creation Date: Thu Jul 16 10:25:04 2020
         /+/ \+\______  Author	     : QuickLogic Corp.
   _____/+/   *+++++++									
   ++++++*												
														
   Description : Verilog Simulation Netlist file									
*****************************************************/

`timescale 1ps / 1ps


module AL4S3B_FPGA_top ( usbp_io, usbn_io, usb_pu_cntrl_o, spi_cs_o, spi_sck_o, 
                         spi_mosi_o, spi_miso_i, led_o ,
usbpn_tx_en,clk_48mhz_i,clk_i,reset_i,boot_o ) ;

output usbpn_tx_en ;
input  clk_48mhz_i;
input  clk_i;
input  reset_i;
output boot_o ;


    inout usbp_io ;
    inout usbn_io ;
    output usb_pu_cntrl_o ;
    output spi_cs_o ;
    output spi_sck_o ;
    output spi_mosi_o ;
    input spi_miso_i ;
    output led_o ;
  supply0 GND;
  supply1 VCC;
  wire qldummy_wire;
  wire GMUX_3_IP_;
  wire GMUX_2_IP_;
  wire GMUX_1_IP_;
  wire GMUX_0_IP_;
  wire SFB_7_IO_IZ_;
  wire SFB_6_IO_IZ_;
  wire SFB_5_IO_IZ_;
  wire SFB_2_IO_IZ_;
  wire IO62_IQZ_;
  wire IO62_IZ_;
  wire V28_CZ_;
  wire V28_TZ_;
  wire V28_FZ_;
  wire S28_CZ_;
  wire S28_TZ_;
  wire S28_FZ_;
  wire R28_CZ_;
  wire R28_TZ_;
  wire R28_FZ_;
  wire Q28_CZ_;
  wire Q28_TZ_;
  wire Q28_FZ_;
  wire P28_CZ_;
  wire P28_TZ_;
  wire P28_FZ_;
  wire V27_CZ_;
  wire V27_TZ_;
  wire V27_FZ_;
  wire U27_CZ_;
  wire U27_TZ_;
  wire U27_FZ_;
  wire T27_CZ_;
  wire T27_TZ_;
  wire T27_FZ_;
  wire S27_CZ_;
  wire S27_TZ_;
  wire S27_FZ_;
  wire R27_CZ_;
  wire R27_TZ_;
  wire R27_FZ_;
  wire Q27_CZ_;
  wire Q27_TZ_;
  wire Q27_FZ_;
  wire P27_CZ_;
  wire P27_TZ_;
  wire P27_FZ_;
  wire AC26_CZ_;
  wire AC26_TZ_;
  wire AC26_FZ_;
  wire AB26_CZ_;
  wire AB26_TZ_;
  wire AA26_CZ_;
  wire AA26_TZ_;
  wire AA26_FZ_;
  wire Z26_CZ_;
  wire U26_CZ_;
  wire U26_TZ_;
  wire U26_FZ_;
  wire T26_FZ_;
  wire S26_CZ_;
  wire S26_FZ_;
  wire R26_CZ_;
  wire Q26_CZ_;
  wire Q26_TZ_;
  wire Q26_FZ_;
  wire P26_CZ_;
  wire P26_TZ_;
  wire AC25_CZ_;
  wire AC25_TZ_;
  wire AC25_FZ_;
  wire AB25_CZ_;
  wire AB25_TZ_;
  wire AB25_FZ_;
  wire AA25_CZ_;
  wire AA25_TZ_;
  wire Z25_FZ_;
  wire X25_CZ_;
  wire X25_TZ_;
  wire W25_TZ_;
  wire W25_FZ_;
  wire W25_QZ_;
  wire V25_CZ_;
  wire U25_CZ_;
  wire U25_TZ_;
  wire U25_FZ_;
  wire T25_CZ_;
  wire T25_FZ_;
  wire R25_CZ_;
  wire Q25_TZ_;
  wire P25_CZ_;
  wire P25_TZ_;
  wire O25_CZ_;
  wire O25_TZ_;
  wire O25_FZ_;
  wire D25_CZ_;
  wire D25_TZ_;
  wire B25_CZ_;
  wire B25_TZ_;
  wire B25_QZ_;
  wire A25_CZ_;
  wire A25_TZ_;
  wire A25_QZ_;
  wire AC24_CZ_;
  wire AC24_TZ_;
  wire AB24_CZ_;
  wire AB24_TZ_;
  wire AB24_FZ_;
  wire Z24_CZ_;
  wire Y24_TZ_;
  wire W24_QZ_;
  wire V24_CZ_;
  wire T24_CZ_;
  wire T24_TZ_;
  wire S24_CZ_;
  wire S24_TZ_;
  wire R24_TZ_;
  wire Q24_CZ_;
  wire Q24_FZ_;
  wire P24_TZ_;
  wire O24_CZ_;
  wire O24_TZ_;
  wire O24_FZ_;
  wire N24_CZ_;
  wire N24_TZ_;
  wire N24_FZ_;
  wire D24_CZ_;
  wire D24_TZ_;
  wire D24_FZ_;
  wire AC23_CZ_;
  wire AB23_CZ_;
  wire AB23_TZ_;
  wire AB23_FZ_;
  wire AA23_CZ_;
  wire X23_CZ_;
  wire V23_CZ_;
  wire V23_TZ_;
  wire U23_TZ_;
  wire T23_TZ_;
  wire S23_CZ_;
  wire S23_TZ_;
  wire S23_FZ_;
  wire Q23_CZ_;
  wire Q23_TZ_;
  wire Q23_FZ_;
  wire P23_CZ_;
  wire P23_TZ_;
  wire P23_FZ_;
  wire O23_CZ_;
  wire O23_FZ_;
  wire N23_TZ_;
  wire N23_FZ_;
  wire M23_FZ_;
  wire L23_TZ_;
  wire K23_CZ_;
  wire K23_TZ_;
  wire K23_FZ_;
  wire G23_CZ_;
  wire G23_TZ_;
  wire G23_FZ_;
  wire F23_CZ_;
  wire F23_TZ_;
  wire F23_FZ_;
  wire D23_CZ_;
  wire D23_TZ_;
  wire D23_FZ_;
  wire AC22_CZ_;
  wire AC22_TZ_;
  wire AB22_CZ_;
  wire AB22_TZ_;
  wire Y22_TZ_;
  wire Y22_FZ_;
  wire Y22_QZ_;
  wire W22_FZ_;
  wire W22_QZ_;
  wire V22_CZ_;
  wire V22_TZ_;
  wire U22_CZ_;
  wire U22_TZ_;
  wire U22_FZ_;
  wire T22_CZ_;
  wire T22_TZ_;
  wire T22_FZ_;
  wire S22_CZ_;
  wire S22_TZ_;
  wire S22_FZ_;
  wire Q22_CZ_;
  wire Q22_TZ_;
  wire Q22_FZ_;
  wire P22_TZ_;
  wire P22_FZ_;
  wire O22_FZ_;
  wire K22_TZ_;
  wire K22_FZ_;
  wire K22_QZ_;
  wire J22_CZ_;
  wire J22_TZ_;
  wire J22_FZ_;
  wire G22_CZ_;
  wire G22_TZ_;
  wire G22_FZ_;
  wire F22_CZ_;
  wire F22_TZ_;
  wire F22_FZ_;
  wire E22_CZ_;
  wire E22_TZ_;
  wire AF21_CZ_;
  wire AF21_TZ_;
  wire AF21_FZ_;
  wire AD21_CZ_;
  wire AD21_TZ_;
  wire AD21_FZ_;
  wire AC21_CZ_;
  wire AC21_FZ_;
  wire AB21_TZ_;
  wire AB21_FZ_;
  wire AB21_QZ_;
  wire AA21_TZ_;
  wire AA21_FZ_;
  wire AA21_QZ_;
  wire Z21_CZ_;
  wire Z21_TZ_;
  wire Z21_FZ_;
  wire Y21_CZ_;
  wire Y21_TZ_;
  wire Y21_FZ_;
  wire W21_CZ_;
  wire W21_TZ_;
  wire W21_FZ_;
  wire V21_CZ_;
  wire V21_TZ_;
  wire V21_FZ_;
  wire U21_CZ_;
  wire U21_TZ_;
  wire U21_FZ_;
  wire T21_CZ_;
  wire T21_TZ_;
  wire T21_FZ_;
  wire R21_CZ_;
  wire R21_TZ_;
  wire R21_FZ_;
  wire Q21_TZ_;
  wire P21_FZ_;
  wire M21_TZ_;
  wire L21_CZ_;
  wire L21_FZ_;
  wire K21_CZ_;
  wire K21_FZ_;
  wire J21_CZ_;
  wire J21_FZ_;
  wire E21_CZ_;
  wire E21_TZ_;
  wire D21_CZ_;
  wire D21_TZ_;
  wire AF20_CZ_;
  wire AF20_TZ_;
  wire AF20_FZ_;
  wire AE20_CZ_;
  wire AE20_TZ_;
  wire AD20_QZ_;
  wire AC20_CZ_;
  wire AC20_FZ_;
  wire AB20_FZ_;
  wire AB20_QZ_;
  wire AA20_FZ_;
  wire AA20_QZ_;
  wire Z20_CZ_;
  wire Z20_TZ_;
  wire Z20_FZ_;
  wire Y20_CZ_;
  wire Y20_TZ_;
  wire Y20_FZ_;
  wire X20_QZ_;
  wire W20_CZ_;
  wire W20_TZ_;
  wire V20_TZ_;
  wire V20_FZ_;
  wire U20_TZ_;
  wire U20_FZ_;
  wire U20_QZ_;
  wire T20_CZ_;
  wire T20_TZ_;
  wire S20_QZ_;
  wire R20_FZ_;
  wire Q20_CZ_;
  wire Q20_TZ_;
  wire Q20_FZ_;
  wire P20_CZ_;
  wire P20_FZ_;
  wire O20_FZ_;
  wire N20_CZ_;
  wire N20_FZ_;
  wire M20_TZ_;
  wire M20_FZ_;
  wire L20_TZ_;
  wire L20_FZ_;
  wire K20_TZ_;
  wire K20_FZ_;
  wire K20_QZ_;
  wire J20_CZ_;
  wire J20_FZ_;
  wire F20_TZ_;
  wire E20_CZ_;
  wire E20_TZ_;
  wire E20_FZ_;
  wire D20_CZ_;
  wire D20_TZ_;
  wire D20_FZ_;
  wire AF19_CZ_;
  wire AF19_TZ_;
  wire AF19_QZ_;
  wire AE19_QZ_;
  wire AD19_TZ_;
  wire AC19_QZ_;
  wire AB19_QZ_;
  wire AA19_TZ_;
  wire Z19_CZ_;
  wire Y19_CZ_;
  wire Y19_FZ_;
  wire X19_TZ_;
  wire X19_QZ_;
  wire W19_CZ_;
  wire V19_TZ_;
  wire V19_QZ_;
  wire U19_TZ_;
  wire U19_QZ_;
  wire T19_CZ_;
  wire R19_QZ_;
  wire Q19_CZ_;
  wire Q19_FZ_;
  wire O19_FZ_;
  wire M19_CZ_;
  wire M19_TZ_;
  wire M19_FZ_;
  wire L19_TZ_;
  wire L19_FZ_;
  wire K19_TZ_;
  wire K19_FZ_;
  wire J19_CZ_;
  wire J19_TZ_;
  wire J19_FZ_;
  wire I19_CZ_;
  wire I19_TZ_;
  wire I19_FZ_;
  wire H19_CZ_;
  wire H19_TZ_;
  wire F19_CZ_;
  wire E19_CZ_;
  wire E19_TZ_;
  wire E19_FZ_;
  wire D19_CZ_;
  wire D19_TZ_;
  wire D19_FZ_;
  wire AF18_CZ_;
  wire AF18_TZ_;
  wire AF18_QZ_;
  wire AE18_TZ_;
  wire AE18_QZ_;
  wire AD18_TZ_;
  wire AB18_TZ_;
  wire Z18_FZ_;
  wire Z18_QZ_;
  wire Y18_TZ_;
  wire Y18_FZ_;
  wire Y18_QZ_;
  wire X18_FZ_;
  wire V18_TZ_;
  wire T18_CZ_;
  wire T18_FZ_;
  wire Q18_CZ_;
  wire O18_FZ_;
  wire M18_CZ_;
  wire L18_FZ_;
  wire K18_CZ_;
  wire K18_TZ_;
  wire K18_FZ_;
  wire H18_CZ_;
  wire G18_CZ_;
  wire G18_TZ_;
  wire F18_TZ_;
  wire E18_CZ_;
  wire E18_FZ_;
  wire AE17_CZ_;
  wire AE17_TZ_;
  wire AE17_QZ_;
  wire AC17_TZ_;
  wire Z17_TZ_;
  wire Z17_FZ_;
  wire Z17_QZ_;
  wire Y17_FZ_;
  wire X17_FZ_;
  wire W17_CZ_;
  wire W17_TZ_;
  wire V17_CZ_;
  wire U17_CZ_;
  wire U17_FZ_;
  wire T17_CZ_;
  wire R17_FZ_;
  wire Q17_CZ_;
  wire Q17_FZ_;
  wire P17_FZ_;
  wire O17_CZ_;
  wire N17_FZ_;
  wire M17_CZ_;
  wire M17_TZ_;
  wire M17_FZ_;
  wire L17_CZ_;
  wire L17_TZ_;
  wire L17_FZ_;
  wire I17_CZ_;
  wire I17_TZ_;
  wire H17_CZ_;
  wire H17_TZ_;
  wire H17_QZ_;
  wire G17_CZ_;
  wire G17_TZ_;
  wire G17_FZ_;
  wire AF16_CZ_;
  wire AF16_TZ_;
  wire AF16_QZ_;
  wire AE16_TZ_;
  wire AE16_QZ_;
  wire AC16_TZ_;
  wire AB16_CZ_;
  wire AB16_FZ_;
  wire AA16_CZ_;
  wire AA16_FZ_;
  wire Z16_CZ_;
  wire Z16_FZ_;
  wire Y16_FZ_;
  wire Y16_QZ_;
  wire X16_TZ_;
  wire X16_FZ_;
  wire X16_QZ_;
  wire W16_CZ_;
  wire V16_CZ_;
  wire V16_TZ_;
  wire V16_FZ_;
  wire U16_QZ_;
  wire T16_CZ_;
  wire S16_CZ_;
  wire R16_FZ_;
  wire R16_QZ_;
  wire Q16_CZ_;
  wire Q16_TZ_;
  wire Q16_FZ_;
  wire P16_CZ_;
  wire P16_TZ_;
  wire P16_FZ_;
  wire O16_TZ_;
  wire O16_FZ_;
  wire N16_CZ_;
  wire N16_TZ_;
  wire M16_TZ_;
  wire M16_FZ_;
  wire L16_CZ_;
  wire L16_TZ_;
  wire L16_FZ_;
  wire I16_TZ_;
  wire H16_CZ_;
  wire H16_TZ_;
  wire G16_CZ_;
  wire G16_TZ_;
  wire F16_CZ_;
  wire F16_TZ_;
  wire AF15_CZ_;
  wire AF15_TZ_;
  wire AE15_CZ_;
  wire AD15_CZ_;
  wire AD15_TZ_;
  wire AD15_FZ_;
  wire AC15_CZ_;
  wire AC15_FZ_;
  wire AB15_CZ_;
  wire AB15_FZ_;
  wire AA15_TZ_;
  wire Y15_TZ_;
  wire Y15_FZ_;
  wire V15_CZ_;
  wire V15_FZ_;
  wire T15_QZ_;
  wire S15_CZ_;
  wire S15_FZ_;
  wire Q15_CZ_;
  wire Q15_FZ_;
  wire O15_CZ_;
  wire O15_TZ_;
  wire O15_FZ_;
  wire N15_TZ_;
  wire M15_CZ_;
  wire M15_TZ_;
  wire M15_FZ_;
  wire I15_CZ_;
  wire F15_CZ_;
  wire AF14_TZ_;
  wire AF14_FZ_;
  wire AF14_QZ_;
  wire AE14_CZ_;
  wire AD14_FZ_;
  wire AD14_QZ_;
  wire AB14_FZ_;
  wire AB14_QZ_;
  wire AA14_FZ_;
  wire Z14_CZ_;
  wire Y14_TZ_;
  wire Y14_FZ_;
  wire X14_CZ_;
  wire W14_CZ_;
  wire W14_TZ_;
  wire V14_CZ_;
  wire V14_TZ_;
  wire T14_CZ_;
  wire T14_FZ_;
  wire R14_CZ_;
  wire R14_FZ_;
  wire Q14_TZ_;
  wire Q14_FZ_;
  wire P14_CZ_;
  wire P14_TZ_;
  wire P14_FZ_;
  wire O14_CZ_;
  wire O14_TZ_;
  wire O14_FZ_;
  wire N14_CZ_;
  wire N14_TZ_;
  wire M14_CZ_;
  wire M14_TZ_;
  wire M14_FZ_;
  wire L14_CZ_;
  wire L14_TZ_;
  wire L14_FZ_;
  wire I14_CZ_;
  wire I14_TZ_;
  wire H14_CZ_;
  wire G14_CZ_;
  wire F14_CZ_;
  wire F14_TZ_;
  wire AF13_CZ_;
  wire AF13_TZ_;
  wire AF13_FZ_;
  wire AD13_CZ_;
  wire AD13_FZ_;
  wire AC13_CZ_;
  wire AB13_CZ_;
  wire AB13_TZ_;
  wire AB13_FZ_;
  wire AA13_CZ_;
  wire AA13_FZ_;
  wire Z13_FZ_;
  wire Y13_CZ_;
  wire Y13_TZ_;
  wire Y13_FZ_;
  wire X13_CZ_;
  wire U13_CZ_;
  wire U13_FZ_;
  wire T13_FZ_;
  wire S13_FZ_;
  wire R13_FZ_;
  wire Q13_CZ_;
  wire O13_CZ_;
  wire N13_CZ_;
  wire N13_TZ_;
  wire M13_CZ_;
  wire M13_TZ_;
  wire M13_FZ_;
  wire L13_CZ_;
  wire L13_TZ_;
  wire L13_FZ_;
  wire K13_CZ_;
  wire K13_TZ_;
  wire K13_FZ_;
  wire J13_CZ_;
  wire J13_TZ_;
  wire J13_FZ_;
  wire H13_TZ_;
  wire G13_CZ_;
  wire G13_TZ_;
  wire F13_CZ_;
  wire AF12_FZ_;
  wire AF12_QZ_;
  wire AE12_QZ_;
  wire AD12_CZ_;
  wire AD12_FZ_;
  wire AC12_TZ_;
  wire AA12_FZ_;
  wire Y12_TZ_;
  wire U12_FZ_;
  wire T12_FZ_;
  wire T12_QZ_;
  wire S12_TZ_;
  wire S12_FZ_;
  wire R12_FZ_;
  wire Q12_CZ_;
  wire Q12_FZ_;
  wire O12_CZ_;
  wire N12_TZ_;
  wire M12_CZ_;
  wire M12_TZ_;
  wire M12_FZ_;
  wire L12_CZ_;
  wire L12_TZ_;
  wire L12_FZ_;
  wire K12_CZ_;
  wire K12_TZ_;
  wire I12_CZ_;
  wire I12_TZ_;
  wire H12_TZ_;
  wire G12_CZ_;
  wire G12_TZ_;
  wire F12_CZ_;
  wire F12_TZ_;
  wire AF11_FZ_;
  wire AF11_QZ_;
  wire AE11_FZ_;
  wire AE11_QZ_;
  wire AD11_FZ_;
  wire AD11_QZ_;
  wire AC11_CZ_;
  wire AC11_TZ_;
  wire AC11_FZ_;
  wire AB11_CZ_;
  wire AA11_TZ_;
  wire Z11_TZ_;
  wire Y11_TZ_;
  wire X11_QZ_;
  wire W11_QZ_;
  wire V11_CZ_;
  wire V11_QZ_;
  wire U11_TZ_;
  wire U11_FZ_;
  wire T11_CZ_;
  wire T11_FZ_;
  wire S11_CZ_;
  wire R11_CZ_;
  wire R11_TZ_;
  wire Q11_CZ_;
  wire P11_CZ_;
  wire O11_CZ_;
  wire O11_TZ_;
  wire O11_FZ_;
  wire N11_CZ_;
  wire N11_TZ_;
  wire L11_CZ_;
  wire L11_TZ_;
  wire L11_FZ_;
  wire K11_CZ_;
  wire K11_TZ_;
  wire K11_FZ_;
  wire J11_CZ_;
  wire J11_TZ_;
  wire I11_CZ_;
  wire I11_TZ_;
  wire H11_CZ_;
  wire H11_TZ_;
  wire H11_QZ_;
  wire G11_CZ_;
  wire F11_CZ_;
  wire F11_TZ_;
  wire AF10_FZ_;
  wire AD10_TZ_;
  wire AD10_FZ_;
  wire AD10_QZ_;
  wire AC10_CZ_;
  wire AC10_TZ_;
  wire AA10_TZ_;
  wire AA10_FZ_;
  wire Z10_TZ_;
  wire Y10_CZ_;
  wire X10_CZ_;
  wire X10_QZ_;
  wire W10_QZ_;
  wire V10_QZ_;
  wire U10_TZ_;
  wire U10_QZ_;
  wire T10_CZ_;
  wire R10_CZ_;
  wire Q10_CZ_;
  wire Q10_TZ_;
  wire Q10_FZ_;
  wire P10_CZ_;
  wire P10_TZ_;
  wire O10_CZ_;
  wire O10_TZ_;
  wire O10_FZ_;
  wire N10_CZ_;
  wire N10_TZ_;
  wire M10_CZ_;
  wire M10_TZ_;
  wire M10_FZ_;
  wire L10_CZ_;
  wire L10_TZ_;
  wire L10_FZ_;
  wire K10_CZ_;
  wire K10_TZ_;
  wire J10_TZ_;
  wire I10_CZ_;
  wire I10_TZ_;
  wire H10_CZ_;
  wire H10_TZ_;
  wire H10_QZ_;
  wire G10_TZ_;
  wire F10_CZ_;
  wire F10_TZ_;
  wire AF9_CZ_;
  wire AF9_FZ_;
  wire AE9_CZ_;
  wire AE9_TZ_;
  wire AD9_CZ_;
  wire AD9_TZ_;
  wire AC9_CZ_;
  wire AC9_TZ_;
  wire AC9_FZ_;
  wire AB9_CZ_;
  wire AB9_TZ_;
  wire AB9_FZ_;
  wire AA9_CZ_;
  wire AA9_TZ_;
  wire AA9_FZ_;
  wire Z9_CZ_;
  wire Y9_QZ_;
  wire X9_TZ_;
  wire X9_FZ_;
  wire X9_QZ_;
  wire W9_CZ_;
  wire W9_FZ_;
  wire W9_QZ_;
  wire V9_TZ_;
  wire V9_FZ_;
  wire V9_QZ_;
  wire U9_TZ_;
  wire U9_FZ_;
  wire U9_QZ_;
  wire T9_CZ_;
  wire T9_FZ_;
  wire R9_FZ_;
  wire Q9_CZ_;
  wire Q9_TZ_;
  wire Q9_FZ_;
  wire P9_CZ_;
  wire P9_TZ_;
  wire P9_FZ_;
  wire O9_CZ_;
  wire O9_TZ_;
  wire O9_FZ_;
  wire N9_CZ_;
  wire N9_TZ_;
  wire M9_CZ_;
  wire M9_TZ_;
  wire M9_FZ_;
  wire L9_CZ_;
  wire L9_TZ_;
  wire L9_FZ_;
  wire J9_CZ_;
  wire J9_TZ_;
  wire AF8_CZ_;
  wire AF8_TZ_;
  wire AF8_FZ_;
  wire AE8_CZ_;
  wire AE8_TZ_;
  wire AD8_CZ_;
  wire AD8_TZ_;
  wire AC8_CZ_;
  wire AB8_CZ_;
  wire AB8_TZ_;
  wire Z8_TZ_;
  wire Z8_FZ_;
  wire Z8_QZ_;
  wire Y8_TZ_;
  wire Y8_FZ_;
  wire Y8_QZ_;
  wire X8_TZ_;
  wire X8_QZ_;
  wire W8_CZ_;
  wire W8_QZ_;
  wire V8_CZ_;
  wire V8_FZ_;
  wire V8_QZ_;
  wire U8_CZ_;
  wire U8_QZ_;
  wire T8_CZ_;
  wire T8_FZ_;
  wire S8_FZ_;
  wire S8_QZ_;
  wire R8_TZ_;
  wire Q8_CZ_;
  wire Q8_TZ_;
  wire Q8_FZ_;
  wire P8_CZ_;
  wire P8_TZ_;
  wire O8_CZ_;
  wire O8_TZ_;
  wire O8_FZ_;
  wire N8_CZ_;
  wire N8_TZ_;
  wire M8_CZ_;
  wire M8_TZ_;
  wire AF7_CZ_;
  wire AF7_TZ_;
  wire AF7_FZ_;
  wire AE7_CZ_;
  wire AE7_TZ_;
  wire AD7_CZ_;
  wire AD7_TZ_;
  wire AC7_CZ_;
  wire AC7_TZ_;
  wire AB7_CZ_;
  wire AB7_TZ_;
  wire AB7_FZ_;
  wire Z7_TZ_;
  wire Z7_QZ_;
  wire Y7_TZ_;
  wire Y7_FZ_;
  wire Y7_QZ_;
  wire W7_QZ_;
  wire V7_CZ_;
  wire V7_QZ_;
  wire U7_QZ_;
  wire T7_TZ_;
  wire T7_FZ_;
  wire T7_QZ_;
  wire S7_CZ_;
  wire R7_CZ_;
  wire R7_TZ_;
  wire R7_FZ_;
  wire C7_CZ_;
  wire C7_TZ_;
  wire C7_FZ_;
  wire B7_CZ_;
  wire B7_TZ_;
  wire B7_FZ_;
  wire AF6_CZ_;
  wire AF6_TZ_;
  wire AF6_FZ_;
  wire AE6_CZ_;
  wire AE6_TZ_;
  wire AD6_CZ_;
  wire AD6_TZ_;
  wire Z6_TZ_;
  wire Z6_QZ_;
  wire Y6_CZ_;
  wire Y6_QZ_;
  wire X6_QZ_;
  wire W6_QZ_;
  wire V6_TZ_;
  wire V6_FZ_;
  wire V6_QZ_;
  wire U6_TZ_;
  wire U6_FZ_;
  wire U6_QZ_;
  wire T6_FZ_;
  wire T6_QZ_;
  wire S6_CZ_;
  wire S6_TZ_;
  wire S6_FZ_;
  wire M6_CZ_;
  wire M6_QZ_;
  wire K6_CZ_;
  wire K6_FZ_;
  wire K6_QZ_;
  wire J6_TZ_;
  wire J6_QZ_;
  wire I6_CZ_;
  wire I6_QZ_;
  wire B6_CZ_;
  wire B6_TZ_;
  wire B6_FZ_;
  wire AF5_CZ_;
  wire AF5_TZ_;
  wire AF5_FZ_;
  wire AE5_CZ_;
  wire AE5_TZ_;
  wire AE5_FZ_;
  wire AD5_CZ_;
  wire AD5_TZ_;
  wire AD5_FZ_;
  wire Z5_CZ_;
  wire Z5_FZ_;
  wire Z5_QZ_;
  wire Y5_CZ_;
  wire Y5_QZ_;
  wire M5_CZ_;
  wire M5_FZ_;
  wire M5_QZ_;
  wire L5_TZ_;
  wire L5_FZ_;
  wire L5_QZ_;
  wire K5_FZ_;
  wire K5_QZ_;
  wire J5_FZ_;
  wire J5_QZ_;
  wire I5_QZ_;
  wire H5_CZ_;
  wire H5_FZ_;
  wire H5_QZ_;
  wire E5_FZ_;
  wire E5_QZ_;
  wire D5_QZ_;
  wire B5_CZ_;
  wire M4_FZ_;
  wire M4_QZ_;
  wire L4_QZ_;
  wire K4_CZ_;
  wire K4_FZ_;
  wire K4_QZ_;
  wire J4_CZ_;
  wire J4_FZ_;
  wire J4_QZ_;
  wire I4_FZ_;
  wire I4_QZ_;
  wire H4_CZ_;
  wire H4_FZ_;
  wire H4_QZ_;
  wire G4_CZ_;
  wire G4_FZ_;
  wire G4_QZ_;
  wire F4_FZ_;
  wire F4_QZ_;
  wire E4_FZ_;
  wire E4_QZ_;
  wire D4_QZ_;
  wire A4_FZ_;
  wire X3_CZ_;
  wire X3_TZ_;
  wire X3_FZ_;
  wire L3_FZ_;
  wire K3_QZ_;
  wire J3_TZ_;
  wire I3_CZ_;
  wire I3_FZ_;
  wire G3_QZ_;
  wire F3_FZ_;
  wire F3_QZ_;
  wire E3_FZ_;
  wire E3_QZ_;
  wire D3_FZ_;
  wire D3_QZ_;
  wire C3_FZ_;
  wire B3_FZ_;
  wire A3_CZ_;
  wire A3_FZ_;
  wire AE2_CZ_;
  wire AE2_TZ_;
  wire AE2_FZ_;
  wire AC2_CZ_;
  wire AC2_TZ_;
  wire AC2_FZ_;
  wire AB2_CZ_;
  wire AB2_TZ_;
  wire AB2_FZ_;
  wire W2_CZ_;
  wire W2_TZ_;
  wire W2_FZ_;
  wire U2_CZ_;
  wire U2_TZ_;
  wire U2_FZ_;
  wire R2_CZ_;
  wire R2_TZ_;
  wire R2_FZ_;
  wire O2_CZ_;
  wire O2_TZ_;
  wire O2_FZ_;
  wire N2_CZ_;
  wire N2_TZ_;
  wire N2_FZ_;
  wire L2_FZ_;
  wire K2_TZ_;
  wire K2_FZ_;
  wire I2_CZ_;
  wire I2_FZ_;
  wire H2_FZ_;
  wire H2_QZ_;
  wire G2_FZ_;
  wire G2_QZ_;
  wire F2_FZ_;
  wire F2_QZ_;
  wire E2_FZ_;
  wire D2_FZ_;
  wire D2_QZ_;
  wire C2_QZ_;
  wire A2_FZ_;
  wire I1_TZ_;
  wire I1_FZ_;
  wire I1_QZ_;
  wire H1_QZ_;
  wire G1_FZ_;
  wire G1_QZ_;
  wire F1_TZ_;
  wire F1_QZ_;
  wire E1_FZ_;
  wire E1_QZ_;
  wire D1_QZ_;
  wire C1_QZ_;
  wire B1_QZ_;
  wire A1_QZ_;
  wire \ASSP_WBs_BYTE_STB[2]_ ;
  wire \ASSP_WBs_BYTE_STB[3]_ ;
  wire ASSP_WBs_RD_;
  wire \ASSP_WBs_ADR[0]_ ;
  wire \ASSP_WBs_ADR[1]_ ;
  wire \ASSP_WBs_ADR[9]_ ;
  wire \ASSP_WBs_ADR[10]_ ;
  wire \ASSP_SDMA_Done[0]_ ;
  wire \ASSP_SDMA_Done[1]_ ;
  wire \ASSP_SDMA_Done[2]_ ;
  wire \ASSP_SDMA_Done[3]_ ;
  wire \ASSP_SDMA_Active[0]_ ;
  wire \ASSP_SDMA_Active[1]_ ;
  wire \ASSP_SDMA_Active[2]_ ;
  wire \ASSP_SDMA_Active[3]_ ;
  wire ASSP_FB_Start_;
  wire ASSP_Sys_PKfb_Rst_;
  wire ASSP_Sys_Pclk_;
  wire ASSP_Sys_Pclk_Rst_;
  wire \ASSP_WBs_WR_DAT[16]_ ;
  wire \ASSP_WBs_WR_DAT[17]_ ;
  wire \ASSP_WBs_WR_DAT[18]_ ;
  wire \ASSP_WBs_WR_DAT[19]_ ;
  wire \ASSP_WBs_WR_DAT[20]_ ;
  wire \ASSP_WBs_WR_DAT[21]_ ;
  wire \ASSP_WBs_WR_DAT[22]_ ;
  wire \ASSP_WBs_WR_DAT[23]_ ;
  wire \ASSP_WBs_WR_DAT[24]_ ;
  wire \ASSP_WBs_WR_DAT[25]_ ;
  wire \ASSP_WBs_WR_DAT[26]_ ;
  wire \ASSP_WBs_WR_DAT[27]_ ;
  wire \ASSP_WBs_WR_DAT[28]_ ;
  wire \ASSP_WBs_WR_DAT[29]_ ;
  wire \ASSP_WBs_WR_DAT[30]_ ;
  wire \ASSP_WBs_WR_DAT[31]_ ;
  wire \ASSP_Sensor_Int[0]_ ;
  wire \ASSP_Sensor_Int[1]_ ;
  wire \ASSP_Sensor_Int[2]_ ;
  wire \ASSP_Sensor_Int[3]_ ;
  wire \ASSP_Sensor_Int[4]_ ;
  wire \ASSP_Sensor_Int[5]_ ;
  wire \ASSP_Sensor_Int[6]_ ;
  wire \ASSP_Sensor_Int[7]_ ;
  wire ASSP_FB_PKfbOverflow_;
  wire \ASSP_TimeStamp[0]_ ;
  wire \ASSP_TimeStamp[1]_ ;
  wire \ASSP_TimeStamp[2]_ ;
  wire \ASSP_TimeStamp[3]_ ;
  wire \ASSP_TimeStamp[4]_ ;
  wire \ASSP_TimeStamp[5]_ ;
  wire \ASSP_TimeStamp[6]_ ;
  wire \ASSP_TimeStamp[7]_ ;
  wire \ASSP_TimeStamp[8]_ ;
  wire \ASSP_TimeStamp[9]_ ;
  wire \ASSP_TimeStamp[10]_ ;
  wire \ASSP_TimeStamp[11]_ ;
  wire \ASSP_TimeStamp[12]_ ;
  wire \ASSP_TimeStamp[13]_ ;
  wire \ASSP_TimeStamp[14]_ ;
  wire \ASSP_TimeStamp[15]_ ;
  wire \ASSP_TimeStamp[16]_ ;
  wire \ASSP_TimeStamp[17]_ ;
  wire \ASSP_TimeStamp[18]_ ;
  wire \ASSP_TimeStamp[19]_ ;
  wire \ASSP_TimeStamp[20]_ ;
  wire \ASSP_TimeStamp[21]_ ;
  wire \ASSP_TimeStamp[22]_ ;
  wire \ASSP_TimeStamp[23]_ ;
  wire ASSP_SPIm_PReady_;
  wire ASSP_SPIm_PSlvErr_;
  wire \ASSP_SPIm_Prdata[30]_ ;
  wire \ASSP_SPIm_Prdata[31]_ ;
  wire \ASSP_SPIm_Prdata[22]_ ;
  wire \ASSP_SPIm_Prdata[23]_ ;
  wire \ASSP_SPIm_Prdata[24]_ ;
  wire \ASSP_SPIm_Prdata[25]_ ;
  wire \ASSP_SPIm_Prdata[26]_ ;
  wire \ASSP_SPIm_Prdata[27]_ ;
  wire \ASSP_SPIm_Prdata[28]_ ;
  wire \ASSP_SPIm_Prdata[29]_ ;
  wire \ASSP_SPIm_Prdata[14]_ ;
  wire \ASSP_SPIm_Prdata[15]_ ;
  wire \ASSP_SPIm_Prdata[16]_ ;
  wire \ASSP_SPIm_Prdata[17]_ ;
  wire \ASSP_SPIm_Prdata[18]_ ;
  wire \ASSP_SPIm_Prdata[19]_ ;
  wire \ASSP_SPIm_Prdata[20]_ ;
  wire \ASSP_SPIm_Prdata[21]_ ;
  wire \ASSP_SPIm_Prdata[6]_ ;
  wire \ASSP_SPIm_Prdata[7]_ ;
  wire \ASSP_SPIm_Prdata[8]_ ;
  wire \ASSP_SPIm_Prdata[9]_ ;
  wire \ASSP_SPIm_Prdata[10]_ ;
  wire \ASSP_SPIm_Prdata[11]_ ;
  wire \ASSP_SPIm_Prdata[12]_ ;
  wire \ASSP_SPIm_Prdata[13]_ ;
  wire \ASSP_SPIm_Prdata[0]_ ;
  wire \ASSP_SPIm_Prdata[1]_ ;
  wire \ASSP_SPIm_Prdata[2]_ ;
  wire \ASSP_SPIm_Prdata[3]_ ;
  wire \ASSP_SPIm_Prdata[4]_ ;
  wire \ASSP_SPIm_Prdata[5]_ ;
  wire \ASSP_FBIO_In[13]_ ;
  wire \ASSP_FBIO_In[12]_ ;
  wire \ASSP_FBIO_In[11]_ ;
  wire \ASSP_FBIO_In[10]_ ;
  wire \ASSP_FBIO_In[9]_ ;
  wire \ASSP_FBIO_In[8]_ ;
  wire \ASSP_FBIO_In[7]_ ;
  wire \ASSP_FBIO_In[6]_ ;
  wire \ASSP_FBIO_In[5]_ ;
  wire \ASSP_FBIO_In[4]_ ;
  wire \ASSP_FBIO_In[3]_ ;
  wire \ASSP_FBIO_In[2]_ ;
  wire \ASSP_FBIO_In[1]_ ;
  wire \ASSP_FBIO_In[0]_ ;
  wire \ASSP_SFBIO[0]_ ;
  wire \ASSP_SFBIO[1]_ ;
  wire \ASSP_SFBIO[2]_ ;
  wire \ASSP_SFBIO[3]_ ;
  wire \ASSP_SFBIO[4]_ ;
  wire \ASSP_SFBIO[5]_ ;
  wire \ASSP_SFBIO[6]_ ;
  wire \ASSP_SFBIO[7]_ ;
  wire \ASSP_SFBIO[8]_ ;
  wire \ASSP_SFBIO[9]_ ;
  wire \ASSP_SFBIO[10]_ ;
  wire \ASSP_SFBIO[11]_ ;
  wire \ASSP_SFBIO[12]_ ;
  wire \ASSP_SFBIO[13]_ ;
  wire \RAM2_B1_RD_1[8]_ ;
  wire \RAM2_B1_RD_1[9]_ ;
  wire \RAM2_B1_RD_1[10]_ ;
  wire \RAM2_B1_RD_1[11]_ ;
  wire \RAM2_B1_RD_1[12]_ ;
  wire \RAM2_B1_RD_1[13]_ ;
  wire \RAM2_B1_RD_1[14]_ ;
  wire \RAM2_B1_RD_1[15]_ ;
  wire \RAM2_B1_RD_1[16]_ ;
  wire \RAM2_B1_RD_1[17]_ ;
  wire RAM2_B1_Almost_Empty_1_;
  wire \RAM2_B1_POP_FLAG_1[0]_ ;
  wire \RAM2_B1_POP_FLAG_1[1]_ ;
  wire \RAM2_B1_POP_FLAG_1[2]_ ;
  wire \RAM2_B1_POP_FLAG_1[3]_ ;
  wire RAM2_B1_Almost_Full_1_;
  wire \RAM2_B1_PUSH_FLAG_1[0]_ ;
  wire \RAM2_B1_PUSH_FLAG_1[1]_ ;
  wire \RAM2_B1_PUSH_FLAG_1[2]_ ;
  wire \RAM2_B1_PUSH_FLAG_1[3]_ ;
  wire \RAM2_B1_RD_0[8]_ ;
  wire \RAM2_B1_RD_0[9]_ ;
  wire \RAM2_B1_RD_0[10]_ ;
  wire \RAM2_B1_RD_0[11]_ ;
  wire \RAM2_B1_RD_0[12]_ ;
  wire \RAM2_B1_RD_0[13]_ ;
  wire \RAM2_B1_RD_0[14]_ ;
  wire \RAM2_B1_RD_0[15]_ ;
  wire \RAM2_B1_RD_0[16]_ ;
  wire \RAM2_B1_RD_0[17]_ ;
  wire RAM2_B1_Almost_Empty_0_;
  wire RAM2_B1_Almost_Full_0_;
  wire \RAM2_B1_PUSH_FLAG_0[0]_ ;
  wire \RAM2_B1_PUSH_FLAG_0[1]_ ;
  wire \RAM2_B1_PUSH_FLAG_0[2]_ ;
  wire \RAM2_B1_PUSH_FLAG_0[3]_ ;
  wire \RAM2_A1_RD_1[8]_ ;
  wire \RAM2_A1_RD_1[9]_ ;
  wire \RAM2_A1_RD_1[10]_ ;
  wire \RAM2_A1_RD_1[11]_ ;
  wire \RAM2_A1_RD_1[12]_ ;
  wire \RAM2_A1_RD_1[13]_ ;
  wire \RAM2_A1_RD_1[14]_ ;
  wire \RAM2_A1_RD_1[15]_ ;
  wire \RAM2_A1_RD_1[16]_ ;
  wire \RAM2_A1_RD_1[17]_ ;
  wire RAM2_A1_Almost_Empty_1_;
  wire RAM2_A1_Almost_Full_1_;
  wire \RAM2_A1_RD_0[8]_ ;
  wire \RAM2_A1_RD_0[9]_ ;
  wire \RAM2_A1_RD_0[10]_ ;
  wire \RAM2_A1_RD_0[11]_ ;
  wire \RAM2_A1_RD_0[12]_ ;
  wire \RAM2_A1_RD_0[13]_ ;
  wire \RAM2_A1_RD_0[14]_ ;
  wire \RAM2_A1_RD_0[15]_ ;
  wire \RAM2_A1_RD_0[16]_ ;
  wire \RAM2_A1_RD_0[17]_ ;
  wire RAM2_A1_Almost_Empty_0_;
  wire \RAM2_A1_POP_FLAG_0[0]_ ;
  wire \RAM2_A1_POP_FLAG_0[1]_ ;
  wire \RAM2_A1_POP_FLAG_0[2]_ ;
  wire \RAM2_A1_POP_FLAG_0[3]_ ;
  wire RAM2_A1_Almost_Full_0_;
  wire \RAM2_A1_PUSH_FLAG_0[0]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[1]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[2]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[3]_ ;
  wire nx39402z1_GMUX_3_0;
  wire WB_RST_FPGA_CANDTL_15_3_0;
  wire WB_RST_FPGA_CANDTL_14_3_0;
  wire WB_RST_FPGA_CANDTL_1_3_0;
  wire WB_RST_FPGA_CANDTL_5_3_0;
  wire WB_RST_FPGA_CANDTL_10_3_0;
  wire WB_RST_FPGA_CANDTL_8_3_0;
  wire WB_RST_FPGA_CANDTL_9_3_0;
  wire WB_RST_FPGA_CANDTL_12_3_0;
  wire WB_RST_FPGA_CANDTL_11_3_0;
  wire WB_RST_FPGA_CANDTL_3_3_0;
  wire WB_RST_FPGA_CANDTL_2_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_18_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_24_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_28_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_21_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_23_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_29_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0_CANDTR_31_3_0;
  wire WB_RST_FPGA_QMUX_TR3_0;
  wire Sys_Clk1_Rst_GMUX_2_0;
  wire reset_QMUX_BR2_0_CANDBR_17_2_0;
  wire reset_QMUX_BR2_0_CANDBR_24_2_0;
  wire reset_QMUX_BR2_0_CANDBR_26_2_0;
  wire reset_QMUX_BR2_0_CANDBR_21_2_0;
  wire reset_QMUX_BR2_0_CANDBR_18_2_0;
  wire reset_QMUX_BR2_0_CANDBR_25_2_0;
  wire reset_QMUX_BR2_0_CANDBR_30_2_0;
  wire reset_QMUX_BR2_0_CANDBR_29_2_0;
  wire reset_QMUX_BR2_0_CANDBR_28_2_0;
  wire reset_QMUX_BR2_0_CANDBR_22_2_0;
  wire reset_QMUX_BR2_0_CANDBR_27_2_0;
  wire reset_QMUX_BR2_0_CANDBR_23_2_0;
  wire reset_QMUX_BR2_0_CANDBR_20_2_0;
  wire reset_QMUX_BR2_0_CANDBR_19_2_0;
  wire reset_QMUX_BR2_0_CANDBR_33_2_0;
  wire reset_QMUX_BL2_0_CANDBL_6_2_0;
  wire reset_QMUX_BL2_0_CANDBL_16_2_0;
  wire reset_QMUX_BL2_0_CANDBL_5_2_0;
  wire reset_QMUX_BL2_0_CANDBL_14_2_0;
  wire reset_QMUX_BL2_0_CANDBL_4_2_0;
  wire reset_QMUX_BL2_0_CANDBL_15_2_0;
  wire reset_QMUX_TR2_0_CANDTR_28_2_0;
  wire reset_QMUX_TR2_0_CANDTR_30_2_0;
  wire reset_QMUX_TR2_0_CANDTR_21_2_0;
  wire reset_QMUX_TR2_0_CANDTR_17_2_0;
  wire reset_QMUX_TR2_0_CANDTR_20_2_0;
  wire reset_QMUX_TR2_0_CANDTR_29_2_0;
  wire reset_QMUX_TR2_0_CANDTR_26_2_0;
  wire reset_QMUX_TR2_0_CANDTR_22_2_0;
  wire reset_QMUX_TR2_0_CANDTR_25_2_0;
  wire reset_QMUX_TR2_0_CANDTR_24_2_0;
  wire reset_QMUX_TR2_0_CANDTR_23_2_0;
  wire reset_QMUX_TR2_0_CANDTR_33_2_0;
  wire reset_CANDTL_7_2_0;
  wire reset_CANDTL_6_2_0;
  wire reset_CANDTL_14_2_0;
  wire reset_CANDTL_16_2_0;
  wire reset_CANDTL_15_2_0;
  wire reset_QMUX_TR2_0;
  wire reset_QMUX_BL2_0;
  wire reset_QMUX_BR2_0;
  wire Sys_Clk1_GMUX_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_24_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_26_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_27_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_25_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_29_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_30_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0;
  wire clk_48mhz_CANDTL_8_1_0;
  wire clk_48mhz_CANDTL_7_1_0;
  wire clk_48mhz_CANDTL_6_1_0;
  wire clk_48mhz_CANDTL_10_1_0;
  wire clk_48mhz_CANDTL_9_1_0;
  wire clk_48mhz_CANDTL_11_1_0;
  wire clk_48mhz_CANDTL_13_1_0;
  wire clk_48mhz_CANDTL_14_1_0;
  wire clk_48mhz_CANDTL_12_1_0;
  wire clk_48mhz_CANDTL_16_1_0;
  wire clk_48mhz_CANDTL_15_1_0;
  wire clk_48mhz_QMUX_TR1_0;
  wire clk_48mhz_QMUX_BR1_0;
  wire clk_48mhz_QMUX_BL1_0;
  wire Sys_Clk0_GMUX_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_32_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_19_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_20_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_17_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_30_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_27_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_26_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_22_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_25_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_18_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_24_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_28_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_21_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_23_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_29_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_31_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_33_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_32_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_31_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_25_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_26_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_24_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_17_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_30_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_29_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_28_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_27_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_22_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_19_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_21_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_23_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_20_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_18_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_33_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_10_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_15_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_16_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_13_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_14_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_11_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_12_0_0;
  wire WB_CLK_CANDTL_1_0_0;
  wire WB_CLK_CANDTL_5_0_0;
  wire WB_CLK_CANDTL_8_0_0;
  wire WB_CLK_CANDTL_9_0_0;
  wire WB_CLK_CANDTL_3_0_0;
  wire WB_CLK_CANDTL_2_0_0;
  wire WB_CLK_CANDTL_13_0_0;
  wire WB_CLK_CANDTL_14_0_0;
  wire WB_CLK_CANDTL_16_0_0;
  wire WB_CLK_CANDTL_15_0_0;
  wire WB_CLK_CANDTL_10_0_0;
  wire WB_CLK_CANDTL_11_0_0;
  wire WB_CLK_CANDTL_12_0_0;
  wire WB_CLK_QMUX_BL0_0;
  wire WB_CLK_QMUX_BR0_0;
  wire WB_CLK_QMUX_TR0_0;
  wire \u_AL4S3B_FPGA_IP.usb_tx_en_LRINV43 ;
  wire NET_LR42;
  wire NET_LR41;
  wire NET_LR40;
  wire NET_LR39;
  wire NET_LR38;
  wire NET_LR37;
  wire NET_LR36;
  wire NET_LR35;
  wire NET_LR34;
  wire NET_LR33;
  wire NET_LR32;
  wire NET_LR31;
  wire NET_LR30;
  wire NET_LR29;
  wire NET_LR28;
  wire NET_LR27;
  wire NET_LR26;
  wire NET_LR25;
  wire NET_LR24;
  wire NET_LR23;
  wire NET_LR22;
  wire NET_LR21;
  wire NET_LR20;
  wire NET_LR19;
  wire NET_LR18;
  wire NET_LR17;
  wire NET_LR16;
  wire NET_LR14;
  wire NET_LR13;
  wire NET_LR12;
  wire NET_LR11;
  wire NET_LR10;
  wire NET_LR9;
  wire NET_LR8;
  wire NET_LR7;
  wire NET_LR6;
  wire NET_LR5;
  wire NET_LR4;
  wire NET_LR3;
  wire NET_LR2;
  wire NET_LR1;
  wire NET_LR0;
  wire \FB_msg_out[0]_InterfaceIn ;
  wire WB_CLK_InterfaceIn;
  wire WBs_ACK_InterfaceIn;
  wire \WBs_RD_DAT[31]_InterfaceIn ;
  wire \WBs_RD_DAT[30]_InterfaceIn ;
  wire \WBs_RD_DAT[29]_InterfaceIn ;
  wire \WBs_RD_DAT[28]_InterfaceIn ;
  wire \WBs_RD_DAT[27]_InterfaceIn ;
  wire \WBs_RD_DAT[26]_InterfaceIn ;
  wire \WBs_RD_DAT[25]_InterfaceIn ;
  wire \WBs_RD_DAT[23]_InterfaceIn ;
  wire \WBs_RD_DAT[22]_InterfaceIn ;
  wire \WBs_RD_DAT[21]_InterfaceIn ;
  wire \WBs_RD_DAT[20]_InterfaceIn ;
  wire \WBs_RD_DAT[19]_InterfaceIn ;
  wire \WBs_RD_DAT[18]_InterfaceIn ;
  wire \WBs_RD_DAT[17]_InterfaceIn ;
  wire \WBs_RD_DAT[16]_InterfaceIn ;
  wire \WBs_RD_DAT[15]_InterfaceIn ;
  wire \WBs_RD_DAT[14]_InterfaceIn ;
  wire \WBs_RD_DAT[13]_InterfaceIn ;
  wire \WBs_RD_DAT[12]_InterfaceIn ;
  wire \WBs_RD_DAT[11]_InterfaceIn ;
  wire \WBs_RD_DAT[10]_InterfaceIn ;
  wire \WBs_RD_DAT[9]_InterfaceIn ;
  wire \WBs_RD_DAT[8]_InterfaceIn ;
  wire \WBs_RD_DAT[7]_InterfaceIn ;
  wire \WBs_RD_DAT[6]_InterfaceIn ;
  wire \WBs_RD_DAT[5]_InterfaceIn ;
  wire \WBs_RD_DAT[4]_InterfaceIn ;
  wire \WBs_RD_DAT[3]_InterfaceIn ;
  wire \WBs_RD_DAT[2]_InterfaceIn ;
  wire \WBs_RD_DAT[1]_InterfaceIn ;
  wire \WBs_RD_DAT[0]_InterfaceIn ;
  wire Sys_Clk0_InterfaceOut;
  wire Sys_Clk0_Rst_InterfaceOut;
  wire Sys_Clk1_InterfaceOut;
  wire Sys_Clk1_Rst_InterfaceOut;
  wire WB_RST_InterfaceOut;
  wire \WBs_ADR[16]_InterfaceOut ;
  wire \WBs_ADR[15]_InterfaceOut ;
  wire \WBs_ADR[14]_InterfaceOut ;
  wire \WBs_ADR[13]_InterfaceOut ;
  wire \WBs_ADR[12]_InterfaceOut ;
  wire \WBs_ADR[11]_InterfaceOut ;
  wire \WBs_ADR[8]_InterfaceOut ;
  wire \WBs_ADR[7]_InterfaceOut ;
  wire \WBs_ADR[6]_InterfaceOut ;
  wire \WBs_ADR[5]_InterfaceOut ;
  wire \WBs_ADR[4]_InterfaceOut ;
  wire \WBs_ADR[3]_InterfaceOut ;
  wire \WBs_ADR[2]_InterfaceOut ;
  wire \WBs_BYTE_STB[1]_InterfaceOut ;
  wire \WBs_BYTE_STB[0]_InterfaceOut ;
  wire WBs_CYC_InterfaceOut;
  wire WBs_STB_InterfaceOut;
  wire WBs_WE_InterfaceOut;
  wire \WBs_WR_DAT[15]_InterfaceOut ;
  wire \WBs_WR_DAT[14]_InterfaceOut ;
  wire \WBs_WR_DAT[13]_InterfaceOut ;
  wire \WBs_WR_DAT[12]_InterfaceOut ;
  wire \WBs_WR_DAT[11]_InterfaceOut ;
  wire \WBs_WR_DAT[10]_InterfaceOut ;
  wire \WBs_WR_DAT[9]_InterfaceOut ;
  wire \WBs_WR_DAT[8]_InterfaceOut ;
  wire \WBs_WR_DAT[7]_InterfaceOut ;
  wire \WBs_WR_DAT[6]_InterfaceOut ;
  wire \WBs_WR_DAT[5]_InterfaceOut ;
  wire \WBs_WR_DAT[4]_InterfaceOut ;
  wire \WBs_WR_DAT[3]_InterfaceOut ;
  wire \WBs_WR_DAT[2]_InterfaceOut ;
  wire \WBs_WR_DAT[1]_InterfaceOut ;
  wire \WBs_WR_DAT[0]_InterfaceOut ;
  wire nx39402z1;
  wire Interrupt_o;
  wire reset;
  wire clk_48mhz;
  wire WB_RST_FPGA;
  wire WB_RST;
  wire WBs_ACK;
  wire \WBs_WR_DAT[0] ;
  wire \WBs_WR_DAT[1] ;
  wire \WBs_WR_DAT[2] ;
  wire \WBs_WR_DAT[3] ;
  wire \WBs_WR_DAT[4] ;
  wire \WBs_WR_DAT[5] ;
  wire \WBs_WR_DAT[6] ;
  wire \WBs_WR_DAT[7] ;
  wire \WBs_WR_DAT[8] ;
  wire \WBs_WR_DAT[9] ;
  wire \WBs_WR_DAT[10] ;
  wire \WBs_WR_DAT[11] ;
  wire \WBs_WR_DAT[12] ;
  wire \WBs_WR_DAT[13] ;
  wire \WBs_WR_DAT[14] ;
  wire \WBs_WR_DAT[15] ;
  wire \WBs_RD_DAT[0] ;
  wire \WBs_RD_DAT[1] ;
  wire \WBs_RD_DAT[2] ;
  wire \WBs_RD_DAT[3] ;
  wire \WBs_RD_DAT[4] ;
  wire \WBs_RD_DAT[5] ;
  wire \WBs_RD_DAT[6] ;
  wire \WBs_RD_DAT[7] ;
  wire \WBs_RD_DAT[8] ;
  wire \WBs_RD_DAT[9] ;
  wire \WBs_RD_DAT[10] ;
  wire \WBs_RD_DAT[11] ;
  wire \WBs_RD_DAT[12] ;
  wire \WBs_RD_DAT[13] ;
  wire \WBs_RD_DAT[14] ;
  wire \WBs_RD_DAT[15] ;
  wire \WBs_RD_DAT[26] ;
  wire \WBs_RD_DAT[29] ;
  wire WBs_STB;
  wire WBs_WE;
  wire \WBs_BYTE_STB[0] ;
  wire \WBs_BYTE_STB[1] ;
  wire WBs_CYC;
  wire \WBs_ADR[2] ;
  wire \WBs_ADR[3] ;
  wire \WBs_ADR[4] ;
  wire \WBs_ADR[5] ;
  wire \WBs_ADR[6] ;
  wire \WBs_ADR[7] ;
  wire \WBs_ADR[8] ;
  wire \WBs_ADR[11] ;
  wire \WBs_ADR[12] ;
  wire \WBs_ADR[13] ;
  wire \WBs_ADR[14] ;
  wire \WBs_ADR[15] ;
  wire \WBs_ADR[16] ;
  wire Sys_Clk1_Rst;
  wire Sys_Clk1;
  wire Sys_Clk0_Rst;
  wire Sys_Clk0;
  wire WB_CLK;
  wire \u_AL4S3B_FPGA_IP.nx23303z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z2 ;
  wire \u_AL4S3B_FPGA_IP.nx23303z2 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z1 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z2 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z3 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z4 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z5 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z6 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z7 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z9 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z10 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z11 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z12 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z13 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z14 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z15 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z16 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z5 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z6 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z7 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z8 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z9 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z10 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z11 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z12 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z14 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z15 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z16 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z5 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z101 ;
  wire \u_AL4S3B_FPGA_IP.nx57323z4 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z3 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z102 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z73 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z3 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z4 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z5 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z6 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z7 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z8 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z9 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z10 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z11 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z12 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z13 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z14 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z20 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z21 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z22 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z15 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z16-INV ;
  wire \u_AL4S3B_FPGA_IP.nx50360z17 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z18 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z19 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z20 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z21 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z22 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z29 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z103 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z138 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z166 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z194 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z212 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z243 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z263 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z312 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z313 ;
  wire \u_AL4S3B_FPGA_IP.nx65005z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65005z4 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z4 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z5 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z2 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z3 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z10 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z6 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z11-INV ;
  wire \u_AL4S3B_FPGA_IP.nx24438z3 ;
  wire \u_AL4S3B_FPGA_IP.nx24438z4 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z8 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z4 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z6 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z4 ;
  wire \u_AL4S3B_FPGA_IP.nx38891z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38891z4 ;
  wire \u_AL4S3B_FPGA_IP.nx38891z5 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z3 ;
  wire \u_AL4S3B_FPGA_IP.nx38077z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z3 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z4 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z5 ;
  wire \u_AL4S3B_FPGA_IP.nx46183z2 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z7 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z6 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z8 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z9 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z3 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z10 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z5 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z6 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z8 ;
  wire \u_AL4S3B_FPGA_IP.nx55992z1 ;
  wire \u_AL4S3B_FPGA_IP.nx62269z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16470z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41738z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61067z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39653z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z4 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z5 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z6 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z7 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z8 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z10 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z11 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z12 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z13 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z14 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z15 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z17 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z19 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z20 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z21 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z22 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z23 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z3 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z4 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z4 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z5 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z6 ;
  wire \u_AL4S3B_FPGA_IP.nx18074z2 ;
  wire \u_AL4S3B_FPGA_IP.nx18074z4 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z3 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z3 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z13 ;
  wire \u_AL4S3B_FPGA_IP.nx13936z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z5 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z12 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z5 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z6 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43742z3 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z4 ;
  wire \u_AL4S3B_FPGA_IP.nx41420z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z3 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z17 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z18 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z24 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z25 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z14 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z26 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z27 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z28 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z7 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z29 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z30 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z3 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z31 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z7 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z8-INV ;
  wire \u_AL4S3B_FPGA_IP.nx15981z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z4 ;
  wire \u_AL4S3B_FPGA_IP.nx53693z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53693z3 ;
  wire \u_AL4S3B_FPGA_IP.nx53693z4 ;
  wire \u_AL4S3B_FPGA_IP.nx54690z3 ;
  wire \u_AL4S3B_FPGA_IP.nx54690z4-INV ;
  wire \u_AL4S3B_FPGA_IP.nx54690z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58828z2-INV ;
  wire \u_AL4S3B_FPGA_IP.nx59825z3 ;
  wire \u_AL4S3B_FPGA_IP.nx59825z4 ;
  wire \u_AL4S3B_FPGA_IP.nx58828z3 ;
  wire \u_AL4S3B_FPGA_IP.nx58828z4 ;
  wire \u_AL4S3B_FPGA_IP.nx59825z5 ;
  wire \u_AL4S3B_FPGA_IP.nx59825z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43742z2 ;
  wire \u_AL4S3B_FPGA_IP.nx62014z2 ;
  wire \u_AL4S3B_FPGA_IP.nx29106z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z3 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z4 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z5 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z6 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z7 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z14 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z17 ;
  wire \u_AL4S3B_FPGA_IP.nx41071z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41071z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64284z2 ;
  wire \u_AL4S3B_FPGA_IP.nx64284z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z9 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z10 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z12 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z6 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z7 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z4 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z8 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z10 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z11 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z12 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z13 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z4 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z5 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56846z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z6 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx47180z5 ;
  wire \u_AL4S3B_FPGA_IP.nx25060z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25060z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z4 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z5 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z1 ;
  wire \u_AL4S3B_FPGA_IP.nx44724z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15339z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57323z1 ;
  wire \u_AL4S3B_FPGA_IP.nx57323z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z3 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60314z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57323z3 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z4 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z3 ;
  wire \u_AL4S3B_FPGA_IP.nx58320z1 ;
  wire \u_AL4S3B_FPGA_IP.nx58320z2 ;
  wire \u_AL4S3B_FPGA_IP.nx910z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60314z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60314z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z1 ;
  wire \u_AL4S3B_FPGA_IP.nx62308z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56362z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53371z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51377z2 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z3 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z4 ;
  wire \u_AL4S3B_FPGA_IP.nx52374z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z3 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z2 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z4 ;
  wire \u_AL4S3B_FPGA_IP.nx44724z5 ;
  wire \u_AL4S3B_FPGA_IP.nx35486z2 ;
  wire \u_AL4S3B_FPGA_IP.nx35486z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34489z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34489z3 ;
  wire \u_AL4S3B_FPGA_IP.nx33492z2 ;
  wire \u_AL4S3B_FPGA_IP.nx32495z2 ;
  wire \u_AL4S3B_FPGA_IP.nx32495z3 ;
  wire \u_AL4S3B_FPGA_IP.nx31498z2 ;
  wire \u_AL4S3B_FPGA_IP.nx31498z3 ;
  wire \u_AL4S3B_FPGA_IP.nx30501z2 ;
  wire \u_AL4S3B_FPGA_IP.nx30501z3 ;
  wire \u_AL4S3B_FPGA_IP.nx62014z5 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ;
  wire \u_AL4S3B_FPGA_IP.nx53251z1 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z2 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z1 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z1 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z1 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z1 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z1 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z1 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z1 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z1 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z1 ;
  wire \u_AL4S3B_FPGA_IP.nx61182z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z2 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z3 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z4 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z5 ;
  wire \u_AL4S3B_FPGA_IP.nx19026z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19026z3 ;
  wire \u_AL4S3B_FPGA_IP.nx2349z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2349z2 ;
  wire \u_AL4S3B_FPGA_IP.nx35364z1 ;
  wire \u_AL4S3B_FPGA_IP.nx35364z2 ;
  wire \u_AL4S3B_FPGA_IP.nx31319z2 ;
  wire \u_AL4S3B_FPGA_IP.nx31319z1 ;
  wire \u_AL4S3B_FPGA_IP.nx31319z3 ;
  wire \u_AL4S3B_FPGA_IP.nx581z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60982z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60982z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45727z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49865z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z30 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z31 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z6 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z3 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z4 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z8 ;
  wire \u_AL4S3B_FPGA_IP.nx8720z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7854z2 ;
  wire \u_AL4S3B_FPGA_IP.nx7854z3 ;
  wire \u_AL4S3B_FPGA_IP.nx13836z2 ;
  wire \u_AL4S3B_FPGA_IP.nx7854z4 ;
  wire \u_AL4S3B_FPGA_IP.nx13836z3 ;
  wire \u_AL4S3B_FPGA_IP.nx12839z3 ;
  wire \u_AL4S3B_FPGA_IP.nx10845z3 ;
  wire \u_AL4S3B_FPGA_IP.nx12839z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z4 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z5 ;
  wire \u_AL4S3B_FPGA_IP.nx10845z2 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z2 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z3 ;
  wire \u_AL4S3B_FPGA_IP.nx8851z2 ;
  wire \u_AL4S3B_FPGA_IP.nx8851z3 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24558z1 ;
  wire \u_AL4S3B_FPGA_IP.nx46283z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2912z1 ;
  wire \u_AL4S3B_FPGA_IP.nx52499z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z2 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z3 ;
  wire \u_AL4S3B_FPGA_IP.nx41071z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z2 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z3 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z4 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z5 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z6 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z7 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z8 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z9 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z10 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z11 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z12 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z13 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z15 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z16 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z17 ;
  wire \u_AL4S3B_FPGA_IP.nx64284z4 ;
  wire \u_AL4S3B_FPGA_IP.nx742z1 ;
  wire \u_AL4S3B_FPGA_IP.nx30420z2 ;
  wire \u_AL4S3B_FPGA_IP.nx29423z2 ;
  wire \u_AL4S3B_FPGA_IP.nx27429z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24438z2 ;
  wire \u_AL4S3B_FPGA_IP.nx30420z3 ;
  wire \u_AL4S3B_FPGA_IP.nx28426z2 ;
  wire \u_AL4S3B_FPGA_IP.nx26432z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19967z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38656z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39653z4 ;
  wire \u_AL4S3B_FPGA_IP.nx39653z5 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41647z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43449z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42452z3 ;
  wire \u_AL4S3B_FPGA_IP.nx41455z3 ;
  wire \u_AL4S3B_FPGA_IP.nx41455z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40458z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44856z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44856z3 ;
  wire \u_AL4S3B_FPGA_IP.nx40868z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40868z3 ;
  wire \u_AL4S3B_FPGA_IP.nx43859z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41865z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39871z1 ;
  wire \u_AL4S3B_FPGA_IP.nx61425z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61425z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57437z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60428z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58434z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56440z1 ;
  wire \u_AL4S3B_FPGA_IP.nx53078z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53078z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57066z2 ;
  wire \u_AL4S3B_FPGA_IP.nx54075z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56069z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58063z1 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z18 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z19 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z20 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z21 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z22 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z72 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z102 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z137 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z165 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z193 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z211 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z242 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z6 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z7 ;
  wire \u_AL4S3B_FPGA_IP.nx880z1 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z7 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z2 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z9 ;
  wire \u_AL4S3B_FPGA_IP.nx38077z1 ;
  wire \u_AL4S3B_FPGA_IP.nx38077z3 ;
  wire \u_AL4S3B_FPGA_IP.nx56989z1-INV ;
  wire \u_AL4S3B_FPGA_IP.nx35480z1 ;
  wire \u_AL4S3B_FPGA_IP.nx18843z1 ;
  wire \u_AL4S3B_FPGA_IP.nx62269z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2715z1 ;
  wire \u_AL4S3B_FPGA_IP.nx61067z1 ;
  wire \u_AL4S3B_FPGA_IP.nx25895z1 ;
  wire \u_AL4S3B_FPGA_IP.nx43779z1 ;
  wire \u_AL4S3B_FPGA_IP.nx63061z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41420z1 ;
  wire \u_AL4S3B_FPGA_IP.nx57843z1 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z6 ;
  wire \u_AL4S3B_FPGA_IP.nx64008z1 ;
  wire \u_AL4S3B_FPGA_IP.nx25060z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41738z1 ;
  wire \u_AL4S3B_FPGA_IP.nx11272z1 ;
  wire \u_AL4S3B_FPGA_IP.nx37238z1 ;
  wire \u_AL4S3B_FPGA_IP.nx29002z1 ;
  wire \u_AL4S3B_FPGA_IP.nx10060z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36442z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z2 ;
  wire \u_AL4S3B_FPGA_IP.nx910z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56362z1 ;
  wire \u_AL4S3B_FPGA_IP.nx51377z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52374z1 ;
  wire \u_AL4S3B_FPGA_IP.nx99z1 ;
  wire \u_AL4S3B_FPGA_IP.nx53371z1 ;
  wire \u_AL4S3B_FPGA_IP.nx54368z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55174z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56171z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55174z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57168z1 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z2 ;
  wire \u_AL4S3B_FPGA_IP.nx46183z3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ;
  wire \u_AL4S3B_FPGA_IP.nx55632z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55632z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25832z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z4 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12455z2 ;
  wire \u_AL4S3B_FPGA_IP.nx742z2 ;
  wire \u_AL4S3B_FPGA_IP.nx21961z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43641z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39461z3 ;
  wire \u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ;
  wire \u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ;
  wire \u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_line_state_2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_reset ;
  wire \u_AL4S3B_FPGA_IP.nx48976z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49973z1 ;
  wire \u_AL4S3B_FPGA_IP.nx16959z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17956z1 ;
  wire \u_AL4S3B_FPGA_IP.nx31525z1 ;
  wire \u_AL4S3B_FPGA_IP.nx65502z1 ;
  wire \u_AL4S3B_FPGA_IP.nx6179z1 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z267 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z269 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z271 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z250 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z253 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z259 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z215 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z219 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z226 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z231 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z232 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z238 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z195 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z196 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z204 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z206 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z169 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z178 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z179 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z185 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z187 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z190 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z139 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z146 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z143 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z150 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z141 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z156 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z158 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z160 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z104 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z109 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z114 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z115 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z119 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z121 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z124 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z131 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z132 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z81 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z93 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z94 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z98 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ;
  wire \u_AL4S3B_FPGA_IP.nx63011z4 ;
  wire \u_AL4S3B_FPGA_IP.nx63011z2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WE_Int_0n0s9[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_rollback_in_xfr ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ;
  wire \u_AL4S3B_FPGA_IP.nx61311z4 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_payload ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bitstuff_qqqq ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_48 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_in_data_transfer_done_in_q ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[0][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[1] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[2] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_push ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pop ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_push ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[0] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[8] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[0] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[1] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[3] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[4] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[5] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[6] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[7] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[8] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[9] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[10] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[11] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[12] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[13] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[14] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[15] ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  wire \u_AL4S3B_FPGA_IP.usb_n_rx_int ;
  wire \u_AL4S3B_FPGA_IP.usb_p_rx_int ;
  wire \u_AL4S3B_FPGA_IP.usb_tx_en ;
  wire \u_AL4S3B_FPGA_IP.usb_n_tx ;
  wire \u_AL4S3B_FPGA_IP.usb_p_tx ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_reg_data[1].Q1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[0].Q1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[1].Q1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_data_toggle[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_data_toggle[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[2][5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_tx_data_get_48.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_out_ep_setup[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[9].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[10].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[11].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[12].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[13].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[14].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[15].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_raw.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[9].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[10].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[11].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[12].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[14].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[15].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_data_shift_reg[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_out_ep_data_valid.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx3175z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx18839z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z8-INV ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[3] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[4] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[5] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[6] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[7] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[8] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[9] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[11] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[12] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[14] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ;

  initial
    begin
	$display("\nOPERATING RANGE: Commercial");
	$display("\nSPEED GRADE: 8\n");
    end

  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[15]_ESPXXO135_FRAG_ESPXOUT  (\WBs_WR_DAT[15]_InterfaceOut ,\WBs_WR_DAT[15] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[14]_ESPXXO134_FRAG_ESPXOUT  (\WBs_WR_DAT[14]_InterfaceOut ,\WBs_WR_DAT[14] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[13]_ESPXXO133_FRAG_ESPXOUT  (\WBs_WR_DAT[13]_InterfaceOut ,\WBs_WR_DAT[13] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[12]_ESPXXO132_FRAG_ESPXOUT  (\WBs_WR_DAT[12]_InterfaceOut ,\WBs_WR_DAT[12] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[11]_ESPXXO131_FRAG_ESPXOUT  (\WBs_WR_DAT[11]_InterfaceOut ,\WBs_WR_DAT[11] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[10]_ESPXXO130_FRAG_ESPXOUT  (\WBs_WR_DAT[10]_InterfaceOut ,\WBs_WR_DAT[10] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[9]_ESPXXO129_FRAG_ESPXOUT  (\WBs_WR_DAT[9]_InterfaceOut ,\WBs_WR_DAT[9] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[8]_ESPXXO128_FRAG_ESPXOUT  (\WBs_WR_DAT[8]_InterfaceOut ,\WBs_WR_DAT[8] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[7]_ESPXXO115_FRAG_ESPXOUT  (\WBs_WR_DAT[7]_InterfaceOut ,\WBs_WR_DAT[7] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[6]_ESPXXO114_FRAG_ESPXOUT  (\WBs_WR_DAT[6]_InterfaceOut ,\WBs_WR_DAT[6] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[5]_ESPXXO113_FRAG_ESPXOUT  (\WBs_WR_DAT[5]_InterfaceOut ,\WBs_WR_DAT[5] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[4]_ESPXXO112_FRAG_ESPXOUT  (\WBs_WR_DAT[4]_InterfaceOut ,\WBs_WR_DAT[4] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[3]_ESPXXO111_FRAG_ESPXOUT  (\WBs_WR_DAT[3]_InterfaceOut ,\WBs_WR_DAT[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[2]_ESPXXO110_FRAG_ESPXOUT  (\WBs_WR_DAT[2]_InterfaceOut ,\WBs_WR_DAT[2] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[1]_ESPXXO109_FRAG_ESPXOUT  (\WBs_WR_DAT[1]_InterfaceOut ,\WBs_WR_DAT[1] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[0]_ESPXXO108_FRAG_ESPXOUT  (\WBs_WR_DAT[0]_InterfaceOut ,\WBs_WR_DAT[0] 
  );
  //P_BUF IntGateOut_SPDE_Sys_Clk1_Rst_ESPXXO95_FRAG_ESPXOUT (Sys_Clk1_Rst_InterfaceOut,Sys_Clk1_Rst);
  //P_BUF IntGateOut_SPDE_Sys_Clk1_ESPXXO94_FRAG_ESPXOUT (Sys_Clk1_InterfaceOut,Sys_Clk1);
  //P_BUF IntGateOut_SPDE_Sys_Clk0_Rst_ESPXXO93_FRAG_ESPXOUT (Sys_Clk0_Rst_InterfaceOut,Sys_Clk0_Rst);
  //P_BUF IntGateOut_SPDE_Sys_Clk0_ESPXXO92_FRAG_ESPXOUT (Sys_Clk0_InterfaceOut,Sys_Clk0);
  //P_BUF IntGateOut_SPDE_WB_RST_ESPXXO90_FRAG_ESPXOUT (WB_RST_InterfaceOut,WB_RST);

P_BUF IntGateOut_SPDE_Sys_Clk1_Rst_ESPXXO95_FRAG_ESPXOUT (reset_i,Sys_Clk1_Rst );
P_BUF IntGateOut_SPDE_Sys_Clk1_ESPXXO94_FRAG_ESPXOUT (clk_48mhz_i,Sys_Clk1 );
P_BUF IntGateOut_SPDE_Sys_Clk0_Rst_ESPXXO93_FRAG_ESPXOUT (reset_i,Sys_Clk0_Rst );
P_BUF IntGateOut_SPDE_Sys_Clk0_ESPXXO92_FRAG_ESPXOUT (clk_i,Sys_Clk0 );
P_BUF IntGateOut_SPDE_WB_RST_ESPXXO90_FRAG_ESPXOUT (reset_i,WB_RST );




  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[31]_ESPXXI89_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[31]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[30]_ESPXXI88_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ,\WBs_RD_DAT[30]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[29]_ESPXXI87_FRAG_ESPXIN  (\WBs_RD_DAT[29] ,\WBs_RD_DAT[29]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[28]_ESPXXI86_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[28]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[27]_ESPXXI85_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[27]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[26]_ESPXXI84_FRAG_ESPXIN  (\WBs_RD_DAT[26] ,\WBs_RD_DAT[26]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[25]_ESPXXI83_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[25]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_FB_msg_out[0]_ESPXXI68_FRAG_ESPXIN  (Interrupt_o,\FB_msg_out[0]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[16]_ESPXXO51_FRAG_ESPXOUT  (\WBs_ADR[16]_InterfaceOut ,\WBs_ADR[16] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[15]_ESPXXO50_FRAG_ESPXOUT  (\WBs_ADR[15]_InterfaceOut ,\WBs_ADR[15] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[14]_ESPXXO49_FRAG_ESPXOUT  (\WBs_ADR[14]_InterfaceOut ,\WBs_ADR[14] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[13]_ESPXXO48_FRAG_ESPXOUT  (\WBs_ADR[13]_InterfaceOut ,\WBs_ADR[13] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[12]_ESPXXO47_FRAG_ESPXOUT  (\WBs_ADR[12]_InterfaceOut ,\WBs_ADR[12] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[11]_ESPXXO46_FRAG_ESPXOUT  (\WBs_ADR[11]_InterfaceOut ,\WBs_ADR[11] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[8]_ESPXXO43_FRAG_ESPXOUT  (\WBs_ADR[8]_InterfaceOut ,\WBs_ADR[8] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[23]_ESPXXI42_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[23]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[22]_ESPXXI41_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ,\WBs_RD_DAT[22]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[21]_ESPXXI40_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ,\WBs_RD_DAT[21]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[20]_ESPXXI39_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[20]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[19]_ESPXXI38_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[19]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[18]_ESPXXI37_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ,\WBs_RD_DAT[18]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[17]_ESPXXI36_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ,\WBs_RD_DAT[17]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[16]_ESPXXI35_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ,\WBs_RD_DAT[16]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[7]_ESPXXO34_FRAG_ESPXOUT  (\WBs_ADR[7]_InterfaceOut ,\WBs_ADR[7] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[6]_ESPXXO33_FRAG_ESPXOUT  (\WBs_ADR[6]_InterfaceOut ,\WBs_ADR[6] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[5]_ESPXXO32_FRAG_ESPXOUT  (\WBs_ADR[5]_InterfaceOut ,\WBs_ADR[5] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[4]_ESPXXO31_FRAG_ESPXOUT  (\WBs_ADR[4]_InterfaceOut ,\WBs_ADR[4] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[15]_ESPXXI30_FRAG_ESPXIN  (\WBs_RD_DAT[15] ,\WBs_RD_DAT[15]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[14]_ESPXXI29_FRAG_ESPXIN  (\WBs_RD_DAT[14] ,\WBs_RD_DAT[14]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[13]_ESPXXI28_FRAG_ESPXIN  (\WBs_RD_DAT[13] ,\WBs_RD_DAT[13]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[12]_ESPXXI27_FRAG_ESPXIN  (\WBs_RD_DAT[12] ,\WBs_RD_DAT[12]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[3]_ESPXXO26_FRAG_ESPXOUT  (\WBs_ADR[3]_InterfaceOut ,\WBs_ADR[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[2]_ESPXXO25_FRAG_ESPXOUT  (\WBs_ADR[2]_InterfaceOut ,\WBs_ADR[2] 
  );
  P_BUF IntGateOut_SPDE_WBs_STB_ESPXXO22_FRAG_ESPXOUT (WBs_STB_InterfaceOut,WBs_STB
  );
  P_BUF IntGateOut_SPDE_WBs_WE_ESPXXO20_FRAG_ESPXOUT (WBs_WE_InterfaceOut,WBs_WE
  );
  P_BUF IntGateOut_SPDE_WBs_CYC_ESPXXO19_FRAG_ESPXOUT (WBs_CYC_InterfaceOut,WBs_CYC
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[11]_ESPXXI18_FRAG_ESPXIN  (\WBs_RD_DAT[11] ,\WBs_RD_DAT[11]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[10]_ESPXXI17_FRAG_ESPXIN  (\WBs_RD_DAT[10] ,\WBs_RD_DAT[10]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[9]_ESPXXI16_FRAG_ESPXIN  (\WBs_RD_DAT[9] ,\WBs_RD_DAT[9]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[8]_ESPXXI15_FRAG_ESPXIN  (\WBs_RD_DAT[8] ,\WBs_RD_DAT[8]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[7]_ESPXXI14_FRAG_ESPXIN  (\WBs_RD_DAT[7] ,\WBs_RD_DAT[7]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[6]_ESPXXI13_FRAG_ESPXIN  (\WBs_RD_DAT[6] ,\WBs_RD_DAT[6]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[5]_ESPXXI12_FRAG_ESPXIN  (\WBs_RD_DAT[5] ,\WBs_RD_DAT[5]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[4]_ESPXXI11_FRAG_ESPXIN  (\WBs_RD_DAT[4] ,\WBs_RD_DAT[4]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[1]_ESPXXO8_FRAG_ESPXOUT  (\WBs_BYTE_STB[1]_InterfaceOut ,\WBs_BYTE_STB[1] 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[0]_ESPXXO7_FRAG_ESPXOUT  (\WBs_BYTE_STB[0]_InterfaceOut ,\WBs_BYTE_STB[0] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[3]_ESPXXI6_FRAG_ESPXIN  (\WBs_RD_DAT[3] ,\WBs_RD_DAT[3]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[2]_ESPXXI5_FRAG_ESPXIN  (\WBs_RD_DAT[2] ,\WBs_RD_DAT[2]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[1]_ESPXXI4_FRAG_ESPXIN  (\WBs_RD_DAT[1] ,\WBs_RD_DAT[1]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[0]_ESPXXI3_FRAG_ESPXIN  (\WBs_RD_DAT[0] ,\WBs_RD_DAT[0]_InterfaceIn 
  );
  P_BUF IntGateIn_SPDE_WBs_ACK_ESPXXI2_FRAG_ESPXIN (WBs_ACK,WBs_ACK_InterfaceIn
  );
  P_BUF IntGateIn_SPDE_WB_CLK_ESPXXI1_FRAG_ESPXIN (WB_CLK_CANDTL_1_0_0,WB_CLK_InterfaceIn
  );
  P_MUX2 CANDBR_33_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_33_2_0
  );
  P_MUX2 CANDBR_33_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_33_0_0
  );
  P_MUX2 CANDBR_32_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_32_0_0
  );
  P_MUX2 CANDBR_31_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_31_0_0
  );
  P_MUX2 CANDBR_30_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_30_2_0
  );
  P_MUX2 CANDBR_30_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_30_0_0
  );
  P_MUX2 CANDBR_29_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_29_2_0
  );
  P_MUX2 CANDBR_29_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0
  );
  P_MUX2 CANDBR_29_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_29_0_0
  );
  P_MUX2 CANDBR_28_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_28_2_0
  );
  P_MUX2 CANDBR_28_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0
  );
  P_MUX2 CANDBR_28_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_28_0_0
  );
  P_MUX2 CANDBR_27_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_27_2_0
  );
  P_MUX2 CANDBR_27_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_27_1_0
  );
  P_MUX2 CANDBR_27_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_27_0_0
  );
  P_MUX2 CANDBR_26_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_26_2_0
  );
  P_MUX2 CANDBR_26_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_26_1_0
  );
  P_MUX2 CANDBR_26_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_26_0_0
  );
  P_MUX2 CANDBR_25_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_25_2_0
  );
  P_MUX2 CANDBR_25_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0
  );
  P_MUX2 CANDBR_25_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_25_0_0
  );
  P_MUX2 CANDBR_24_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_24_2_0
  );
  P_MUX2 CANDBR_24_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_24_1_0
  );
  P_MUX2 CANDBR_24_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_24_0_0
  );
  P_MUX2 CANDBR_23_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_23_2_0
  );
  P_MUX2 CANDBR_23_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0
  );
  P_MUX2 CANDBR_23_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_23_0_0
  );
  P_MUX2 CANDBR_22_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_22_2_0
  );
  P_MUX2 CANDBR_22_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0
  );
  P_MUX2 CANDBR_22_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_22_0_0
  );
  P_MUX2 CANDBR_21_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_21_2_0
  );
  P_MUX2 CANDBR_21_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0
  );
  P_MUX2 CANDBR_21_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_21_0_0
  );
  P_MUX2 CANDBR_20_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_20_2_0
  );
  P_MUX2 CANDBR_20_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0
  );
  P_MUX2 CANDBR_20_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_20_0_0
  );
  P_MUX2 CANDBR_19_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_19_2_0
  );
  P_MUX2 CANDBR_19_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0
  );
  P_MUX2 CANDBR_19_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_19_0_0
  );
  P_MUX2 CANDBR_18_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_18_2_0
  );
  P_MUX2 CANDBR_18_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0
  );
  P_MUX2 CANDBR_18_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_18_0_0
  );
  P_MUX2 CANDBR_17_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_17_2_0
  );
  P_MUX2 CANDBR_17_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0
  );
  P_MUX2 CANDBR_17_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_17_0_0
  );
  P_MUX2 CANDBL_16_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_16_2_0
  );
  P_MUX2 CANDBL_16_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0
  );
  P_MUX2 CANDBL_16_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_16_0_0
  );
  P_MUX2 CANDBL_15_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_15_2_0
  );
  P_MUX2 CANDBL_15_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0
  );
  P_MUX2 CANDBL_15_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_15_0_0
  );
  P_MUX2 CANDBL_14_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_14_2_0
  );
  P_MUX2 CANDBL_14_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_14_0_0
  );
  P_MUX2 CANDBL_13_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_13_0_0
  );
  P_MUX2 CANDBL_12_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_12_0_0
  );
  P_MUX2 CANDBL_11_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_11_0_0
  );
  P_MUX2 CANDBL_10_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_10_0_0
  );
  P_MUX2 CANDBL_9_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0
  );
  P_MUX2 CANDBL_8_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0
  );
  P_MUX2 CANDBL_7_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0
  );
  P_MUX2 CANDBL_6_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_6_2_0
  );
  P_MUX2 CANDBL_6_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0
  );
  P_MUX2 CANDBL_5_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_5_2_0
  );
  P_MUX2 CANDBL_5_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0
  );
  P_MUX2 CANDBL_4_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_4_2_0
  );
  P_MUX2 CANDBL_4_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0
  );
  P_MUX2 CANDTR_33_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_33_2_0
  );
  P_MUX2 CANDTR_33_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_33_0_0
  );
  P_MUX2 CANDTR_32_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0
  );
  P_MUX2 CANDTR_32_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_32_0_0
  );
  P_MUX2 CANDTR_31_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_31_3_0
  );
  P_MUX2 CANDTR_31_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0
  );
  P_MUX2 CANDTR_31_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_31_0_0
  );
  P_MUX2 CANDTR_30_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_30_2_0
  );
  P_MUX2 CANDTR_30_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_30_1_0
  );
  P_MUX2 CANDTR_30_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_30_0_0
  );
  P_MUX2 CANDTR_29_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_29_3_0
  );
  P_MUX2 CANDTR_29_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_29_2_0
  );
  P_MUX2 CANDTR_29_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_29_1_0
  );
  P_MUX2 CANDTR_29_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_29_0_0
  );
  P_MUX2 CANDTR_28_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_28_3_0
  );
  P_MUX2 CANDTR_28_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_28_2_0
  );
  P_MUX2 CANDTR_28_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_28_0_0
  );
  P_MUX2 CANDTR_27_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_27_0_0
  );
  P_MUX2 CANDTR_26_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_26_2_0
  );
  P_MUX2 CANDTR_26_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_26_0_0
  );
  P_MUX2 CANDTR_25_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_25_2_0
  );
  P_MUX2 CANDTR_25_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_25_1_0
  );
  P_MUX2 CANDTR_25_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_25_0_0
  );
  P_MUX2 CANDTR_24_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_24_3_0
  );
  P_MUX2 CANDTR_24_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_24_2_0
  );
  P_MUX2 CANDTR_24_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_24_0_0
  );
  P_MUX2 CANDTR_23_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_23_3_0
  );
  P_MUX2 CANDTR_23_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_23_2_0
  );
  P_MUX2 CANDTR_23_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_23_0_0
  );
  P_MUX2 CANDTR_22_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_22_2_0
  );
  P_MUX2 CANDTR_22_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_22_0_0
  );
  P_MUX2 CANDTR_21_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_21_3_0
  );
  P_MUX2 CANDTR_21_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_21_2_0
  );
  P_MUX2 CANDTR_21_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_21_0_0
  );
  P_MUX2 CANDTR_20_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_20_2_0
  );
  P_MUX2 CANDTR_20_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0
  );
  P_MUX2 CANDTR_20_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_20_0_0
  );
  P_MUX2 CANDTR_19_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0
  );
  P_MUX2 CANDTR_19_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_19_0_0
  );
  P_MUX2 CANDTR_18_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR3_0,GND,VCC,WB_RST_FPGA_QMUX_TR3_0_CANDTR_18_3_0
  );
  P_MUX2 CANDTR_18_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0
  );
  P_MUX2 CANDTR_18_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_18_0_0
  );
  P_MUX2 CANDTR_17_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_17_2_0
  );
  P_MUX2 CANDTR_17_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0
  );
  P_MUX2 CANDTR_17_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_17_0_0
  );
  P_MUX2 CANDTL_16_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_16_2_0
  );
  P_MUX2 CANDTL_16_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_16_1_0
  );
  P_MUX2 CANDTL_16_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_16_0_0
  );
  P_MUX2 CANDTL_15_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_15_3_0
  );
  P_MUX2 CANDTL_15_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_15_2_0
  );
  P_MUX2 CANDTL_15_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_15_1_0
  );
  P_MUX2 CANDTL_15_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_15_0_0
  );
  P_MUX2 CANDTL_14_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_14_3_0
  );
  P_MUX2 CANDTL_14_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_14_2_0
  );
  P_MUX2 CANDTL_14_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_14_1_0
  );
  P_MUX2 CANDTL_14_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_14_0_0
  );
  P_MUX2 CANDTL_13_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_13_1_0
  );
  P_MUX2 CANDTL_13_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_13_0_0
  );
  P_MUX2 CANDTL_12_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_12_3_0
  );
  P_MUX2 CANDTL_12_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_12_1_0
  );
  P_MUX2 CANDTL_12_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_12_0_0
  );
  P_MUX2 CANDTL_11_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_11_3_0
  );
  P_MUX2 CANDTL_11_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_11_1_0
  );
  P_MUX2 CANDTL_11_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_11_0_0
  );
  P_MUX2 CANDTL_10_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_10_3_0
  );
  P_MUX2 CANDTL_10_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_10_1_0
  );
  P_MUX2 CANDTL_10_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_10_0_0
  );
  P_MUX2 CANDTL_9_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_9_3_0
  );
  P_MUX2 CANDTL_9_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_9_1_0
  );
  P_MUX2 CANDTL_9_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_9_0_0
  );
  P_MUX2 CANDTL_8_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_8_3_0
  );
  P_MUX2 CANDTL_8_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_8_1_0
  );
  P_MUX2 CANDTL_8_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_8_0_0
  );
  P_MUX2 CANDTL_7_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_7_2_0
  );
  P_MUX2 CANDTL_7_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_7_1_0
  );
  P_MUX2 CANDTL_6_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_6_2_0
  );
  P_MUX2 CANDTL_6_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_6_1_0
  );
  P_MUX2 CANDTL_5_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_5_3_0
  );
  P_MUX2 CANDTL_5_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_5_0_0
  );
  P_MUX2 CANDTL_3_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_3_3_0
  );
  P_MUX2 CANDTL_3_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_3_0_0
  );
  P_MUX2 CANDTL_2_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_2_3_0
  );
  P_MUX2 CANDTL_2_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_2_0_0
  );
  P_MUX2 CANDTL_1_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_1_3_0
  );
  P_MUX2 CANDTL_1_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_1_0_0
  );
  P_MUX3 GMUX_3_FRAG_HSCK_GMUX (GMUX_3_IP_,GND,nx39402z1,GND,VCC,GND,GND,nx39402z1_GMUX_3_0
  );
  P_MUX3 GMUX_2_FRAG_HSCK_GMUX (GMUX_2_IP_,GND,Sys_Clk1_Rst,GND,VCC,GND,GND,Sys_Clk1_Rst_GMUX_2_0
  );
  P_MUX3 GMUX_1_FRAG_HSCK_GMUX (GMUX_1_IP_,GND,Sys_Clk1,GND,VCC,GND,GND,Sys_Clk1_GMUX_1_0
  );
  P_MUX3 GMUX_0_FRAG_HSCK_GMUX (GMUX_0_IP_,GND,Sys_Clk0,GND,VCC,GND,GND,Sys_Clk0_GMUX_0_0
  );
  P_MUX3 QMUX_BR2_FRAG_HSCK_QMUX (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset_QMUX_BR2_0
  );
  P_MUX3 QMUX_BR1_FRAG_HSCK_QMUX (Sys_Clk1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz_QMUX_BR1_0
  );
  P_MUX3 QMUX_BR0_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_BR0_0
  );
  P_MUX3 QMUX_BL2_FRAG_HSCK_QMUX (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset_QMUX_BL2_0
  );
  P_MUX3 QMUX_BL1_FRAG_HSCK_QMUX (Sys_Clk1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz_QMUX_BL1_0
  );
  P_MUX3 QMUX_BL0_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_BL0_0
  );
  P_MUX3 QMUX_TR3_FRAG_HSCK_QMUX (nx39402z1_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA_QMUX_TR3_0
  );
  P_MUX3 QMUX_TR2_FRAG_HSCK_QMUX (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset_QMUX_TR2_0
  );
  P_MUX3 QMUX_TR1_FRAG_HSCK_QMUX (Sys_Clk1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz_QMUX_TR1_0
  );
  P_MUX3 QMUX_TR0_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_TR0_0
  );
  P_MUX3 \u_gclkbuff_reset.I1_QMUX_TL3_FRAG_HSCK_QMUX  (nx39402z1_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA
  );
  P_MUX3 \u_gclkbuff_reset1.I1_QMUX_TL2_FRAG_HSCK_QMUX  (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset
  );
  P_MUX3 \u_gclkbuff_clock1.I1_QMUX_TL1_FRAG_HSCK_QMUX  (Sys_Clk1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz
  );
  P_MUX3 \u_gclkbuff_clock.I1_QMUX_TL0_FRAG_HSCK_QMUX  (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK
  );
  P_SDIO \u_AL4S3B_FPGA_IP.u_bipad_I0.I1_SFB_10_IO_MF_SDIO  (
    .IP (usbp_io),   
    .IZ (\u_AL4S3B_FPGA_IP.usb_p_rx_int ),
    .OQI (\u_AL4S3B_FPGA_IP.usb_p_tx ),
    .IE (VCC),
    .OE (\u_AL4S3B_FPGA_IP.usb_tx_en_LRINV43 )
  );
  P_SDIO \u_AL4S3B_FPGA_IP.u_bipad_I1.I1_SFB_9_IO_MF_SDIO  (
    .IP (usbn_io),   
    .IZ (\u_AL4S3B_FPGA_IP.usb_n_rx_int ),
    .OQI (\u_AL4S3B_FPGA_IP.usb_n_tx ),
    .IE (VCC),
    .OE (\u_AL4S3B_FPGA_IP.usb_tx_en_LRINV43 )
  );
  P_SDIO SFB_7_IO_MF_SDIO (
    .IP (spi_cs_o),
    .IZ (SFB_7_IO_IZ_),   
    .OQI (GND),
    .IE (GND),
    .OE (GND)
  );
  P_SDIO SFB_6_IO_MF_SDIO (
    .IP (spi_mosi_o),
    .IZ (SFB_6_IO_IZ_),   
    .OQI (GND),
    .IE (GND),
    .OE (GND)
  );
  P_SDIO \usb_pu_cntrl_o_obuf.I1_SFB_5_IO_MF_SDIO  (
    .IP (usb_pu_cntrl_o),   
    .IZ (SFB_5_IO_IZ_),
    .OQI (VCC),
    .IE (GND),
    .OE (GND)
  );
  P_SDIO SFB_2_IO_MF_SDIO (
    .IP (spi_sck_o),
    .IZ (SFB_2_IO_IZ_),   
    .OQI (GND),
    .IE (GND),
    .OE (GND)
  );
  P_BIDIR3 IO62_FRAG_BIDIR3 (
    .ESEL (VCC),
    .IE (VCC),
    .OSEL (VCC),   
    .OQI (GND),
    .OQE (GND),
    .DS (GND),
    .WPD (GND),   
    .FIXHOLD (GND),
    .IZ (IO62_IZ_),
    .IQIN (GND),
    .IQZ (IO62_IQZ_),
    .IQE (GND),
    .IQC (GND),
    .IQCS (GND),
    .IQR (GND),   
    .INEN (GND),
    .IP (led_o)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.I1_V28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_push ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V28_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V28_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V28_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[6].I1_S28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_19_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[6] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S28_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[3].I1_R28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_18_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R28_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[4].I1_Q28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[4] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q28_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[2].I1_P28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_16_2_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P28_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (P28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx65502z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx31525z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (V27_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx6179z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx65502z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (U27_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (U27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T27_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx19967z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx19967z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T27_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (T27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S27_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (S27_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[7].I1_R27_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_18_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[7] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R27_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[0].I1_Q27_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q27_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[1].I1_P27_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_16_2_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P27_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (P27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[12].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC26_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC26_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[14].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB26_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_27_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[14].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA26_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AA26_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AA26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_26_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[15].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx18843z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[15].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx18843z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Z26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 V26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx31525z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bitstuff_qqqq ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx62269z2 ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx62269z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bitstuff_qqqq ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_payload ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx62269z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx6179z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (U26_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U26_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (U26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T26_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38891z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19967z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 S26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S26_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TSL (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38891z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .TBS (VCC),
    .CZ (S26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (R26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[5].I1_Q26_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[5] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q26_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q26_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P26_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[4] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[3] ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx32495z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .TZ (AC25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx32495z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .CZ (AC25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[3] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[2] ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx31498z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .TZ (AB25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx31498z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .CZ (AB25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_27_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AA25_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AA25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_26_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z25_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx32495z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx32495z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Y25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[5].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx31498z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx31498z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx31498z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 X25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_24_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[2] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[1] ),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx30501z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TZ (X25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx30501z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .CZ (X25_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W25_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W25_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx29504z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .TZ (W25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z5 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx29504z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24558z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_payload ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx24558z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (V25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29504z9 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U25_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx29504z2 ),
    .TZ (U25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z2 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx38077z2 ),   
    .CZ (U25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T25_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx36483z10 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z8 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38891z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TBS (VCC),
    .CZ (T25_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z10 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_tx_en ),   
    .F2 (NET_LR28),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TZ (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z10 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38891z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ),   
    .TZ (NET_LR28),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[2].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Q25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38891z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P25_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_n_tx ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O25_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O25_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.usb_n_tx ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .TBS (VCC),
    .CZ (O25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.usb_n_rx_int ),
    .FS (\u_AL4S3B_FPGA_IP.usb_tx_en ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (D25_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (D25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 B25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B25_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.usb_p_rx_int ),
    .FS (\u_AL4S3B_FPGA_IP.usb_tx_en ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (B25_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (B25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A25_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.usb_tx_en ),   
    .FZ (\u_AL4S3B_FPGA_IP.usb_tx_en_LRINV43 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A25_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A25_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[5] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[12].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[4] ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx33492z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .TZ (AC24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx33492z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .CZ (AC24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[6] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB24_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[5] ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx34489z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .TZ (AB24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx34489z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .CZ (AB24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_27_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[3].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx34489z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34489z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx33492z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Z24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_26_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx2715z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[2].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2715z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (Z24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 Y24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[6].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Y24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32495z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_24_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[7].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx30501z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx30501z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx30501z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 W24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W24_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34489z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34489z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx47180z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx36483z9 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx47180z2 ),
    .TBS (VCC),
    .CZ (V24_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx36483z9 ),
    .FS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[2].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36483z9 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38077z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx29504z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z8 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[1].Q1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.nx36483z9 ),
    .FS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[1].Q1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (T24_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (T24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[0].Q1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.nx36483z9 ),
    .FS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[0].Q1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (S24_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (S24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[1].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38077z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .TZ (P24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38077z3 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_p_tx ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O24_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.usb_p_tx ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .TBS (VCC),
    .CZ (O24_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N24_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (N24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D24_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (D24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[11].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[11].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (VCC)
  );
  P_LOGIC3 AB23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[7] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB23_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[6] ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx35486z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .TZ (AB23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx35486z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .CZ (AB23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_27_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_data_shift_reg[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[7] ),   
    .F2 (GND),
    .F1 (NET_LR42),
    .FS (\u_AL4S3B_FPGA_IP.nx29504z3 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_data_shift_reg[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .TZ (NET_LR42),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AA23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_26_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx35486z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx35486z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx36483z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx46183z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Y23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[8].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z4 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx36483z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx36483z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_24_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.nx46183z3 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx36483z5 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx36483z5 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx47180z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx46183z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z7 ),   
    .TBS (VCC),
    .CZ (X23_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_tx_data_get_48.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_48 ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_tx_data_get_48.N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx29504z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29504z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 V23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .FS (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TZ (V23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .CZ (V23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[3] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx55992z1 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55992z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx55992z1 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S23_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (S23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q23_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P23_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z22 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (O23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 N23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N23_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ),   
    .TZ (N23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z8 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 M23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M23_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50360z9 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z25 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z8 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 L23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .TZ (L23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z7 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K23_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .TBS (VCC),   
    .CZ (K23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 G23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G23_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G23_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .TBS (VCC),
    .CZ (G23_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F23_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .TBS (VCC),
    .CZ (F23_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D23_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (D23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_29_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[9].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[9].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC22_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_28_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[10].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[10].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AB22_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AB22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y22_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y22_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35486z3 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W22_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W22_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx29504z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx47180z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V22_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U22_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .TBS (VCC),
    .CZ (U22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T22_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .TBS (VCC),
    .CZ (T22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S22_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .TBS (VCC),
    .CZ (S22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q22_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q22_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P22_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][5] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][7] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z21 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx16978z21 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z22 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z20 ),
    .BSL (NET_LR18),
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z25 ),
    .TBS (VCC),
    .CZ (NET_LR19),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z16-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx16978z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z24 ),   
    .TZ (NET_LR18),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z24 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z11 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx50360z12 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z11 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z6 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z13 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z13 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z12 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx29423z2 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K22_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K22_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J22_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx29423z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TBS (VCC),
    .CZ (J22_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G22_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .TBS (VCC),
    .CZ (G22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F22_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .TBS (VCC),
    .CZ (F22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (E22_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (E22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx25060z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx25060z2 ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx25060z2 ),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx25060z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx25060z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF21_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .TBS (VCC),
    .CZ (AF21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD21_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .TZ (AD21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .CZ (AD21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AC21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC21_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx38464z2 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx43449z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx43449z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),   
    .TBS (VCC),
    .CZ (AC21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB21_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AA21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA21_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41647z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z21_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx39653z2 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx41647z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18074z2 ),   
    .TBS (VCC),
    .CZ (Z21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y21_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx39653z2 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .TBS (VCC),
    .CZ (Y21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W21_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_48 ),   
    .TBS (VCC),
    .CZ (W21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_out_ep_data_avail_r1.I1_V21_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V21_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V21_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U21_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .TBS (VCC),
    .CZ (U21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T21_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z3 ),
    .TBS (VCC),
    .CZ (T21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[1].I1_R21_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_18_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R21_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TBS (VCC),
    .CZ (R21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[0].I1_Q21_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx742z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx742z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64284z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx35364z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx31319z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35364z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35364z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ),   
    .F2 (GND),
    .F1 (NET_LR19),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z18 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx31319z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx31319z3 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx31319z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][6] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx16978z20 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx50360z15 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z14 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50360z17 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z16-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z14 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z5 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z4 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 M21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx31319z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z18 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z18 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z17 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L21_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (L21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K21_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx26432z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx26432z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .TBS (VCC),
    .CZ (K21_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J21_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx30420z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx29423z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx30420z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx30420z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .TBS (VCC),
    .CZ (J21_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_line_state_2 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_line_state_2 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (E21_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (E21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (D21_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (D21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF20_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .TZ (AF20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .CZ (AF20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AE20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx41455z3 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx40458z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .TBS (VCC),
    .CZ (AE20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD20_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z20 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx41455z3 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx41455z3 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx41455z3 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx41455z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC20_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx41455z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),   
    .TBS (VCC),
    .CZ (AC20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB20_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx37772z14 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx37772z11 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z10 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx37772z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 AA20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA20_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx37772z11 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx37772z16 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z16 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 Z20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z20_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx39653z2 ),
    .TZ (Z20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .CZ (Z20_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 Y20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y20_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx39653z4 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx39653z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx39653z2 ),
    .TZ (Y20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx39653z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .CZ (Y20_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 X20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X20_QZ_),
    .F2 (GND),
    .F1 (NET_LR29),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx37772z15 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx37772z3 ),
    .TZ (NET_LR29),
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13936z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 W20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_23_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx12939z5 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx13936z2 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13936z2 ),
    .TBS (VCC),
    .CZ (W20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_out_ep_data_get_r1.I1_V20_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V20_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx52354z5 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z5 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U20_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39653z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_20_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx19071z4 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z4 ),
    .TBS (VCC),
    .CZ (T20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S20_QZ_),
    .F2 (GND),
    .F1 (NET_LR41),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_out_ep_data_valid.N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx16978z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16978z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .TBS (VCC),
    .CZ (NET_LR41),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_out_ep_data_valid.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (reset_QMUX_BR2_0_CANDBR_18_2_0),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .TZ (\u_AL4S3B_FPGA_IP.nx31319z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[2].I1_Q20_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q20_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx35364z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TBS (VCC),
    .CZ (Q20_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[3].I1_P20_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_16_2_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P20_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60982z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx581z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx35364z2 ),
    .TBS (VCC),
    .CZ (P20_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O20_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx60982z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx31319z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60982z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N20_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx56846z4 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 M20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M20_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[0] ),
    .TZ (M20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z22 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 L20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L20_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ),   
    .TZ (L20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx50360z22 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z21 ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 K20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K20_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50360z21 ),
    .TZ (K20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z21 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z20 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J20_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx29423z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx30420z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx29423z2 ),
    .TBS (VCC),
    .CZ (J20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history[2].I1_F20_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_6_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx44724z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TZ (F20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx16470z1 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history[0].I1_E20_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E20_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (E20_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (E20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .QDS (VCC),
    .QST (reset_QMUX_BL2_0_CANDBL_4_2_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D20_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D20_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (D20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF19_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z18 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF19_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AF19_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE19_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx37772z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx37772z7 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx37772z7 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40458z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AD19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx62308z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_30_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][0].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx37772z6 ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TZ (AD19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AC19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC19_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z21 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx37772z5 ),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx37772z5 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx37772z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z9 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB19_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z22 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z14 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 AA19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx57323z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_27_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][5].N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx37772z12 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z11 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx39653z5 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx39653z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx39653z5 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx39653z5 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18074z2 ),   
    .TBS (VCC),
    .CZ (Z19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y19_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx39653z2 ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx39653z4 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx39653z4 ),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38656z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38656z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18074z2 ),   
    .TBS (VCC),
    .CZ (Y19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X19_QZ_),
    .F2 (GND),
    .F1 (NET_LR21),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx39653z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_23_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx12939z13 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx12939z13 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx12939z13 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx12939z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z12 ),
    .TBS (VCC),
    .CZ (W19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V19_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx12939z11-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx18074z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TZ (V19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z5 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .CZ (NET_LR21),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U19_QZ_),
    .F2 (GND),
    .F1 (NET_LR24),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx18074z4 ),
    .TZ (U19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .CZ (NET_LR24),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_20_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx18074z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx8269z3 ),
    .TBS (VCC),
    .CZ (T19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 S19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx52354z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx16978z5 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx16978z17 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx56846z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z30 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 R19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R19_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx16978z18 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z17 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx52354z4 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52354z6 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_ctrl_xfr_state[2].I1_Q19_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx50360z30 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx51357z3 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z31 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z31 ),
    .TBS (VCC),
    .CZ (Q19_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx50360z29 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx8269z4 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx50360z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50360z29 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60982z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60982z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56846z10 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx57843z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56846z8 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx56846z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ),   
    .TZ (NET_LR16),
    .BSL (\u_AL4S3B_FPGA_IP.nx56846z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56846z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56846z10 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56846z2 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56846z6 ),   
    .TBS (VCC),
    .CZ (M19_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56846z10 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx57843z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (L19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56846z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57843z12 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50360z20 ),
    .TZ (K19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z20 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z19 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J19_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx30420z2 ),
    .TBS (VCC),
    .CZ (J19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I19_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .TBS (VCC),
    .CZ (I19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H19_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx44724z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx44724z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx44724z5 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx44724z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx10060z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TBS (VCC),
    .CZ (F19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history_h0.I1_E19_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E19_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (E19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TBS (VCC),
    .CZ (E19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history_h25.I1_D19_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_4_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D19_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx10060z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .TBS (VCC),
    .CZ (D19_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF18_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z19 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF18_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AF18_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE18_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ),   
    .TZ (AE18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z12 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx62308z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_30_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][0].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx16978z12 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx16978z12 ),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx16978z12 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx16978z12 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TZ (AD18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z11 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx59317z4 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx16978z11 ),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx16978z11 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z14 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z14 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx59317z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][3].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx59317z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59317z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx59317z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx58320z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_27_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][4].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx16978z8 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z16 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 Z18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z18_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z18_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx39653z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16978z16 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx16978z16 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39653z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Y18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y18_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y18_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx16978z10 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z15 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2912z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X18_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .TB2 (GND),
    .TB1 (reset_QMUX_BR2_0_CANDBR_24_2_0),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2912z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61311z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_reg_data[1].Q1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx12939z12 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx8269z5 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx12939z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx12939z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx12939z5 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx8269z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx8269z6 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z11-INV ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx12939z10 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52499z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx18074z4 ),
    .FS (reset_QMUX_BR2_0_CANDBR_21_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.nx52499z1 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx8269z5 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx12939z10 ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx10788z2 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z6 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T18_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (reset_QMUX_BR2_0_CANDBR_20_2_0),   
    .TSL (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx8269z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx8269z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ),   
    .TBS (VCC),
    .CZ (T18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx56846z14 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56846z13 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx52354z5 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx56846z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56846z12 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56846z14 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 R18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx25832z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_in_data_transfer_done_in_q ),   
    .F2 (NET_LR17),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx16978z28 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z27 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx52354z7 ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_in_data_transfer_done_in_q ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z28 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx52354z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52354z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_ctrl_xfr_state[0].I1_Q18_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx50360z4 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx50360z19 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx25832z1 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx52354z8 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56846z14 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx52354z2 ),
    .TBS (VCC),
    .CZ (Q18_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx581z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[0][7] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx50360z4 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx50360z19 ),
    .FZ (NET_LR17),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[0][7] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx56846z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z18 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z8 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64284z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O18_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx64284z3 ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx64284z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx57843z10 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx57843z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57843z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx57843z10 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx57843z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ),   
    .F2 (GND),
    .F1 (NET_LR16),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56846z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx56846z7 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx56846z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx56846z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56846z8 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56846z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56846z10 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx56846z6 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx34721z6 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56846z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx56846z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx34721z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx34721z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx57843z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57843z12 ),
    .TBS (VCC),
    .CZ (M18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L18_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx34721z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34721z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 K18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56846z10 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (K18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56846z6 ),
    .TBS (VCC),
    .CZ (K18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[1].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx25895z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx50970z17 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z16 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 H18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z17 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx25895z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G18_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .QDS (VCC),
    .QST (reset_QMUX_BL2_0_CANDBL_6_2_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx16470z1 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_raw.N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (F18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_packet_valid.I1_E18_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ),   
    .TBS (VCC),
    .CZ (E18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE17_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60314z3 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE17_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AE17_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_30_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx62308z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx59317z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx8156z1 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60314z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60314z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61311z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx61311z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_29_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx57323z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx57323z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx57323z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx59317z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57323z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx58320z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58320z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_27_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx57323z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx57323z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx57323z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57323z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z17_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx16978z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .TZ (Z17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx16978z9 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx16959z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y17_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx61311z3 ),
    .TSL (reset_QMUX_BR2_0_CANDBR_25_2_0),   
    .TAB (\u_AL4S3B_FPGA_IP.nx61311z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61311z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 X17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X17_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx61311z7 ),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx61311z6 ),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx61311z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61311z7 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_reg_data[1].Q1 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx8269z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx63011z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx63011z4 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .TZ (W17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),
    .CZ (W17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx12939z11-INV ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx8269z6 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8269z5 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx29106z2 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx8269z6 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx12939z11-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62014z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .TBS (VCC),
    .CZ (V17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_21_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U17_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx11785z3 ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx10788z6 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx10788z6 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx10788z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx10788z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx10788z2 ),   
    .TBS (VCC),
    .CZ (U17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx10788z6 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx10788z6 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx10788z6 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx11785z4 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (T17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .FS (reset_QMUX_BR2_0_CANDBR_19_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_out_ep_setup[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx16978z26 ),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx16978z26 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx24438z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z3 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z4 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 R17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41420z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_out_ep_setup[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx16978z27 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z26 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52354z7 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_ctrl_xfr_state[1].I1_Q17_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_17_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q17_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx57843z2 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx51357z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z2 ),
    .TBS (VCC),
    .CZ (Q17_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P17_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56846z12 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57843z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx51357z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z18 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_reset ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .F2 (GND),
    .F1 (VCC),
    .FS (reset_QMUX_BL2_0_CANDBL_15_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_reset ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx34721z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx56846z12 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx34721z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56846z11 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx56846z12 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34721z6 ),
    .TBS (VCC),
    .CZ (O17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 N17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60982z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx56846z8 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (reset_QMUX_BL2_0_CANDBL_14_2_0),
    .TAB (\u_AL4S3B_FPGA_IP.nx56846z11 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx56846z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx56846z12 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56846z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2349z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M17_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L17_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[12].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[12].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I17_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H17_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[13].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H17_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[13].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G17_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (G17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF16_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[3] ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AF16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE16_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[4] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE16_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60428z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AD16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_30_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx59317z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx59317z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx60314z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60314z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx60314z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60314z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx60314z1 ),
    .FS (reset_QMUX_BR2_0_CANDBR_29_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][2].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx57323z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59317z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58320z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx44856z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx43859z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx43859z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TBS (VCC),
    .CZ (AB16_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx44856z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .TBS (VCC),
    .CZ (AA16_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z16_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx57323z4 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx11785z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx8156z102 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx8156z101 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx44856z2 ),
    .TBS (VCC),
    .CZ (Z16_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx910z2 ),
    .TSL (reset_QMUX_BR2_0_CANDBR_25_2_0),   
    .TAB (\u_AL4S3B_FPGA_IP.nx61311z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx910z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 X16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx8156z102 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx63011z4 ),
    .FS (\u_AL4S3B_FPGA_IP.nx63011z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx62014z2 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (reset_QMUX_BR2_0_CANDBR_23_2_0),
    .TSL (\u_AL4S3B_FPGA_IP.nx12939z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx12939z12 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx7272z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx62014z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TBS (VCC),
    .CZ (W16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx62014z5 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62014z2 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .TZ (V16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),
    .CZ (V16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U16_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx11785z3 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx65005z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64008z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_20_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx24438z4 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx18074z4 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24438z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx11785z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx11785z4 ),   
    .TBS (VCC),
    .CZ (T16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_19_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15981z3 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx15981z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TAB (\u_AL4S3B_FPGA_IP.nx8269z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx15981z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx15981z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx15981z4 ),
    .TBS (VCC),
    .CZ (S16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 R16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx57843z9 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx57843z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57843z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57843z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q16_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q16_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[5] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P16_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (P16_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[2] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O16_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O16_TZ_),
    .BSL (reset_QMUX_BL2_0_CANDBL_15_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx2349z2 ),
    .FS (reset_QMUX_BL2_0_CANDBL_14_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.nx2349z1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M16_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][5] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][7] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34721z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L16_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L16_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[11].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[11].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z10 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[10].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[10].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[14].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[14].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (F16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[2] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .TBS (VCC),
    .CZ (AF15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[1] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx61425z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx61425z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60428z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (VCC),
    .CZ (AE15_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx61425z2 ),
    .TBS (VCC),
    .CZ (AD15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19026z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .TBS (VCC),
    .CZ (AC15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx41865z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TBS (VCC),
    .CZ (AB15_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx39871z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx39871z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z313 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WE_Int_0n0s9[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z312 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (reset_QMUX_BR2_0_CANDBR_26_2_0),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx40868z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40868z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40868z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 Y15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_25_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx17956z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx16959z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (Y15_FZ_),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TZ (Y15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z313 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx63011z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx63011z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V15_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx62014z2 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .TSL (\u_AL4S3B_FPGA_IP.nx8269z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx57843z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx55174z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx43742z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .TBS (VCC),
    .CZ (V15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41071z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8269z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx11785z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx10788z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx11785z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43742z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T15_QZ_),
    .F2 (GND),
    .F1 (NET_LR23),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx18074z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (NET_LR22),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TZ (NET_LR23),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TBS (VCC),   
    .CZ (NET_LR22),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S15_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx16978z2 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx16978z30 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx16978z31 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z29 ),
    .BSL (reset_QMUX_BR2_0_CANDBR_19_2_0),   
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z29 ),
    .TBS (VCC),
    .CZ (S15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 R15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[6] ),   
    .F2 (GND),
    .F1 (NET_LR20),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx41420z2 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx57843z3 ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z31 ),
    .BSL (reset_QMUX_BR2_0_CANDBR_18_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx41420z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41420z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[6] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q15_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TZ (NET_LR20),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O15_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O15_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_save_dev_addr.I1_N15_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_14_2_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55632z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx55632z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),
    .F2 (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),
    .FZ (\u_AL4S3B_FPGA_IP.nx55632z1 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2349z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55632z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M15_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M15_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[6].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50970z10 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z9 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (I15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 H15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[9].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[9].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50970z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50970z9 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50970z7 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z4 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[8].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50970z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z8 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[15].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx43779z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[15].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx43779z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AF14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AF14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[0] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx58434z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx58434z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (VCC),
    .CZ (AE14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx44739z6 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx44739z6 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[2] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44739z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx58063z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx58063z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (reset_QMUX_TR2_0_CANDTR_29_2_0),
    .TSL (\u_AL4S3B_FPGA_IP.nx19026z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AB14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB14_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx44739z5 ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx44739z5 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx44739z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41865z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx44739z4 ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx44739z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx44739z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53078z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Z14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WE_Int_0n0s9[0] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx53078z2 ),
    .TBS (VCC),
    .CZ (Z14_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_25_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx17956z1 ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),   
    .FZ (Y14_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx44739z14 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx44739z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .TZ (Y14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx44739z3 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx44739z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx59825z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx59825z2 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx59825z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx59825z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TBS (VCC),
    .CZ (X14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_TR2_0_CANDTR_23_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .F1 (\u_AL4S3B_FPGA_IP.nx58828z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx58828z2-INV ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx58828z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (W14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx59825z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TBS (VCC),
    .CZ (W14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx44739z14 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx44739z17 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx44739z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43742z2 ),
    .TBS (VCC),
    .CZ (V14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41071z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx41071z2 ),
    .FS (reset_QMUX_TR2_0_CANDTR_21_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.nx41071z1 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx10788z3 ),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx10788z3 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx10788z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx41071z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44739z17 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 T14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8269z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T14_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx41071z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx41071z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),   
    .TBS (VCC),
    .CZ (T14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_19_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[2] ),   
    .F2 (GND),
    .F1 (NET_LR27),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx15981z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z30 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TBS (VCC),   
    .CZ (NET_LR27),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 R14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R14_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx41071z3 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q14_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q14_TZ_),
    .BSL (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx56846z11 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[2].I1_P14_MF_LOGIC3  (   
    .QRT (reset_CANDTL_16_2_0),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P14_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P14_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O14_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (O14_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),   
    .FS (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N14_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (N14_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_13_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[4] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M14_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (M14_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49865z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L14_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L14_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I14_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50970z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (H14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 G14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx63061z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[2].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx63061z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (G14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 F14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (F14_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF13_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .TBS (VCC),
    .CZ (AF13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx56440z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56440z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[1] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[0] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD13_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx56069z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .TBS (VCC),
    .CZ (AD13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx54690z4-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx56069z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TBS (VCC),
    .CZ (AC13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB13_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .TBS (VCC),
    .CZ (AB13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA13_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53078z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54075z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx54075z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TBS (VCC),
    .CZ (AA13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z13_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (reset_QMUX_TR2_0_CANDTR_26_2_0),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx54690z4-INV ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx54690z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_TR2_0_CANDTR_25_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y13_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx54690z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx53693z2 ),   
    .TBS (VCC),
    .CZ (Y13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx57843z8-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54690z2 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx55365z3 ),   
    .TSL (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .TAB (\u_AL4S3B_FPGA_IP.nx57843z8-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx54690z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TBS (VCC),
    .CZ (X13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 W13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57168z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_data_toggle[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx12939z12 ),
    .F1 (\u_AL4S3B_FPGA_IP.nx53693z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx53693z2 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (reset_QMUX_TR2_0_CANDTR_23_2_0),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54690z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx59825z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx58828z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57168z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55174z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_data_toggle[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx55174z1 ),
    .FS (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_data_toggle[2].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[2] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[0] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx57843z4 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx57843z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx57843z8-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57843z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx7272z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z4 ),   
    .TBS (VCC),
    .CZ (U13_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx59825z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx65005z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (S13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65005z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59825z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx10788z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx57843z5 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65005z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65005z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx10788z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx10788z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10788z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[6].I1_Q13_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z17 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx57843z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z15 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[5].I1_P13_MF_LOGIC3  (   
    .QRT (reset_CANDTL_16_2_0),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z21 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (NET_LR25),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z22 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z15 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z21 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z20 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[0].I1_O13_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ),   
    .F2 (GND),
    .F1 (NET_LR34),
    .FS (\u_AL4S3B_FPGA_IP.nx38464z19 ),   
    .FZ (NET_LR25),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z17 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38464z17 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ),
    .TZ (NET_LR34),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (O13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[3].I1_N13_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z19 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N13_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (N13_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M13_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (M13_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx48976z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L13_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (L13_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx49973z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx48976z1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K13_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K13_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (K13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx49973z1 ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J13_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50970z2 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50970z15 ),   
    .TBS (VCC),
    .CZ (J13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx65472z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50970z16 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (H13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61067z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx61067z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_raw.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65472z5 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx15339z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF12_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z138 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z137 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z166 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[3] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z165 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE12_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx44739z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx44739z7 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx44739z7 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z243 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44739z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_in_ep_data_put.I1_AD12_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_30_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AD12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z243 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z242 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx19026z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TBS (VCC),
    .CZ (AD12_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx52374z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][4].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx7185z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx54690z4-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19026z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19026z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx52374z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][4].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][4] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][4] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52374z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA12_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx52374z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx52374z2 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51377z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52374z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx51377z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][5].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx53371z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53371z2 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][5] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][5] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][5] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx51377z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51377z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[2][5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx51377z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[2][5].N_11 ),   
    .BB2 (VCC),
    .BB1 (reset_QMUX_TR2_0_CANDTR_25_2_0),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx44739z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx53693z4 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx44739z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx55365z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx56362z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56362z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 W12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx57843z7 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (reset_QMUX_TR2_0_CANDTR_23_2_0),
    .TB2 (\u_AL4S3B_FPGA_IP.nx57843z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx57843z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx53693z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx53693z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx12939z12 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx53693z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56171z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56171z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx55174z1 ),
    .FS (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_data_toggle[0].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx57843z4 ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_rollback_in_xfr ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx57843z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55174z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 U12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U12_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx57843z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx57843z4 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx55365z8 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_rollback_in_xfr ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55365z8 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T12_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (reset_QMUX_TR2_0_CANDTR_20_2_0),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx7272z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[8] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S12_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57843z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R12_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx57843z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx57843z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57843z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx57843z6 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[1].I1_Q12_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q12_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z10 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z12 ),
    .BB2 (NET_LR26),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z11 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z13 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z23 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z23 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z22 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[4].I1_N12_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8720z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z14 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z13 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M12_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (M12_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L12_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (L12_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (K12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[5].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50970z13 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50970z13 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50970z12 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx50970z12 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z12 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx65472z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (H12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65472z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx65472z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65472z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].I1_G12_MF_LOGIC3  (   
    .QRT (reset_CANDTL_7_2_0),
    .QCK (clk_48mhz_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].I1_F12_MF_LOGIC3  (   
    .QRT (reset_CANDTL_6_2_0),
    .QCK (clk_48mhz_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (F12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z138 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z166 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z194 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[0] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z73 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AD11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD11_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z194 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z193 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z73 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_29_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC11_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .TBS (VCC),
    .CZ (AC11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx54368z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][2] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][2] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB11_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx53371z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA11_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx54368z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z195 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[4] ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx53371z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53371z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z11_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53371z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx53371z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][3].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][3] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][3] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][3] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X11_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx58828z4 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx55365z3 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx55365z3 ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .TAB (\u_AL4S3B_FPGA_IP.nx58828z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .BSL (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx53693z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W11_QZ_),
    .F2 (NET_LR7),
    .F1 (NET_LR6),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[2] ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx57843z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z156 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z160 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TZ (NET_LR7),   
    .BSL (\u_AL4S3B_FPGA_IP.nx57843z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx58828z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58828z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V11_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z158 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z158 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z156 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U11_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TZ (U11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z160 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 T11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T11_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z238 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx15339z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ),   
    .TBS (VCC),
    .CZ (T11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z232 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z231 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z232 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (S11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (R11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[3] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z10 ),
    .TZ (NET_LR26),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q11_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z8 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z7 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O11_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O11_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx41738z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L11_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (L11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TBS (VCC),
    .CZ (L11_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K11_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (K11_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (K11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[6].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (J11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (J11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H11_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H11_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (H11_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].I1_G11_MF_LOGIC3  (   
    .QRT (reset_CANDTL_7_2_0),
    .QCK (clk_48mhz_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx65472z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx65472z3 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].I1_F11_MF_LOGIC3  (   
    .QRT (reset_CANDTL_6_2_0),
    .QCK (clk_48mhz_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (F11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AF10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z103 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z102 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z103 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50360z3 ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z212 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z211 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[5] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z212 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AD10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD10_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD10_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TZ (AD10_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z267 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z263 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][0] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TBS (VCC),
    .CZ (AC10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx54368z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][2].N_11 ),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][0] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA10_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AA10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55365z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx55365z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][1].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx53371z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z204 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z196 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z195 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Y10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X10_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx38847z206 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z204 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z206 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (X10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W10_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z143 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z146 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx38847z150 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx38847z139 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z143 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z146 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .TBS (VCC),
    .CZ (NET_LR6),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V10_QZ_),
    .F2 (NET_LR9),
    .F1 (NET_LR8),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[5] ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z141 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx38847z143 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z215 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z139 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U10_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z141 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z141 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z141 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TZ (U10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z150 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .BB2 (VCC),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z238 ),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z231 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TZ (NET_LR9),
    .BSL (\u_AL4S3B_FPGA_IP.nx7854z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7854z3 ),
    .TBS (VCC),
    .CZ (T10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx56846z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx7854z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx57843z12 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx8851z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11842z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx57843z12 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56846z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx11842z3-INV ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx7854z3 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx11842z3-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx11842z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx11842z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (VCC),   
    .CZ (R10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[10] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q10_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Q10_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O10_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O10_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M10_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M10_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TBS (VCC),
    .CZ (L10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (K10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .TZ (J10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z13 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H10_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].I1_G10_MF_LOGIC3  (   
    .QRT (reset_CANDTL_7_2_0),
    .QCK (clk_48mhz_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (G10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65472z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].I1_F10_MF_LOGIC3  (   
    .QRT (reset_CANDTL_6_2_0),
    .QCK (clk_48mhz_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (F10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (F10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AF9_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx7185z3 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AF9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 AE9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE9_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AE9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_in_ep_req.I1_AD9_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_30_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx7185z3 ),
    .FS (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx7185z2 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx7185z3 ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),   
    .BAB (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] ),
    .TBS (VCC),   
    .CZ (AD9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_in_ep_data_done.I1_AC9_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_29_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AC9_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx7185z4 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7185z2 ),
    .TBS (VCC),
    .CZ (AC9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TBS (VCC),
    .CZ (AB9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx99z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TBS (VCC),
    .CZ (AA9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx55365z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z271 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z269 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z267 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Z9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y9_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z81 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z81 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TZ (NET_LR3),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z271 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X9_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (X9_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z196 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W9_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z98 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (W9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V9_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z219 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z215 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z219 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (V9_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38847z226 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .CZ (NET_LR8),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U9_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .TZ (U9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z219 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9848z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T9_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx9848z3 ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24438z3 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx9848z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7854z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7854z3 ),   
    .TBS (VCC),
    .CZ (T9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx9848z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx10845z3 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[9] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx10845z3 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx11842z5 ),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx11842z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx11842z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[9] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (P9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N9_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (L9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[8].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (J9_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (J9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AF8_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AF8_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AF8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE8_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AE8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_30_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AD8_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AD8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_modgen_counter_in_ep_byte_cnt_reg_q[2].I1_AC8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_29_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .FZ (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx7185z5 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx7185z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx7185z5 ),
    .TBS (VCC),
    .CZ (AC8_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_modgen_counter_in_ep_byte_cnt_reg_q[1].I1_AB8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_28_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx7185z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .TBS (VCC),
    .CZ (AB8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z8_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TZ (Z8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .CZ (NET_LR0),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y8_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (NET_LR1),
    .TB1 (NET_LR0),
    .TA2 (NET_LR3),
    .TA1 (NET_LR2),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .TZ (Y8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z93 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[0] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X8_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (X8_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .CZ (NET_LR1),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W8_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z98 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z94 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z93 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (W8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V8_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z226 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U8_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z115 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[3] ),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z115 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z114 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13836z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T8_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13836z3 ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24438z3 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx13836z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7854z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7854z3 ),   
    .TBS (VCC),
    .CZ (T8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S8_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx12839z3 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx10845z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx12839z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13836z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx7854z3 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx10845z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10845z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[10] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q8_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P8_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O8_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N8_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (M8_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AF7_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AF7_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AF7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE7_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AE7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_30_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AD7_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AD7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_29_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC7_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_modgen_counter_in_ep_byte_cnt_reg_q[0].I1_AB7_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_28_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB7_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),   
    .TBS (VCC),
    .CZ (AB7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z7_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z269 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TZ (Z7_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z169 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y7_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y7_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TZ (Y7_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .CZ (NET_LR2),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W7_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z132 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z131 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z94 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z132 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V7_QZ_),
    .F2 (NET_LR5),
    .F1 (NET_LR4),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[1] ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z131 ),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z124 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (NET_LR5),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U7_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx38847z121 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z119 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z119 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z114 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z109 ),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (NET_LR4),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z121 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T7_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T7_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (T7_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z109 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12839z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx7854z3 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx7854z3 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx7854z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx12839z3 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx12839z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .TBS (VCC),
    .CZ (S7_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 R7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10845z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R7_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .TBS (VCC),
    .CZ (R7_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_3_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (WB_RST_FPGA_CANDTL_3_3_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (C7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (C7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TBS (VCC),   
    .CZ (C7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 B7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (WB_RST_FPGA_CANDTL_2_3_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B7_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TBS (VCC),   
    .CZ (B7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AF6_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AF6_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AF6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE6_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AE6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_30_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AD6_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AD6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z6_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z179 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z178 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38847z185 ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx38847z185 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z178 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TZ (Z6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38847z169 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[3] ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y6_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z187 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z190 ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z187 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z185 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Y6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X6_QZ_),
    .F2 (NET_LR33),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .FZ (NET_LR10),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z250 ),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB2 (GND),   
    .TB1 (NET_LR11),
    .TA2 (GND),
    .TA1 (NET_LR10),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_data[6] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TBS (VCC),   
    .CZ (NET_LR33),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W6_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z250 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z259 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z253 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TZ (NET_LR11),
    .BSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z253 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V6_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TZ (V6_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z124 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U6_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),
    .TZ (U6_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[3] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T6_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx7854z3 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z259 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7854z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx8851z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8851z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S6_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx7854z3 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx8851z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[1] ),   
    .TBS (VCC),
    .CZ (S6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M6_QZ_),
    .F2 (GND),
    .F1 (NET_LR30),
    .FS (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23303z2 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ),
    .TZ (NET_LR30),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (M6_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 K6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K6_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[6] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z1 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (K6_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J6_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ),
    .FZ (NET_LR13),   
    .BB2 (\WBs_ADR[6] ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J6_TZ_),
    .BSL (NET_LR13),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z4 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I6_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ),
    .FZ (NET_LR12),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[6] ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (NET_LR12),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z4 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (I6_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_3_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx18839z1 ),
    .QDS (VCC),   
    .QST (WB_RST_FPGA_CANDTL_3_3_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ),
    .F2 (NET_LR40),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx18839z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .TZ (NET_LR40),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TBS (VCC),   
    .CZ (NET_LR14),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.reg_WBs_ACK_o.I1_B6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B6_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (NET_LR14),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx3175z5 ),
    .TBS (VCC),   
    .CZ (B6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_32_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AF5_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AF5_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AF5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_31_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AE5_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AE5_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AE5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AD5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_30_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AD5_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AD5_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AD5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z179 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Z5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y5_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix366_NOT_net_address[2] ),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z190 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Y5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[2] ),
    .TA2 (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ),
    .TA1 (GND),
    .TSL (\WBs_ADR[6] ),
    .TAB (\WBs_ADR[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z3 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (M5_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 L5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L5_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[1] ),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ),
    .TB2 (VCC),   
    .TB1 (VCC),
    .TA2 (\WBs_ADR[3] ),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[1] ),
    .TAB (\WBs_ADR[2] ),
    .TZ (L5_TZ_),
    .BSL (\WBs_ADR[3] ),
    .BAB (\WBs_ADR[2] ),
    .TBS (\WBs_ADR[6] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 K5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K5_FZ_),   
    .BB2 (\WBs_ADR[3] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[0] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z1 ),
    .BSL (\WBs_ADR[2] ),   
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\WBs_ADR[7] ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z8-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z2 ),
    .BSL (\WBs_ADR[2] ),   
    .BAB (\WBs_ADR[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I5_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx23303z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z1 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_pop ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 H5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\WBs_ADR[2] ),
    .TA1 (GND),
    .TSL (\WBs_ADR[3] ),
    .TAB (\WBs_ADR[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (H5_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 E5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\WBs_ADR[2] ),
    .TA1 (GND),   
    .TSL (\WBs_ADR[3] ),
    .TAB (\WBs_ADR[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z3 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D5_QZ_),
    .F2 (VCC),
    .F1 (\WBs_ADR[6] ),
    .FS (\WBs_ADR[7] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),   
    .BB2 (WBs_STB),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z8-INV ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),
    .BSL (\WBs_ADR[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23303z1 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_WBs_ACK_o.I1_C5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_3_0),
    .QCK (WB_CLK_CANDTL_3_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .FS (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .FZ (WBs_ACK),
    .BB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (WBs_WE),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx23303z1 ),
    .BAB (WBs_STB),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.reg_Default_State.I1_B5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .F2 (NET_LR38),   
    .F1 (GND),
    .FS (NET_LR32),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx3175z5 ),
    .BB2 (WBs_ACK),   
    .BB1 (WBs_ACK),
    .BA2 (WBs_CYC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (WBs_STB),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .TZ (NET_LR38),
    .BSL (WBs_STB),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TBS (VCC),   
    .CZ (B5_CZ_),
    .BBS2 (VCC),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M4_FZ_),   
    .BB2 (\WBs_ADR[6] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[3] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ),
    .TA1 (GND),   
    .TSL (\WBs_ADR[6] ),
    .TAB (\WBs_ADR[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z2 ),
    .BSL (\WBs_ADR[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[1] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z5 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 L4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L4_QZ_),
    .F2 (VCC),
    .F1 (\WBs_ADR[3] ),
    .FS (\WBs_ADR[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z8-INV ),   
    .BB2 (\WBs_ADR[2] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z8-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z4 ),
    .BSL (\WBs_ADR[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[1] ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z8-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z1 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (J4_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z4 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[3] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[3] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z3 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (H4_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),   
    .TAB (\WBs_ADR[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (G4_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F4_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx19112z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[2] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E4_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\WBs_ADR[2] ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[8] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx25094z1 ),   
    .BSL (\WBs_ADR[7] ),
    .BAB (\WBs_ADR[3] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D4_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .FS (\WBs_ADR[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[8] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[8] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[8] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[8].I1_C4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_3_0),
    .QCK (WB_CLK_CANDTL_3_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[8] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[8] ),
    .F2 (GND),   
    .F1 (\WBs_ADR[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[8] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[15] ),
    .TZ (\WBs_RD_DAT[15] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50260z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[15].I1_B4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[15] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ),
    .F2 (WBs_CYC),   
    .F1 (GND),
    .FS (\WBs_ADR[11] ),
    .FZ (NET_LR32),
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[15] ),
    .BSL (WBs_CYC),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23303z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[14].I1_A4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_3_0),
    .QCK (WB_CLK_CANDTL_1_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[14] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[14] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (A4_FZ_),
    .BB2 (\WBs_ADR[11] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[14] ),
    .TB1 (VCC),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[14] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[14] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[14] ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[1].I1_X3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_24_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X3_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X3_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (X3_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[1].I1_L3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_3_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L3_FZ_),
    .BB2 (GND),
    .BB1 (\WBs_ADR[2] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[7] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] ),
    .TAB (\WBs_ADR[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z5 ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K3_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z2 ),   
    .F1 (GND),
    .FS (NET_LR31),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (\WBs_ADR[3] ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z2 ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[0] ),
    .BSL (\WBs_ADR[2] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[4].I1_J3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[4] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z3 ),
    .FZ (NET_LR31),
    .BB2 (VCC),
    .BB1 (\WBs_ADR[2] ),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[4] ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\WBs_ADR[2] ),
    .TAB (\WBs_ADR[6] ),
    .TZ (J3_TZ_),
    .BSL (\WBs_ADR[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[4] ),
    .TBS (\WBs_ADR[3] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z1 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[2].I1_I3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (I3_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z1 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (I3_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[3].I1_H3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_3_0),
    .QCK (WB_CLK_CANDTL_8_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[3] ),
    .F2 (GND),   
    .F1 (NET_LR37),
    .FS (\WBs_ADR[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\WBs_ADR[4] ),
    .TB2 (GND),   
    .TB1 (\WBs_ADR[7] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[4] ),
    .BSL (\WBs_ADR[5] ),
    .BAB (\WBs_ADR[8] ),
    .TBS (VCC),
    .CZ (NET_LR37),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G3_QZ_),
    .F2 (NET_LR36),
    .F1 (GND),
    .FS (\WBs_ADR[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z3 ),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx20109z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[3] ),
    .TBS (VCC),   
    .CZ (\WBs_RD_DAT[3] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F3_FZ_),   
    .BB2 (\WBs_ADR[2] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[7] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\WBs_ADR[8] ),
    .TAB (\WBs_ADR[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ),
    .BSL (\WBs_ADR[4] ),
    .BAB (\WBs_ADR[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E3_FZ_),   
    .BB2 (\WBs_ADR[5] ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),   
    .TB2 (\WBs_ADR[5] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[0] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[8] ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D3_FZ_),   
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx17118z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[0] ),
    .TZ (\WBs_RD_DAT[0] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[0] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx17118z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[13].I1_C3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_3_0),
    .QCK (WB_CLK_CANDTL_3_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[13] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (C3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),   
    .TB2 (\WBs_BYTE_STB[0] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (WBs_WE),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ),
    .TZ (NET_LR36),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[13] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[10].I1_B3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[10] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),   
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[10] ),
    .TZ (\WBs_RD_DAT[10] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[10] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[9].I1_A3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_3_0),
    .QCK (WB_CLK_CANDTL_1_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[9] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[9] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (A3_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[9] ),
    .TB1 (VCC),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[9] ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (A3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_valid.I1_AE2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_31_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_31_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_push ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AE2_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AE2_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AE2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[7].I1_AC2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_29_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[7] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[3].I1_AB2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_28_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[6].I1_W2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_23_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[6] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (W2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[4].I1_U2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_21_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[4] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (U2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[0].I1_R2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR3_0_CANDTR_18_3_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (R2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[5].I1_O2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_3_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[5] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (O2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[2].I1_N2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_3_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N2_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (N2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[5].I1_L2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_3_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L2_FZ_),
    .BB2 (GND),
    .BB1 (\WBs_ADR[3] ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z1 ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[0].I1_K2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_3_0),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K2_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[0] ),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[0] ),
    .TA1 (VCC),   
    .TSL (\WBs_ADR[3] ),
    .TAB (\WBs_ADR[6] ),
    .TZ (K2_TZ_),   
    .BSL (\WBs_ADR[3] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (\WBs_ADR[7] ),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Interrupt_en.I1_J2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),   
    .FS (\u_AL4S3B_FPGA_IP.nx23303z2 ),
    .FZ (Interrupt_o),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\WBs_ADR[2] ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z3 ),
    .TAB (\WBs_ADR[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .BAB (\WBs_ADR[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[7].I1_I2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (I2_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[5] ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H2_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\WBs_ADR[4] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[7] ),
    .BSL (\WBs_ADR[5] ),
    .BAB (\WBs_ADR[8] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G2_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24097z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24097z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[7] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[7] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F2_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[5] ),
    .TZ (\WBs_RD_DAT[5] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx22103z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[6].I1_E2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E2_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[6] ),
    .TZ (\WBs_RD_DAT[6] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[6] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D2_FZ_),   
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\WBs_ADR[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[4] ),
    .TBS (VCC),   
    .CZ (\WBs_RD_DAT[4] ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C2_QZ_),
    .F2 (WBs_WE),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .BB2 (\WBs_BYTE_STB[0] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[12] ),
    .TZ (\WBs_RD_DAT[12] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[12].I1_B2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[12] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[12] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[12] ),   
    .FZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[12] ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx26091z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[9] ),
    .TZ (\WBs_RD_DAT[9] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx26091z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[11].I1_A2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_3_0),
    .QCK (WB_CLK_CANDTL_1_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[11] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[11] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (A2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[11] ),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\WBs_BYTE_STB[1] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[11] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I1_FZ_),   
    .BB2 (VCC),
    .BB1 (\WBs_ADR[7] ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\WBs_ADR[7] ),
    .TA2 (\WBs_ADR[7] ),   
    .TA1 (\WBs_ADR[7] ),
    .TSL (\WBs_ADR[3] ),
    .TAB (\WBs_ADR[2] ),   
    .TZ (I1_TZ_),
    .BSL (\WBs_ADR[3] ),
    .BAB (\WBs_ADR[2] ),   
    .TBS (\WBs_ADR[6] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 H1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H1_QZ_),
    .F2 (VCC),
    .F1 (NET_LR39),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z6 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .BB2 (\WBs_ADR[4] ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[5] ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\WBs_ADR[7] ),
    .TAB (\WBs_ADR[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z6 ),
    .BSL (\WBs_ADR[8] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (NET_LR39),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G1_FZ_),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\WBs_ADR[4] ),   
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[1] ),
    .TZ (\WBs_RD_DAT[1] ),   
    .BSL (\WBs_ADR[5] ),
    .BAB (\WBs_ADR[8] ),
    .TBS (VCC),   
    .CZ (NET_LR35),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F1_QZ_),
    .F2 (VCC),
    .F1 (NET_LR35),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .BB2 (VCC),   
    .BB1 (VCC),
    .BA2 (\WBs_ADR[2] ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (\WBs_ADR[2] ),
    .TA2 (\WBs_ADR[2] ),
    .TA1 (GND),   
    .TSL (\WBs_ADR[7] ),
    .TAB (\WBs_ADR[3] ),
    .TZ (F1_TZ_),   
    .BSL (\WBs_ADR[7] ),
    .BAB (\WBs_ADR[3] ),
    .TBS (\WBs_ADR[6] ),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z3 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E1_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx53251z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx53251z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D1_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),   
    .FS (\WBs_ADR[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .BB2 (GND),
    .BB1 (\WBs_ADR[13] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[12] ),
    .TSL (\WBs_ADR[14] ),
    .TAB (\WBs_ADR[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .BSL (\WBs_ADR[16] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 C1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C1_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx48266z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx48266z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[13] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[13] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 B1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B1_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx46272z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx46272z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[11] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[11] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 A1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A1_QZ_),
    .F2 (VCC),
    .F1 (WB_RST),
    .FS (Sys_Clk0_Rst),
    .FZ (nx39402z1),
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\WBs_ADR[11] ),   
    .TZ (\WBs_RD_DAT[29] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[26] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_ASSPTMRB ASSP_FRAG_TAMAR_ASSP (.SFBIO({\ASSP_SFBIO[13]_ 
   ,\ASSP_SFBIO[12]_ ,\ASSP_SFBIO[11]_ ,\ASSP_SFBIO[10]_ ,\ASSP_SFBIO[9]_ 
   ,\ASSP_SFBIO[8]_ ,\ASSP_SFBIO[7]_ ,\ASSP_SFBIO[6]_ ,\ASSP_SFBIO[5]_ 
   ,\ASSP_SFBIO[4]_ ,\ASSP_SFBIO[3]_ ,\ASSP_SFBIO[2]_ ,\ASSP_SFBIO[1]_ 
   ,\ASSP_SFBIO[0]_ }),
    .Device_ID_6S (GND),
    .Device_ID_4S (GND),   
    .SPIm_PWdata_26S (GND),
    .SPIm_PWdata_24S (GND),   
    .SPIm_PWdata_14S (GND),
    .SPIm_PWdata_11S (GND),   
    .SPIm_PWdata_0S (GND),
    .SPIm_Paddr_8S (GND),
    .SPIm_Paddr_6S (GND),
    .FB_PKfbPush_1S (GND),
    .FB_PKfbData_31S (GND),   
    .FB_PKfbData_21S (GND),
    .FB_PKfbData_19S (GND),   
    .FB_PKfbData_9S (GND),
    .FB_PKfbData_6S (GND),
    .Sys_PKfb_ClkS (GND),
    .FB_BusyS (GND),
    .WB_CLKS (GND),.FBIO_In({
   \ASSP_FBIO_In[13]_ ,\ASSP_FBIO_In[12]_ ,\ASSP_FBIO_In[11]_ 
   ,\ASSP_FBIO_In[10]_ ,\ASSP_FBIO_In[9]_ ,\ASSP_FBIO_In[8]_ 
   ,\ASSP_FBIO_In[7]_ ,\ASSP_FBIO_In[6]_ ,\ASSP_FBIO_In[5]_ 
   ,\ASSP_FBIO_In[4]_ ,\ASSP_FBIO_In[3]_ ,\ASSP_FBIO_In[2]_ 
   ,\ASSP_FBIO_In[1]_ ,\ASSP_FBIO_In[0]_ }),.FBIO_Out_En({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.FBIO_Out({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.FBIO_In_En({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.SPIm_Prdata({
   \ASSP_SPIm_Prdata[31]_ ,\ASSP_SPIm_Prdata[30]_ ,\ASSP_SPIm_Prdata[29]_ 
   ,\ASSP_SPIm_Prdata[28]_ ,\ASSP_SPIm_Prdata[27]_ ,\ASSP_SPIm_Prdata[26]_ 
   ,\ASSP_SPIm_Prdata[25]_ ,\ASSP_SPIm_Prdata[24]_ ,\ASSP_SPIm_Prdata[23]_ 
   ,\ASSP_SPIm_Prdata[22]_ ,\ASSP_SPIm_Prdata[21]_ ,\ASSP_SPIm_Prdata[20]_ 
   ,\ASSP_SPIm_Prdata[19]_ ,\ASSP_SPIm_Prdata[18]_ ,\ASSP_SPIm_Prdata[17]_ 
   ,\ASSP_SPIm_Prdata[16]_ ,\ASSP_SPIm_Prdata[15]_ ,\ASSP_SPIm_Prdata[14]_ 
   ,\ASSP_SPIm_Prdata[13]_ ,\ASSP_SPIm_Prdata[12]_ ,\ASSP_SPIm_Prdata[11]_ 
   ,\ASSP_SPIm_Prdata[10]_ ,\ASSP_SPIm_Prdata[9]_ ,\ASSP_SPIm_Prdata[8]_ 
   ,\ASSP_SPIm_Prdata[7]_ ,\ASSP_SPIm_Prdata[6]_ ,\ASSP_SPIm_Prdata[5]_ 
   ,\ASSP_SPIm_Prdata[4]_ ,\ASSP_SPIm_Prdata[3]_ ,\ASSP_SPIm_Prdata[2]_ 
   ,\ASSP_SPIm_Prdata[1]_ ,\ASSP_SPIm_Prdata[0]_ }),.Device_ID({VCC,GND,VCC
   ,GND,GND,VCC,GND,VCC,VCC,GND,VCC,VCC,VCC,VCC,GND,VCC}),.SPIm_PWdata({
   GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),   
    .SPIm_PSlvErr (ASSP_SPIm_PSlvErr_),
    .SPIm_PReady (ASSP_SPIm_PReady_),.TimeStamp({\ASSP_TimeStamp[23]_ ,\ASSP_TimeStamp[22]_ 
   ,\ASSP_TimeStamp[21]_ ,\ASSP_TimeStamp[20]_ ,\ASSP_TimeStamp[19]_ 
   ,\ASSP_TimeStamp[18]_ ,\ASSP_TimeStamp[17]_ ,\ASSP_TimeStamp[16]_ 
   ,\ASSP_TimeStamp[15]_ ,\ASSP_TimeStamp[14]_ ,\ASSP_TimeStamp[13]_ 
   ,\ASSP_TimeStamp[12]_ ,\ASSP_TimeStamp[11]_ ,\ASSP_TimeStamp[10]_ 
   ,\ASSP_TimeStamp[9]_ ,\ASSP_TimeStamp[8]_ ,\ASSP_TimeStamp[7]_ 
   ,\ASSP_TimeStamp[6]_ ,\ASSP_TimeStamp[5]_ ,\ASSP_TimeStamp[4]_ 
   ,\ASSP_TimeStamp[3]_ ,\ASSP_TimeStamp[2]_ ,\ASSP_TimeStamp[1]_ 
   ,\ASSP_TimeStamp[0]_ }),
    .SPIm_PWrite (GND),
    .SPIm_PEnable (GND),
   .SPIm_Paddr({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND}),
    .Sys_PSel (GND),
    .FB_PKfbOverflow (ASSP_FB_PKfbOverflow_),
   .Sensor_Int({\ASSP_Sensor_Int[7]_ ,\ASSP_Sensor_Int[6]_ 
   ,\ASSP_Sensor_Int[5]_ ,\ASSP_Sensor_Int[4]_ ,\ASSP_Sensor_Int[3]_ 
   ,\ASSP_Sensor_Int[2]_ ,\ASSP_Sensor_Int[1]_ ,\ASSP_Sensor_Int[0]_ }),
   .WBs_WR_DAT({\ASSP_WBs_WR_DAT[31]_ ,\ASSP_WBs_WR_DAT[30]_ 
   ,\ASSP_WBs_WR_DAT[29]_ ,\ASSP_WBs_WR_DAT[28]_ ,\ASSP_WBs_WR_DAT[27]_ 
   ,\ASSP_WBs_WR_DAT[26]_ ,\ASSP_WBs_WR_DAT[25]_ ,\ASSP_WBs_WR_DAT[24]_ 
   ,\ASSP_WBs_WR_DAT[23]_ ,\ASSP_WBs_WR_DAT[22]_ ,\ASSP_WBs_WR_DAT[21]_ 
   ,\ASSP_WBs_WR_DAT[20]_ ,\ASSP_WBs_WR_DAT[19]_ ,\ASSP_WBs_WR_DAT[18]_ 
   ,\ASSP_WBs_WR_DAT[17]_ ,\ASSP_WBs_WR_DAT[16]_ 
   ,\WBs_WR_DAT[15]_InterfaceOut ,\WBs_WR_DAT[14]_InterfaceOut 
   ,\WBs_WR_DAT[13]_InterfaceOut ,\WBs_WR_DAT[12]_InterfaceOut 
   ,\WBs_WR_DAT[11]_InterfaceOut ,\WBs_WR_DAT[10]_InterfaceOut 
   ,\WBs_WR_DAT[9]_InterfaceOut ,\WBs_WR_DAT[8]_InterfaceOut 
   ,\WBs_WR_DAT[7]_InterfaceOut ,\WBs_WR_DAT[6]_InterfaceOut 
   ,\WBs_WR_DAT[5]_InterfaceOut ,\WBs_WR_DAT[4]_InterfaceOut 
   ,\WBs_WR_DAT[3]_InterfaceOut ,\WBs_WR_DAT[2]_InterfaceOut 
   ,\WBs_WR_DAT[1]_InterfaceOut ,\WBs_WR_DAT[0]_InterfaceOut }),   
    .FB_PKfbEOF (GND),
    .FB_PKfbSOF (GND),.FB_PKfbPush({GND,GND,GND
   ,GND}),.FB_PKfbData({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND}),
    .Sys_PKfb_Clk (GND),
    .Sys_Pclk_Rst (ASSP_Sys_Pclk_Rst_),   
    .Sys_Pclk (ASSP_Sys_Pclk_),
    .Sys_Clk1_Rst (Sys_Clk1_Rst_InterfaceOut),
    .Sys_Clk1 (Sys_Clk1_InterfaceOut),   
    .Sys_Clk0_Rst (Sys_Clk0_Rst_InterfaceOut),
    .Sys_Clk0 (Sys_Clk0_InterfaceOut),
    .Sys_PKfb_Rst (ASSP_Sys_PKfb_Rst_),
    .WB_RST (WB_RST_InterfaceOut),.WBs_RD_DAT({\WBs_RD_DAT[31]_InterfaceIn 
   ,\WBs_RD_DAT[30]_InterfaceIn ,\WBs_RD_DAT[29]_InterfaceIn 
   ,\WBs_RD_DAT[28]_InterfaceIn ,\WBs_RD_DAT[27]_InterfaceIn 
   ,\WBs_RD_DAT[26]_InterfaceIn ,\WBs_RD_DAT[25]_InterfaceIn ,GND
   ,\WBs_RD_DAT[23]_InterfaceIn ,\WBs_RD_DAT[22]_InterfaceIn 
   ,\WBs_RD_DAT[21]_InterfaceIn ,\WBs_RD_DAT[20]_InterfaceIn 
   ,\WBs_RD_DAT[19]_InterfaceIn ,\WBs_RD_DAT[18]_InterfaceIn 
   ,\WBs_RD_DAT[17]_InterfaceIn ,\WBs_RD_DAT[16]_InterfaceIn 
   ,\WBs_RD_DAT[15]_InterfaceIn ,\WBs_RD_DAT[14]_InterfaceIn 
   ,\WBs_RD_DAT[13]_InterfaceIn ,\WBs_RD_DAT[12]_InterfaceIn 
   ,\WBs_RD_DAT[11]_InterfaceIn ,\WBs_RD_DAT[10]_InterfaceIn 
   ,\WBs_RD_DAT[9]_InterfaceIn ,\WBs_RD_DAT[8]_InterfaceIn 
   ,\WBs_RD_DAT[7]_InterfaceIn ,\WBs_RD_DAT[6]_InterfaceIn 
   ,\WBs_RD_DAT[5]_InterfaceIn ,\WBs_RD_DAT[4]_InterfaceIn 
   ,\WBs_RD_DAT[3]_InterfaceIn ,\WBs_RD_DAT[2]_InterfaceIn 
   ,\WBs_RD_DAT[1]_InterfaceIn ,\WBs_RD_DAT[0]_InterfaceIn }),
    .FB_Busy (GND),
    .FB_Start (ASSP_FB_Start_),.FB_Int_Clr({GND,GND,GND,GND,GND,GND
   ,GND,GND}),.FB_msg_out({GND,GND,GND,\FB_msg_out[0]_InterfaceIn }),
   .SDMA_Active({\ASSP_SDMA_Active[3]_ ,\ASSP_SDMA_Active[2]_ 
   ,\ASSP_SDMA_Active[1]_ ,\ASSP_SDMA_Active[0]_ }),.SDMA_Done({
   \ASSP_SDMA_Done[3]_ ,\ASSP_SDMA_Done[2]_ ,\ASSP_SDMA_Done[1]_ 
   ,\ASSP_SDMA_Done[0]_ }),.SDMA_Sreq({GND,GND,GND,GND}),.SDMA_Req({GND,GND
   ,GND,GND}),.WBs_ADR({\WBs_ADR[16]_InterfaceOut 
   ,\WBs_ADR[15]_InterfaceOut ,\WBs_ADR[14]_InterfaceOut 
   ,\WBs_ADR[13]_InterfaceOut ,\WBs_ADR[12]_InterfaceOut 
   ,\WBs_ADR[11]_InterfaceOut ,\ASSP_WBs_ADR[10]_ ,\ASSP_WBs_ADR[9]_ 
   ,\WBs_ADR[8]_InterfaceOut ,\WBs_ADR[7]_InterfaceOut 
   ,\WBs_ADR[6]_InterfaceOut ,\WBs_ADR[5]_InterfaceOut 
   ,\WBs_ADR[4]_InterfaceOut ,\WBs_ADR[3]_InterfaceOut 
   ,\WBs_ADR[2]_InterfaceOut ,\ASSP_WBs_ADR[1]_ ,\ASSP_WBs_ADR[0]_ }),   
    .WBs_STB (WBs_STB_InterfaceOut),
    .WBs_RD (ASSP_WBs_RD_),   
    .WBs_WE (WBs_WE_InterfaceOut),
    .WBs_CYC (WBs_CYC_InterfaceOut),
   .WBs_BYTE_STB({\ASSP_WBs_BYTE_STB[3]_ ,\ASSP_WBs_BYTE_STB[2]_ 
   ,\WBs_BYTE_STB[1]_InterfaceOut ,\WBs_BYTE_STB[0]_InterfaceOut }),   
    .WBs_ACK (WBs_ACK_InterfaceIn),
    .WB_CLK (WB_CLK_InterfaceIn)
  );
  P_PR8K_2X1_S3B \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m_f512x8_512x8_0_FIFO_INST_genblk5.U1_RAM2_B1_FRAG_RAM8K_2X1  (   .WD_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[7] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[6] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[5] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[4] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[3] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[2] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[1] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[0]    }), .PUSH_FLAG_0 ({\RAM2_B1_PUSH_FLAG_0[3]_ ,\RAM2_B1_PUSH_FLAG_0[2]_ ,\RAM2_B1_PUSH_FLAG_0[1]_ ,\RAM2_B1_PUSH_FLAG_0[0]_ }), .FIFO_EN_0 (VCC),   
    .Almost_Full_0 (RAM2_B1_Almost_Full_0_),
    .SYNC_FIFO_0 (VCC),   .POP_FLAG_0 ({\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] }), .PIPELINE_RD_0 (GND),   
    .Almost_Empty_0 (RAM2_B1_Almost_Empty_0_),.A1_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .CONCAT_EN_0 (GND),.RD_0 ({\RAM2_B1_RD_0[17]_ ,\RAM2_B1_RD_0[16]_ ,\RAM2_B1_RD_0[15]_ ,\RAM2_B1_RD_0[14]_ ,\RAM2_B1_RD_0[13]_ ,\RAM2_B1_RD_0[12]_ ,\RAM2_B1_RD_0[11]_ ,\RAM2_B1_RD_0[10]_ ,\RAM2_B1_RD_0[9]_ ,\RAM2_B1_RD_0[8]_ ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[7] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[6] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[5] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[4] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[3] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[2] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[1] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[0]    }), .WIDTH_SELECT1_0 ({GND,VCC}), .WIDTH_SELECT2_0 ({GND,VCC}), .CS1_0 (GND),   .WEN1_0 ({GND,GND}), .CS2_0 (GND),.A2_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .WD_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.nx38847z263 ,\u_AL4S3B_FPGA_IP.nx38847z242 ,\u_AL4S3B_FPGA_IP.nx38847z211 ,\u_AL4S3B_FPGA_IP.nx38847z193 ,\u_AL4S3B_FPGA_IP.nx38847z165 ,\u_AL4S3B_FPGA_IP.nx38847z137 ,\u_AL4S3B_FPGA_IP.nx38847z102 ,\u_AL4S3B_FPGA_IP.nx38847z72    }), .PUSH_FLAG_1 ({\RAM2_B1_PUSH_FLAG_1[3]_ ,\RAM2_B1_PUSH_FLAG_1[2]_ ,\RAM2_B1_PUSH_FLAG_1[1]_ ,\RAM2_B1_PUSH_FLAG_1[0]_ }), .FIFO_EN_1 (GND),   
    .Almost_Full_1 (RAM2_B1_Almost_Full_1_),
    .SYNC_FIFO_1 (GND),   .POP_FLAG_1 ({\RAM2_B1_POP_FLAG_1[3]_ ,\RAM2_B1_POP_FLAG_1[2]_ ,\RAM2_B1_POP_FLAG_1[1]_ ,\RAM2_B1_POP_FLAG_1[0]_ }), .PIPELINE_RD_1 (GND),   
    .Almost_Empty_1 (RAM2_B1_Almost_Empty_1_),.A1_1 ({GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[0]    }), .CONCAT_EN_1 (GND),.WIDTH_SELECT1_1 ({GND,VCC}), .WIDTH_SELECT2_1 ({GND,   VCC}), .CS1_1 (VCC),.WEN1_1 ({GND,\u_AL4S3B_FPGA_IP.nx38847z312    }), .RD_1 ({\RAM2_B1_RD_1[17]_ ,\RAM2_B1_RD_1[16]_ ,\RAM2_B1_RD_1[15]_ ,\RAM2_B1_RD_1[14]_ ,\RAM2_B1_RD_1[13]_ ,\RAM2_B1_RD_1[12]_ ,\RAM2_B1_RD_1[11]_ ,\RAM2_B1_RD_1[10]_ ,\RAM2_B1_RD_1[9]_ ,\RAM2_B1_RD_1[8]_ ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[6] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[5] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[0] }), .CS2_1 (VCC),   .A2_1 ({GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ,   \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ,   \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0]    }), .DIR_0 (GND),
    .DIR_1 (GND),
    .P1_0 (\u_AL4S3B_FPGA_IP.FIFO_u2m_push ),
    .P1_1 (GND),
    .P2_0 (\u_AL4S3B_FPGA_IP.FIFO_u2m_pop ),
    .P2_1 (GND),
    .CLK2EN_0 (VCC),   
    .CLK2EN_1 (VCC),
    .ASYNC_FLUSH_0 (reset_QMUX_BR2_0_CANDBR_33_2_0),   
    .ASYNC_FLUSH_1 (GND),
    .ASYNC_FLUSH_S0 (GND),
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),
    .CLK1S_1 (GND),
    .CLK2S_0 (GND),   
    .CLK2S_1 (GND),
    .CLK1_0 (WB_CLK_QMUX_BR0_0_CANDBR_33_0_0),   
    .CLK1_1 (WB_CLK_QMUX_BR0_0_CANDBR_33_0_0),
    .CLK2_0 (WB_CLK_QMUX_BR0_0_CANDBR_33_0_0),
    .CLK2_1 (WB_CLK_QMUX_BR0_0_CANDBR_33_0_0),   
    .TEST1A (GND),
    .TEST1B (GND),
    .RMEA (GND),
    .RMEB (GND),   
    .LS (GND),
    .DS (GND),
    .SD (GND),.RMA ({GND,GND,GND,GND   }), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),
    .DS_RB1 (GND),   
    .SD_RB1 (GND),
    .TEST1A_1 (GND),
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,GND,GND}), .RMB_1 ({GND,GND,GND,GND   }), .CLK1EN_0 (VCC),
    .CLK1EN_1 (VCC)
  );
  P_PR8K_2X1_S3B \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_out_data_buffer_RAM_INST_genblk6.U1_RAM2_A1_FRAG_RAM8K_2X1  (   .WD_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[7] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[6] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[5] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[0]    }), .PUSH_FLAG_0 ({\RAM2_A1_PUSH_FLAG_0[3]_ ,\RAM2_A1_PUSH_FLAG_0[2]_ ,\RAM2_A1_PUSH_FLAG_0[1]_ ,\RAM2_A1_PUSH_FLAG_0[0]_ }), .FIFO_EN_0 (GND),   
    .Almost_Full_0 (RAM2_A1_Almost_Full_0_),
    .SYNC_FIFO_0 (GND),   .POP_FLAG_0 ({\RAM2_A1_POP_FLAG_0[3]_ ,\RAM2_A1_POP_FLAG_0[2]_ ,\RAM2_A1_POP_FLAG_0[1]_ ,\RAM2_A1_POP_FLAG_0[0]_ }), .PIPELINE_RD_0 (GND),   
    .Almost_Empty_0 (RAM2_A1_Almost_Empty_0_),.A1_0 ({GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ,   \u_AL4S3B_FPGA_IP.nx57323z3 ,\u_AL4S3B_FPGA_IP.nx59317z4 ,\u_AL4S3B_FPGA_IP.nx59317z3 ,\u_AL4S3B_FPGA_IP.nx60314z3 ,\u_AL4S3B_FPGA_IP.nx8156z1 }), .CONCAT_EN_0 (GND),.RD_0 ({\RAM2_A1_RD_0[17]_ ,\RAM2_A1_RD_0[16]_ ,\RAM2_A1_RD_0[15]_ ,\RAM2_A1_RD_0[14]_ ,\RAM2_A1_RD_0[13]_ ,\RAM2_A1_RD_0[12]_ ,\RAM2_A1_RD_0[11]_ ,\RAM2_A1_RD_0[10]_ ,\RAM2_A1_RD_0[9]_ ,\RAM2_A1_RD_0[8]_ ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] }), .WIDTH_SELECT1_0 ({GND,VCC}), .WIDTH_SELECT2_0 ({GND,VCC}), .CS1_0 (VCC),.WEN1_0 ({GND,\u_AL4S3B_FPGA_IP.nx8156z101 }), .CS2_0 (VCC),.A2_0 ({GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.nx37772z1 ,\u_AL4S3B_FPGA_IP.nx8156z22 ,\u_AL4S3B_FPGA_IP.nx8156z21 ,\u_AL4S3B_FPGA_IP.nx8156z20 ,\u_AL4S3B_FPGA_IP.nx8156z19 ,\u_AL4S3B_FPGA_IP.nx8156z18 }), .WD_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[7] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[6] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[5] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[4] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[3] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[2] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[1] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[0] }), .PUSH_FLAG_1 ({\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[3] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[2] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[1] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[0] }), .FIFO_EN_1 (VCC),   
    .Almost_Full_1 (RAM2_A1_Almost_Full_1_),
    .SYNC_FIFO_1 (VCC),   .POP_FLAG_1 ({\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[3] ,\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[2] ,\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[1] ,\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] }), .PIPELINE_RD_1 (GND),   
    .Almost_Empty_1 (RAM2_A1_Almost_Empty_1_),.A1_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .CONCAT_EN_1 (GND),.WIDTH_SELECT1_1 ({GND,VCC   }), .WIDTH_SELECT2_1 ({GND,VCC}), .CS1_1 (GND),.WEN1_1 ({GND,GND   }), .RD_1 ({\RAM2_A1_RD_1[17]_ ,\RAM2_A1_RD_1[16]_ ,\RAM2_A1_RD_1[15]_ ,\RAM2_A1_RD_1[14]_ ,\RAM2_A1_RD_1[13]_ ,\RAM2_A1_RD_1[12]_ ,\RAM2_A1_RD_1[11]_ ,\RAM2_A1_RD_1[10]_ ,\RAM2_A1_RD_1[9]_ ,\RAM2_A1_RD_1[8]_ ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[7] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[6] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[5] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[4] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[3] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[2] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[1] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[0]    }), .CS2_1 (GND),.A2_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND   }), .DIR_0 (GND),
    .DIR_1 (GND),
    .P1_0 (GND),
    .P1_1 (\u_AL4S3B_FPGA_IP.FIFO_m2u_push ),
    .P2_0 (GND),
    .P2_1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .CLK2EN_0 (VCC),   
    .CLK2EN_1 (VCC),
    .ASYNC_FLUSH_0 (GND),
    .ASYNC_FLUSH_1 (reset_QMUX_TR2_0_CANDTR_33_2_0),
    .ASYNC_FLUSH_S0 (GND),   
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),
    .CLK1S_1 (GND),   
    .CLK2S_0 (GND),
    .CLK2S_1 (GND),
    .CLK1_0 (WB_CLK_QMUX_TR0_0_CANDTR_33_0_0),
    .CLK1_1 (WB_CLK_QMUX_TR0_0_CANDTR_33_0_0),   
    .CLK2_0 (WB_CLK_QMUX_TR0_0_CANDTR_33_0_0),
    .CLK2_1 (WB_CLK_QMUX_TR0_0_CANDTR_33_0_0),
    .TEST1A (GND),
    .TEST1B (GND),   
    .RMEA (GND),
    .RMEB (GND),
    .LS (GND),
    .DS (GND),
    .SD (GND),.RMA ({GND,GND,GND,GND}), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),   
    .DS_RB1 (GND),
    .SD_RB1 (GND),
    .TEST1A_1 (GND),
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,GND,GND   }), .RMB_1 ({GND,GND,GND,GND}), .CLK1EN_0 (VCC),
    .CLK1EN_1 (VCC)
  );
wire [6:0] dev_addr;
assign dev_addr[6] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ;
assign dev_addr[5] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ;
assign dev_addr[4] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ;
assign dev_addr[3] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ;
assign dev_addr[2] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ;
assign dev_addr[1] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ;
assign dev_addr[0] = \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ;
assign usbpn_tx_en = \u_AL4S3B_FPGA_IP.usb_tx_en ;
//assign boot_o = boot;


endmodule

