	component demo is
		port (
			clk_clk                : in    std_logic                     := 'X';             -- clk
			clock_buffer_sdram_clk : out   std_logic;                                        -- clk
			dram_addr              : out   std_logic_vector(12 downto 0);                    -- addr
			dram_ba                : out   std_logic_vector(1 downto 0);                     -- ba
			dram_cas_n             : out   std_logic;                                        -- cas_n
			dram_cke               : out   std_logic;                                        -- cke
			dram_cs_n              : out   std_logic;                                        -- cs_n
			dram_dq                : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			dram_dqm               : out   std_logic_vector(1 downto 0);                     -- dqm
			dram_ras_n             : out   std_logic;                                        -- ras_n
			dram_we_n              : out   std_logic;                                        -- we_n
			ledr_export            : out   std_logic_vector(9 downto 0);                     -- export
			reset_reset            : in    std_logic                     := 'X';             -- reset
			switches_export        : in    std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component demo;

