$date
	Wed Jan 24 15:38:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lc1_tb $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var wire 1 # q $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # q $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
1!
$end
#10
0#
0!
1%
#20
1#
1!
0%
1$
#30
1"
0!
1%
#40
