V 51
K 297971196700 ifd1
Y 0
D 0 0 1100 850
Z 10
i 33
N 27
J 470 480 3
J 500 480 2
J 470 580 2
S 1 3
S 1 2
I 15 virtex2p:LDCE 1 500 420 0 1 '
A 540 410 10 0 3 1 IOB=TRUE
C 22 1 3 0
C 5 2 4 0
C 27 2 2 0
C 25 2 1 0
C 30 2 6 0
N 25
J 450 500 2
J 500 500 2
S 1 2
L 460 500 10 0 3 0 1 0 D_IN
N 23
J 270 500 1
J 380 500 2
S 1 2
L 280 500 10 0 3 0 1 0 D
N 30
J 480 430 3
J 500 430 2
J 480 410 2
S 1 2
S 3 1
I 29 virtex2p:GND 1 460 370 0 1 '
C 30 3 4 0
N 5
J 840 500 1
J 620 500 2
S 2 1
L 820 500 10 0 3 0 1 0 Q
N 22
J 500 460 2
J 270 460 1
S 2 1
L 280 460 10 0 3 0 1 0 C
I 24 virtex2p:IBUF 1 380 490 0 1 '
A 425 505 5 0 3 3 IOSTANDARD=LVCMOS33
C 25 1 1 0
C 23 2 2 0
T 990 125 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 3 17th December 1993
T 950 30 10 0 3 A
T 950 50 10 0 3 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
I 26 virtex2p:VCC 1 450 580 0 1 '
C 27 3 2 0
T 750 100 10 0 3 VIRTEX Family ILD Macro
I 6 virtex2p:ASHEETL 1 660 0 0 1 '
T 750 80 10 0 3 Input Transparent Data Latch, set for LVCMOS33
E
