<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'Z:/lab2/labv2/hdla_gen_hierarchy.html'.
INFO: (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs"
-- (VERI-1482) Analyzing Verilog file C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v
-- (VERI-1482) Analyzing Verilog file Z:/lab2/labv2/enkoder.v
-- (VERI-1482) Analyzing Verilog file Z:/lab2/labv2/sviraj.v
-- (VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/cae_library/synthesis/vhdl/xp2.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
-- (VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
-- (VHDL-1481) Analyzing VHDL file Z:/lab2/labv2/source/tonegen.vhd
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_arith from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_arith.vdb
-- (VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_unsigned from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_unsigned.vdb
-- (VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/2.2_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
Z:/lab2/labv2/source/tonegen.vhd(8,8-8,15) INFO: (VHDL-1012) analyzing entity tonegen
Z:/lab2/labv2/source/tonegen.vhd(17,14-17,15) INFO: (VHDL-1010) analyzing architecture x
Z:/lab2/labv2/sviraj.v(3,8-3,14) INFO: (VERI-1018) compiling module sviraj
Z:/lab2/labv2/sviraj.v(3,1-66,10) INFO: (VERI-9000) elaborating module 'sviraj'
Z:/lab2/labv2/enkoder.v(3,1-49,10) INFO: (VERI-9000) elaborating module 'enkoder_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_2'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_3'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_4'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_5'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_6'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_7'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_8'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_9'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_10'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_11'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_12'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(970,1-973,10) INFO: (VERI-9000) elaborating module 'OB_uniq_13'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(1274,1-1277,10) INFO: (VERI-9000) elaborating module 'VLO_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(1106,1-1112,10) INFO: (VERI-9000) elaborating module 'OR4_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_2'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_3'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_4'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_5'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_6'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(147,1-151,10) INFO: (VERI-9000) elaborating module 'AND2_uniq_7'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(1093,1-1097,10) INFO: (VERI-9000) elaborating module 'OR2_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(1093,1-1097,10) INFO: (VERI-9000) elaborating module 'OR2_uniq_2'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(1099,1-1104,10) INFO: (VERI-9000) elaborating module 'OR3_uniq_1'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(1099,1-1104,10) INFO: (VERI-9000) elaborating module 'OR3_uniq_2'
C:/lscc/diamond/2.2_x64/cae_library/synthesis/verilog/xp2.v(797,1-800,10) INFO: (VERI-9000) elaborating module 'INV_uniq_1'
Z:/lab2/labv2/sviraj.v(63,1-64,52) INFO: (VERI-1231) going to vhdl side to elaborate module tonegen
Z:/lab2/labv2/source/tonegen.vhd(8,8-8,15) INFO: (VHDL-1067) elaborating tonegen_uniq_0(x)
Z:/lab2/labv2/sviraj.v(63,1-64,52) INFO: (VERI-1232) back to verilog to continue elaboration
Z:/lab2/labv2/sviraj.v(57,1-57,22) WARNING: (VERI-1453) port I is not connected to this instance
Design load finished with (0) errors, and (1) warnings.

</PRE></BODY></HTML>