FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * intel_soc_dts_iosf.h
 * Copyright (c) 2015, Intel Corporation.
 */

#ifndef _INTEL_SOC_DTS_IOSF_CORE_H
#define _INTEL_SOC_DTS_IOSF_CORE_H

#include <linux/thermal.h>

/* DTS0 and DTS 1 */
#define SOC_MAX_DTS_SENSORS	2

/* bench 8851.7.0 392c67276090 */
/* bench 8851.7.1 5de89f2009f5 */
/* bench 8851.7.2 231f4070ec2c */
/* bench 8851.7.3 90a22278197a */
/* bench 8851.7.4 f409133764b0 */
enum intel_soc_dts_interrupt_type {
	INTEL_SOC_DTS_INTERRUPT_NONE,
	INTEL_SOC_DTS_INTERRUPT_APIC,
	INTEL_SOC_DTS_INTERRUPT_MSI,
	INTEL_SOC_DTS_INTERRUPT_SCI,
	INTEL_SOC_DTS_INTERRUPT_SMI,
};

struct intel_soc_dts_sensors;

struct intel_soc_dts_sensor_entry {
	int id;
	u32 store_status;
	u32 trip_mask;
/* bench 23759.5.0 1800c0b44645 */
/* bench 23759.5.1 043db6146445 */
/* bench 23759.5.2 9e020ee54bad */
/* bench 23759.5.3 9044dbfd232a */
/* bench 23759.5.4 386ae29a7b43 */
/* bench 23759.5.5 0b5d7d8c90d0 */
/* bench 23759.5.6 d5ddc3f0686a */
/* bench 23759.5.7 85642372fd3e */
/* bench 23759.5.8 8969a227fffc */
/* bench 23759.5.9 f3b45a606a06 */
/* bench 23759.5.10 1484898421dc */
	struct intel_soc_dts_sensors *sensors;
};

struct intel_soc_dts_sensors {
	u32 tj_max;
	spinlock_t intr_notify_lock;
	struct mutex dts_update_lock;
	enum intel_soc_dts_interrupt_type intr_type;
	struct intel_soc_dts_sensor_entry soc_dts[SOC_MAX_DTS_SENSORS];
};

struct intel_soc_dts_sensors *intel_soc_dts_iosf_init(
	enum intel_soc_dts_interrupt_type intr_type, int trip_count,
	int read_only_trip_count);
void intel_soc_dts_iosf_exit(struct intel_soc_dts_sensors *sensors);
void intel_soc_dts_iosf_interrupt_handler(
				struct intel_soc_dts_sensors *sensors);
/* bench 2308.3.0 beba2b9e57e5 */
/* bench 2308.3.1 c8be38c1d475 */
/* bench 2308.3.2 796bb557b4af */
/* bench 2308.3.3 e69c49828b04 */
/* bench 2308.3.4 7968292e95b1 */
/* bench 2308.3.5 0db1985df5e1 */
/* bench 2308.3.6 26c20cbdf0ae */
/* bench 2308.3.7 09fff6caa10b */
