{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 14:39:51 2015 " "Info: Processing started: Tue Jul 07 14:39:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXEX -c EXEX " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXEX -c EXEX" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_273 " "Info: Assuming node \"CLK_273\" is an undefined clock" {  } { { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 640 827 995 656 "CLK_273" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "CLK_273" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_273 " "Info: No valid register-to-register data paths exist for clock \"CLK_273\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "a74273:inst35\|19 BUS0 CLK_273 0.953 ns register " "Info: tsu for register \"a74273:inst35\|19\" (data pin = \"BUS0\", clock pin = \"CLK_273\") is 0.953 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.297 ns + Longest pin register " "Info: + Longest pin to register delay is 6.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns BUS0 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'BUS0'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { BUS0 } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 712 563 579 880 "BUS0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.885 ns) + CELL(0.280 ns) 6.297 ns a74273:inst35\|19 2 REG LC_X2_Y3_N8 7 " "Info: 2: + IC(4.885 ns) + CELL(0.280 ns) = 6.297 ns; Loc. = LC_X2_Y3_N8; Fanout = 7; REG Node = 'a74273:inst35\|19'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.165 ns" { BUS0 a74273:inst35|19 } "NODE_NAME" } } { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 22.42 % ) " "Info: Total cell delay = 1.412 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.885 ns ( 77.58 % ) " "Info: Total interconnect delay = 4.885 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.297 ns" { BUS0 a74273:inst35|19 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.297 ns" { BUS0 BUS0~combout a74273:inst35|19 } { 0.000ns 0.000ns 4.885ns } { 0.000ns 1.132ns 0.280ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_273 destination 5.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_273\" to destination register is 5.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_273 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK_273'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { CLK_273 } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 640 827 995 656 "CLK_273" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.627 ns) + CELL(0.918 ns) 5.677 ns a74273:inst35\|19 2 REG LC_X2_Y3_N8 7 " "Info: 2: + IC(3.627 ns) + CELL(0.918 ns) = 5.677 ns; Loc. = LC_X2_Y3_N8; Fanout = 7; REG Node = 'a74273:inst35\|19'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.545 ns" { CLK_273 a74273:inst35|19 } "NODE_NAME" } } { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.11 % ) " "Info: Total cell delay = 2.050 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.627 ns ( 63.89 % ) " "Info: Total interconnect delay = 3.627 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.677 ns" { CLK_273 a74273:inst35|19 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.677 ns" { CLK_273 CLK_273~combout a74273:inst35|19 } { 0.000ns 0.000ns 3.627ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "6.297 ns" { BUS0 a74273:inst35|19 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "6.297 ns" { BUS0 BUS0~combout a74273:inst35|19 } { 0.000ns 0.000ns 4.885ns } { 0.000ns 1.132ns 0.280ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.677 ns" { CLK_273 a74273:inst35|19 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.677 ns" { CLK_273 CLK_273~combout a74273:inst35|19 } { 0.000ns 0.000ns 3.627ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_273 R2BUS a74273:inst35\|16 13.874 ns register " "Info: tco from clock \"CLK_273\" to destination pin \"R2BUS\" through register \"a74273:inst35\|16\" is 13.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_273 source 5.677 ns + Longest register " "Info: + Longest clock path from clock \"CLK_273\" to source register is 5.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_273 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK_273'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { CLK_273 } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 640 827 995 656 "CLK_273" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.627 ns) + CELL(0.918 ns) 5.677 ns a74273:inst35\|16 2 REG LC_X2_Y3_N9 3 " "Info: 2: + IC(3.627 ns) + CELL(0.918 ns) = 5.677 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'a74273:inst35\|16'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.545 ns" { CLK_273 a74273:inst35|16 } "NODE_NAME" } } { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.11 % ) " "Info: Total cell delay = 2.050 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.627 ns ( 63.89 % ) " "Info: Total interconnect delay = 3.627 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.677 ns" { CLK_273 a74273:inst35|16 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.677 ns" { CLK_273 CLK_273~combout a74273:inst35|16 } { 0.000ns 0.000ns 3.627ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.821 ns + Longest register pin " "Info: + Longest register to pin delay is 7.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a74273:inst35\|16 1 REG LC_X2_Y3_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'a74273:inst35\|16'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { a74273:inst35|16 } "NODE_NAME" } } { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns a7455:inst23\|2~2 2 COMB LC_X2_Y3_N9 2 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X2_Y3_N9; Fanout = 2; COMB Node = 'a7455:inst23\|2~2'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.595 ns" { a74273:inst35|16 a7455:inst23|2~2 } "NODE_NAME" } } { "a7455.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7455.bdf" { { 72 232 296 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.740 ns) 2.064 ns a7455:inst23\|3 3 COMB LC_X2_Y3_N6 2 " "Info: 3: + IC(0.729 ns) + CELL(0.740 ns) = 2.064 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'a7455:inst23\|3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.469 ns" { a7455:inst23|2~2 a7455:inst23|3 } "NODE_NAME" } } { "a7455.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7455.bdf" { { 128 328 392 168 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.569 ns a7411:inst26\|5~45 4 COMB LC_X2_Y3_N7 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 2.569 ns; Loc. = LC_X2_Y3_N7; Fanout = 1; COMB Node = 'a7411:inst26\|5~45'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.505 ns" { a7455:inst23|3 a7411:inst26|5~45 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.074 ns a7411:inst26\|5~46 5 COMB LC_X2_Y3_N8 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 3.074 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'a7411:inst26\|5~46'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.505 ns" { a7411:inst26|5~45 a7411:inst26|5~46 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(2.322 ns) 7.821 ns R2BUS 6 PIN PIN_43 0 " "Info: 6: + IC(2.425 ns) + CELL(2.322 ns) = 7.821 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'R2BUS'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.747 ns" { a7411:inst26|5~46 R2BUS } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 1128 1304 1480 1144 "R2BUS" "" } { 870 720 736 920 "R2BUS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.057 ns ( 51.87 % ) " "Info: Total cell delay = 4.057 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 48.13 % ) " "Info: Total interconnect delay = 3.764 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "7.821 ns" { a74273:inst35|16 a7455:inst23|2~2 a7455:inst23|3 a7411:inst26|5~45 a7411:inst26|5~46 R2BUS } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "7.821 ns" { a74273:inst35|16 a7455:inst23|2~2 a7455:inst23|3 a7411:inst26|5~45 a7411:inst26|5~46 R2BUS } { 0.000ns 0.000ns 0.729ns 0.305ns 0.305ns 2.425ns } { 0.000ns 0.595ns 0.740ns 0.200ns 0.200ns 2.322ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.677 ns" { CLK_273 a74273:inst35|16 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.677 ns" { CLK_273 CLK_273~combout a74273:inst35|16 } { 0.000ns 0.000ns 3.627ns } { 0.000ns 1.132ns 0.918ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "7.821 ns" { a74273:inst35|16 a7455:inst23|2~2 a7455:inst23|3 a7411:inst26|5~45 a7411:inst26|5~46 R2BUS } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "7.821 ns" { a74273:inst35|16 a7455:inst23|2~2 a7455:inst23|3 a7411:inst26|5~45 a7411:inst26|5~46 R2BUS } { 0.000ns 0.000ns 0.729ns 0.305ns 0.305ns 2.425ns } { 0.000ns 0.595ns 0.740ns 0.200ns 0.200ns 2.322ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RSBUS R2BUS 11.176 ns Longest " "Info: Longest tpd from source pin \"RSBUS\" to destination pin \"R2BUS\" is 11.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RSBUS 1 PIN PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_17; Fanout = 2; PIN Node = 'RSBUS'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { RSBUS } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 1448 0 168 1464 "RSBUS" "" } { 1280 251 336 1296 "RSBUS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(0.200 ns) 3.950 ns a7455:inst23\|2~2 2 COMB LC_X2_Y3_N9 2 " "Info: 2: + IC(2.618 ns) + CELL(0.200 ns) = 3.950 ns; Loc. = LC_X2_Y3_N9; Fanout = 2; COMB Node = 'a7455:inst23\|2~2'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.818 ns" { RSBUS a7455:inst23|2~2 } "NODE_NAME" } } { "a7455.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7455.bdf" { { 72 232 296 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.740 ns) 5.419 ns a7455:inst23\|3 3 COMB LC_X2_Y3_N6 2 " "Info: 3: + IC(0.729 ns) + CELL(0.740 ns) = 5.419 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'a7455:inst23\|3'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "1.469 ns" { a7455:inst23|2~2 a7455:inst23|3 } "NODE_NAME" } } { "a7455.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7455.bdf" { { 128 328 392 168 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.924 ns a7411:inst26\|5~45 4 COMB LC_X2_Y3_N7 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.924 ns; Loc. = LC_X2_Y3_N7; Fanout = 1; COMB Node = 'a7411:inst26\|5~45'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.505 ns" { a7455:inst23|3 a7411:inst26|5~45 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.429 ns a7411:inst26\|5~46 5 COMB LC_X2_Y3_N8 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.429 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'a7411:inst26\|5~46'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.505 ns" { a7411:inst26|5~45 a7411:inst26|5~46 } "NODE_NAME" } } { "a7411.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a7411.bdf" { { 160 296 360 200 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(2.322 ns) 11.176 ns R2BUS 6 PIN PIN_43 0 " "Info: 6: + IC(2.425 ns) + CELL(2.322 ns) = 11.176 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'R2BUS'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.747 ns" { a7411:inst26|5~46 R2BUS } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 1128 1304 1480 1144 "R2BUS" "" } { 870 720 736 920 "R2BUS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.794 ns ( 42.90 % ) " "Info: Total cell delay = 4.794 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.382 ns ( 57.10 % ) " "Info: Total interconnect delay = 6.382 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "11.176 ns" { RSBUS a7455:inst23|2~2 a7455:inst23|3 a7411:inst26|5~45 a7411:inst26|5~46 R2BUS } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "11.176 ns" { RSBUS RSBUS~combout a7455:inst23|2~2 a7455:inst23|3 a7411:inst26|5~45 a7411:inst26|5~46 R2BUS } { 0.000ns 0.000ns 2.618ns 0.729ns 0.305ns 0.305ns 2.425ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.200ns 0.200ns 2.322ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "a74273:inst35\|14 BUS5 CLK_273 0.452 ns register " "Info: th for register \"a74273:inst35\|14\" (data pin = \"BUS5\", clock pin = \"CLK_273\") is 0.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_273 destination 5.677 ns + Longest register " "Info: + Longest clock path from clock \"CLK_273\" to destination register is 5.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_273 1 CLK PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK_273'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { CLK_273 } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 640 827 995 656 "CLK_273" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.627 ns) + CELL(0.918 ns) 5.677 ns a74273:inst35\|14 2 REG LC_X3_Y1_N2 2 " "Info: 2: + IC(3.627 ns) + CELL(0.918 ns) = 5.677 ns; Loc. = LC_X3_Y1_N2; Fanout = 2; REG Node = 'a74273:inst35\|14'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.545 ns" { CLK_273 a74273:inst35|14 } "NODE_NAME" } } { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.11 % ) " "Info: Total cell delay = 2.050 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.627 ns ( 63.89 % ) " "Info: Total interconnect delay = 3.627 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.677 ns" { CLK_273 a74273:inst35|14 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.677 ns" { CLK_273 CLK_273~combout a74273:inst35|14 } { 0.000ns 0.000ns 3.627ns } { 0.000ns 1.132ns 0.918ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.446 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns BUS5 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'BUS5'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { BUS5 } "NODE_NAME" } } { "EXEX.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/EXEX.bdf" { { 712 643 659 892 "BUS5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.034 ns) + CELL(0.280 ns) 5.446 ns a74273:inst35\|14 2 REG LC_X3_Y1_N2 2 " "Info: 2: + IC(4.034 ns) + CELL(0.280 ns) = 5.446 ns; Loc. = LC_X3_Y1_N2; Fanout = 2; REG Node = 'a74273:inst35\|14'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.314 ns" { BUS5 a74273:inst35|14 } "NODE_NAME" } } { "a74273.bdf" "" { Schematic "C:/Users/fsszns/Desktop/EXEX/a74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 25.93 % ) " "Info: Total cell delay = 1.412 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.034 ns ( 74.07 % ) " "Info: Total interconnect delay = 4.034 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.446 ns" { BUS5 a74273:inst35|14 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.446 ns" { BUS5 BUS5~combout a74273:inst35|14 } { 0.000ns 0.000ns 4.034ns } { 0.000ns 1.132ns 0.280ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.677 ns" { CLK_273 a74273:inst35|14 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.677 ns" { CLK_273 CLK_273~combout a74273:inst35|14 } { 0.000ns 0.000ns 3.627ns } { 0.000ns 1.132ns 0.918ns } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "5.446 ns" { BUS5 a74273:inst35|14 } "NODE_NAME" } } { "d:/altera/6.0/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/6.0/win/Technology_Viewer.qrui" "5.446 ns" { BUS5 BUS5~combout a74273:inst35|14 } { 0.000ns 0.000ns 4.034ns } { 0.000ns 1.132ns 0.280ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 14:39:51 2015 " "Info: Processing ended: Tue Jul 07 14:39:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
