Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1185
design__instance__area,18880.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004381169273983687
power__switching__total,0.00008905372669687495
power__leakage__total,8.243055162893143E-7
power__total,0.0005279949400573969
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.269195756638662
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2689943621762992
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.16639029514058698
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.296989774512587
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.166390
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.287960635709281
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.287960635709281
timing__hold__ws__corner:nom_slow_1p08V_125C,0.765391549581618
timing__setup__ws__corner:nom_slow_1p08V_125C,12.234906767353536
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.765392
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27622302449407415
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27602734768044984
timing__hold__ws__corner:nom_typ_1p20V_25C,0.38981019515611903
timing__setup__ws__corner:nom_typ_1p20V_25C,13.559315831703064
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.389810
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.269195756638662
clock__skew__worst_setup,0.2689943621762992
timing__hold__ws,0.16639029514058698
timing__setup__ws,12.234906767353536
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.166390
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1185
design__instance__area__stdcell,18880.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.652373
design__instance__utilization__stdcell,0.652373
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,9
design__instance__area__class:inverter,48.9888
design__instance__count__class:sequential_cell,143
design__instance__area__class:sequential_cell,6745.94
design__instance__count__class:multi_input_combinational_cell,658
design__instance__area__class:multi_input_combinational_cell,7390.05
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,308
design__instance__area__class:timing_repair_buffer,4147.72
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39091.5
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,159
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1332
route__net__special,2
route__drc_errors__iter:0,1563
route__wirelength__iter:0,44578
route__drc_errors__iter:1,1184
route__wirelength__iter:1,44119
route__drc_errors__iter:2,1239
route__wirelength__iter:2,44079
route__drc_errors__iter:3,214
route__wirelength__iter:3,43625
route__drc_errors__iter:4,85
route__wirelength__iter:4,43565
route__drc_errors__iter:5,14
route__wirelength__iter:5,43583
route__drc_errors__iter:6,7
route__wirelength__iter:6,43581
route__drc_errors__iter:7,0
route__wirelength__iter:7,43569
route__drc_errors,0
route__wirelength,43569
route__vias,9346
route__vias__singlecut,9346
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,402.33
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,161
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,161
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,161
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,161
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000145541
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000015582
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000562016
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000015582
design_powergrid__voltage__worst,0.000015582
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.000015582
design_powergrid__drop__worst__net:VPWR,0.0000145541
design_powergrid__voltage__worst__net:VGND,0.000015582
design_powergrid__drop__worst__net:VGND,0.000015582
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000064300000000000002701896865964226179812612826935946941375732421875
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
