/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [31:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [34:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_25z | celloutsig_0_25z);
  assign celloutsig_1_16z = ~celloutsig_1_7z;
  assign celloutsig_0_5z = celloutsig_0_4z ^ in_data[92];
  assign celloutsig_0_11z = celloutsig_0_6z[6] ^ celloutsig_0_2z[2];
  assign celloutsig_1_19z = { celloutsig_1_4z[31:11], celloutsig_1_9z } / { 1'h1, celloutsig_1_10z[6], celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[27:23] / { 1'h1, in_data[52:50], celloutsig_0_5z };
  assign celloutsig_1_17z = { celloutsig_1_10z[7:2], celloutsig_1_2z } === { in_data[112:109], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[136:128] > { in_data[117:111], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_13z } > { celloutsig_1_11z[29:26], celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_7z } > in_data[158:151];
  assign celloutsig_0_1z = in_data[85:83] > { in_data[85:84], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_2z[13:1], celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_12z } <= { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_0_13z = ! { in_data[68:67], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[62:57] < in_data[66:61];
  assign celloutsig_0_3z = { in_data[55:53], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } < { celloutsig_0_2z[12:7], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_8z[0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z } < { in_data[90:85], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_15z = celloutsig_1_2z & ~(celloutsig_1_7z);
  assign celloutsig_1_11z = { celloutsig_1_6z[17:6], celloutsig_1_6z, celloutsig_1_9z } % { 1'h1, in_data[172:147], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[14:5] % { 1'h1, in_data[94:87], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_6z[2:1], celloutsig_0_5z, celloutsig_0_19z } % { 1'h1, in_data[19:17] };
  assign celloutsig_1_4z = { in_data[184:169], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, in_data[160:127] };
  assign celloutsig_0_31z = { celloutsig_0_6z[7:5], celloutsig_0_30z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[2:1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[124:120], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z } != { in_data[109:102], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[105:97] != in_data[165:157];
  assign celloutsig_1_6z = - { celloutsig_1_4z[11:2], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_10z = - { in_data[181:172], celloutsig_1_2z };
  assign celloutsig_0_8z = - { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = | { celloutsig_0_1z, in_data[10:9] };
  assign celloutsig_0_19z = | celloutsig_0_2z[16:11];
  assign celloutsig_1_3z = { in_data[142:139], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >>> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_4z[24], celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[191:190], celloutsig_1_7z, celloutsig_1_1z } - celloutsig_1_4z[28:25];
  assign celloutsig_0_7z = { in_data[73], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z } - { celloutsig_0_6z[1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_6z[1]) | celloutsig_1_5z[6]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_6z[2]) | celloutsig_0_6z[8]);
  always_latch
    if (clkin_data[0]) celloutsig_0_15z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = { in_data[30:18], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[164] & celloutsig_1_1z));
  assign celloutsig_0_25z = ~((in_data[29] & celloutsig_0_15z[1]) | (celloutsig_0_12z & celloutsig_0_7z[1]));
  assign { out_data[128], out_data[117:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
