
---------- Begin Simulation Statistics ----------
final_tick                                25392660000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    551                       # Simulator instruction rate (inst/s)
host_mem_usage                               10252416                       # Number of bytes of host memory used
host_op_rate                                      564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29175.95                       # Real time elapsed on the host
host_tick_rate                                 608948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16084610                       # Number of instructions simulated
sim_ops                                      16459211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017767                       # Number of seconds simulated
sim_ticks                                 17766625625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.399834                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  698706                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               724800                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1034                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9713                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            737619                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9450                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2256                       # Number of indirect misses.
system.cpu.branchPred.lookups                  815550                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29363                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1280                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4969790                       # Number of instructions committed
system.cpu.committedOps                       5046746                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.071807                       # CPI: cycles per instruction
system.cpu.discardedOps                         25225                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2809160                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            190315                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308301                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4673539                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325541                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      854                       # number of quiesce instructions executed
system.cpu.numCycles                         15266234                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       854                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3501674     69.38%     69.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2877      0.06%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                 200128      3.97%     73.41% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1342067     26.59%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5046746                       # Class of committed instruction
system.cpu.quiesceCycles                     13160367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10592695                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1466                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1226138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              399494                       # Transaction distribution
system.membus.trans_dist::ReadResp             407691                       # Transaction distribution
system.membus.trans_dist::WriteReq             213985                       # Transaction distribution
system.membus.trans_dist::WriteResp            213985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          608                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7675                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           743                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       604690                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        604690                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        22180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        22180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1212350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1229996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1209380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1209380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2461556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       477056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       477056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       130333                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     38699900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     38699900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39307289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1831638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000810                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1830155     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1483      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1831638                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3039867708                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17785875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21230765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3433250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15452920                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2413722885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           38365000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3688714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       922178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4610892                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       922178                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3688714                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4610892                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4610892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4610892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9221785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       419840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       419840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       811919                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       811919                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14042                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2379778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2379778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2463518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19453                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     38076420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     38076420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     39210873                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4184879000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3361927350                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2072207000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3688714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2766535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3688714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10143963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3688714                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2766535                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6455249                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3688714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6455249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6455249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16599213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2766535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6455249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9221785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2766535                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       951222                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3717757                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2766535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9221785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       951222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12939542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       398610                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       398610                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       206080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       206080                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1189890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1209380                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     38076420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     38699900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       737924                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       737924    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       737924                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1683162250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2199119000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    674395254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18443570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    692838824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     18443570                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     18464508                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     36908078                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    692838824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36908078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    729746902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12779520                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     44302340                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     25296900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     43253764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       399360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8251393                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       790529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5279745                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3688714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1766894213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    719299223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3688714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2493570863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1010707626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1423843814                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2434551440                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3688714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2777601839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2143143037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3688714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4928122303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       477120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       478976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       477120                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       477120                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7455                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7484                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26854846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104466                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26959312                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26854846                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26854846                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26854846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104466                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26959312                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     25296900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25573692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12779520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13228160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       395265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       199680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             206690                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11087080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1423843814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       951222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3541021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1439423138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2197378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18443570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    719299223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3688714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       922178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744551063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2197378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29530650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2143143037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3688714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       922178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       951222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3541021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2183974201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    594846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000550470250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              720058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             220043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     206690                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   206690                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12926                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12879502435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1997470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23366219935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32239.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58489.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       304                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   372605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  192339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                399591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               206690                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  352698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    615                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.577192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.692605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.211744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1027      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          948      2.30%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          807      1.96%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          499      1.21%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          597      1.45%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          569      1.38%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          798      1.93%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          638      1.55%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35365     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41248                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1554.482490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1172.029430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            59     22.96%     22.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           50     19.46%     42.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.39%     42.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          123     47.86%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.78%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      4.67%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.39%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.39%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.78%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.56%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     804.256809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    516.244146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    400.544283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             28     10.89%     10.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.72%     13.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      3.11%     16.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.33%     19.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.39%     19.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.78%     20.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.17%     21.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.17%     22.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.17%     23.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.39%     24.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.28%     28.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          184     71.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25567616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13228416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25573692                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13228160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1439.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1439.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17766431250                       # Total gap between requests
system.mem_ctrls.avgGap                      29303.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     25290564                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12778496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11087080.020576501265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1423487190.747848987579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 951221.709552964079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3541021.313100359403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2269423.628945296630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18443569.809841141105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 719241586.428148746490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3688713.961968228221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 922178.490492057055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       395265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       199680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179339030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23121105155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     22629240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43146510                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18513899750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10287041250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 296612775125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4009530250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    433778500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58226.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58495.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85393.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43892.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30350655.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2009187.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1485440.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3915556.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1694447.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9551077280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    961170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7255936720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           854                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9631825.526932                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2469712.725356                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          854    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       439875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11951375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             854                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17167081000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8225579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2422941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2422941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2422941                       # number of overall hits
system.cpu.icache.overall_hits::total         2422941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7455                       # number of overall misses
system.cpu.icache.overall_misses::total          7455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    325267500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    325267500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    325267500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    325267500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2430396                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2430396                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2430396                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2430396                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43630.784708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43630.784708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43630.784708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43630.784708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    313637625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    313637625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    313637625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    313637625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42070.774648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42070.774648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42070.774648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42070.774648                       # average overall mshr miss latency
system.cpu.icache.replacements                   7271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2422941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2422941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    325267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    325267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2430396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2430396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43630.784708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43630.784708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    313637625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    313637625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42070.774648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42070.774648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.182679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1914930                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.365424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.182679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.918326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4868246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4868246                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       324780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           324780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       324780                       # number of overall hits
system.cpu.dcache.overall_hits::total          324780                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1255                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1255                       # number of overall misses
system.cpu.dcache.overall_misses::total          1255                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96527125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96527125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96527125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96527125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       326035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       326035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       326035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       326035                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003849                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003849                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76914.043825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76914.043825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76914.043825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76914.043825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          608                       # number of writebacks
system.cpu.dcache.writebacks::total               608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76297750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76297750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76297750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76297750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19170625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19170625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75393.033597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75393.033597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75393.033597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75393.033597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.206622                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.206622                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1012                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       201094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          201094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57107375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57107375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       201839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       201839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76654.194631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76654.194631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          884                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          884                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55859125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55859125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19170625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19170625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75180.518170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75180.518170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21686.227376                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21686.227376                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       123686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         123686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39419750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39419750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       124196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       124196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77293.627451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77293.627451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7905                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7905                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20438625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20438625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75980.018587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75980.018587                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       604690                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       604690                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6308314375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6308314375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.311391                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.311391                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       117918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       117918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       486772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       486772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6094480958                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6094480958                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12520.196227                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12520.196227                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.743589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               30128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.712032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.743589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6142672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6142672                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25392660000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25392933125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    551                       # Simulator instruction rate (inst/s)
host_mem_usage                               10252416                       # Number of bytes of host memory used
host_op_rate                                      564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29176.04                       # Real time elapsed on the host
host_tick_rate                                 608955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16084619                       # Number of instructions simulated
sim_ops                                      16459226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017767                       # Number of seconds simulated
sim_ticks                                 17766898750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.399445                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  698708                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               724805                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1035                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9715                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            737620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9450                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2257                       # Number of indirect misses.
system.cpu.branchPred.lookups                  815558                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1280                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4969799                       # Number of instructions committed
system.cpu.committedOps                       5046761                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.071889                       # CPI: cycles per instruction
system.cpu.discardedOps                         25232                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2809180                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            190316                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308303                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4673910                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325533                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      854                       # number of quiesce instructions executed
system.cpu.numCycles                         15266671                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       854                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3501682     69.38%     69.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2877      0.06%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                 200134      3.97%     73.41% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1342067     26.59%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5046761                       # Class of committed instruction
system.cpu.quiesceCycles                     13160367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10592761                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1466                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1226147                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              399494                       # Transaction distribution
system.membus.trans_dist::ReadResp             407696                       # Transaction distribution
system.membus.trans_dist::WriteReq             213985                       # Transaction distribution
system.membus.trans_dist::WriteResp            213985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7679                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           745                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       604690                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        604690                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        22188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        22188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1212356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1230002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1209380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1209380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2461570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       477248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       477248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       130525                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     38699900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     38699900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39307673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1831642                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000810                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1830159     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1483      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1831642                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3039877708                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17785875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21237515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3433250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15464420                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2413722885                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           38380000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3688657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       922164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4610822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       922164                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3688657                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4610822                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4610822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4610822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9221643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       419840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       419840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       811919                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       811919                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14042                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2379778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2379778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2463518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19453                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     38076420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     38076420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     39210873                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4184879000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3361927350                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2072207000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3688657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2766493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3688657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10143807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3688657                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2766493                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6455150                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3688657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6455150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6455150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16598958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2766493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6455150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9221643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2766493                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       951207                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3717700                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2766493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9221643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       951207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12939343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       398610                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       398610                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       206080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       206080                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1189890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1209380                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     38076420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     38699900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       737924                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       737924    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       737924                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1683162250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2199119000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    674384887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18443286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    692828173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     18443286                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     18464224                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     36907510                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    692828173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36907510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    729735683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12779520                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     44302340                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     25296900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     43253764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       399360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8251393                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       790529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5279745                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3688657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1766867051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    719288165                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3688657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2493532531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1010692088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1423821926                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2434514014                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3688657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2777559139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2143110091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3688657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4928046545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       477248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       479104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       477248                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       477248                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7457                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7486                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26861638                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104464                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26966102                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26861638                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26861638                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26861638                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104464                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26966102                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     25296900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25573820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12779520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13228224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       395265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       199680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             206691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11086910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1423821926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       951207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3548171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1439408214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2200947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18443286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    719288165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3688657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       922164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744543220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2200947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29530196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2143110091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3688657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       922164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       951207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3548171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2183951434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    594846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000550470250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              720063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             220043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     206691                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   206691                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12926                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12879502435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1997480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23366272435                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32239.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58489.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       304                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   372607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  192339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                399593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               206691                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  352698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    615                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.577192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.692605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.211744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1027      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          948      2.30%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          807      1.96%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          499      1.21%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          597      1.45%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          569      1.38%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          798      1.93%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          638      1.55%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35365     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41248                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1554.482490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1172.029430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            59     22.96%     22.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           50     19.46%     42.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.39%     42.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          123     47.86%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.78%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      4.67%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.39%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.39%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.78%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.56%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     804.256809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    516.244146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    400.544283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             28     10.89%     10.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.72%     13.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      3.11%     16.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.33%     19.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.39%     19.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.78%     20.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.17%     21.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.17%     22.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.17%     23.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.39%     24.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.28%     28.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          184     71.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25567744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13228416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25573820                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13228224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1439.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1439.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17766989375                       # Total gap between requests
system.mem_ctrls.avgGap                      29304.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     25290564                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12778496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11086909.582349030301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1423465307.922689676285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 951207.086717933882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3548171.286786896642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2269388.741802786477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18443286.282587725669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 719230529.751288175583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3688657.256517545320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 922164.314129386330                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       395265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       199680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179339030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23121105155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     22629240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43199010                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18513899750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10287041250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 296612775125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4009530250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    433778500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58226.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58495.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85393.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43856.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30300981.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2009187.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1485440.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3915556.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1694447.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9551077280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    961170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7256209845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           854                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9631825.526932                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2469712.725356                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          854    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       439875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11951375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             854                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17167354125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8225579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2422954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2422954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2422954                       # number of overall hits
system.cpu.icache.overall_hits::total         2422954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7457                       # number of overall misses
system.cpu.icache.overall_misses::total          7457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    325396250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    325396250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    325396250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    325396250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2430411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2430411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2430411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2430411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43636.348397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43636.348397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43636.348397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43636.348397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    313761875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    313761875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    313761875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    313761875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42076.153279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42076.153279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42076.153279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42076.153279                       # average overall mshr miss latency
system.cpu.icache.replacements                   7274                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2422954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2422954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    325396250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    325396250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2430411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2430411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43636.348397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43636.348397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    313761875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    313761875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42076.153279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42076.153279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.182692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5849794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7745                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            755.299419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.182692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.918326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4868279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4868279                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       324784                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           324784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       324784                       # number of overall hits
system.cpu.dcache.overall_hits::total          324784                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1257                       # number of overall misses
system.cpu.dcache.overall_misses::total          1257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96647125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96647125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96647125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96647125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       326041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       326041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       326041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       326041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76887.132060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76887.132060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76887.132060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76887.132060                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          609                       # number of writebacks
system.cpu.dcache.writebacks::total               609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76415000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76415000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19170625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19170625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003110                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003110                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75359.960552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75359.960552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75359.960552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75359.960552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2181.206622                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2181.206622                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       201098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          201098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57227375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57227375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       201845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       201845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76609.605087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76609.605087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          884                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          884                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55976375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55976375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19170625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19170625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75136.073826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75136.073826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21686.227376                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21686.227376                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       123686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         123686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39419750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39419750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       124196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       124196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77293.627451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77293.627451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7905                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7905                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20438625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20438625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75980.018587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75980.018587                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       604690                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       604690                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6308314375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6308314375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.311391                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.311391                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       117918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       117918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       486772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       486772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6094480958                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6094480958                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12520.196227                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12520.196227                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.743563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              329345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            215.822412                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.743563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6142698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6142698                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25392933125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
