;redcode
;assert 1
	SPL 0, <402
	CMP -295, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-21
	SUB #72, @200
	SUB @127, 100
	SPL @300, 97
	SUB #77, @200
	SUB @121, 103
	MOV -1, <-20
	SUB @0, @2
	SUB 49, 92
	SUB 12, @10
	SUB @121, 103
	SUB @127, 100
	SUB @121, 106
	SPL -7, @-20
	ADD 200, 2
	MOV -1, <-20
	JMP 12, <10
	SPL 12, <10
	SUB #300, 97
	ADD -130, 209
	ADD 210, 60
	DJN -1, @-440
	MOV -1, <-21
	JMP @12, #200
	ADD 210, 60
	JMP @12, #200
	JMZ @73, #290
	ADD 30, 9
	ADD 30, 9
	MOV #259, <1
	SPL 0, #2
	SUB #239, @80
	DJN -1, @-20
	SUB #12, @6
	JMZ @12, #6
	ADD 3, -20
	SPL 0, <402
	ADD 30, 9
	ADD -210, 60
	ADD 210, 30
	SUB @121, 103
	SUB 210, 60
	JMN -431, 900
	ADD 3, 20
	DJN -1, @-20
	ADD 3, -20
