# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\FPGA Lab 4\pin_planner.csv
# Generated on: Mon Apr 03 13:03:13 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
btn[2],Input,PIN_M7,3A,B3A_N0,PIN_U7,2.5 V,,,,,,,,,,,,,
btn[1],Input,PIN_W9,3A,B3A_N0,PIN_W9,2.5 V,,,,,,,,,,,,,
btn[0],Input,PIN_U7,3A,B3A_N0,PIN_M7,2.5 V,,,,,,,,,,,,,
select[6],Output,PIN_W19,4A,B4A_N0,PIN_W19,2.5 V,,,,,,,,,,,,,
select[5],Output,PIN_C2,2A,B2A_N0,PIN_C2,2.5 V,,,,,,,,,,,,,
select[4],Output,PIN_C1,2A,B2A_N0,PIN_C1,2.5 V,,,,,,,,,,,,,
select[3],Output,PIN_P14,4A,B4A_N0,PIN_P14,2.5 V,,,,,,,,,,,,,
select[2],Output,PIN_T14,4A,B4A_N0,PIN_T14,2.5 V,,,,,,,,,,,,,
select[1],Output,PIN_M8,3B,B3B_N0,PIN_M8,2.5 V,,,,,,,,,,,,,
select[0],Output,PIN_N9,3B,B3B_N0,PIN_N9,2.5 V,,,,,,,,,,,,,
seven[6],Output,PIN_AA22,4A,B4A_N0,PIN_AA22,2.5 V,,,,,,,,,,,,,
seven[5],Output,PIN_Y21,4A,B4A_N0,PIN_Y21,2.5 V,,,,,,,,,,,,,
seven[4],Output,PIN_Y22,4A,B4A_N0,PIN_Y22,2.5 V,,,,,,,,,,,,,
seven[3],Output,PIN_W21,4A,B4A_N0,PIN_W21,2.5 V,,,,,,,,,,,,,
seven[2],Output,PIN_W22,4A,B4A_N0,PIN_W22,2.5 V,,,,,,,,,,,,,
seven[1],Output,PIN_V21,4A,B4A_N0,PIN_V21,2.5 V,,,,,,,,,,,,,
seven[0],Output,PIN_U21,4A,B4A_N0,PIN_U21,2.5 V,,,,,,,,,,,,,
seven2[6],Output,PIN_U22,4A,B4A_N0,PIN_U22,2.5 V,,,,,,,,,,,,,
seven2[5],Output,PIN_AA17,4A,B4A_N0,PIN_AA17,2.5 V,,,,,,,,,,,,,
seven2[4],Output,PIN_AB18,4A,B4A_N0,PIN_AB18,2.5 V,,,,,,,,,,,,,
seven2[3],Output,PIN_AA18,4A,B4A_N0,PIN_AA18,2.5 V,,,,,,,,,,,,,
seven2[2],Output,PIN_AA19,4A,B4A_N0,PIN_AA19,2.5 V,,,,,,,,,,,,,
seven2[1],Output,PIN_AB20,4A,B4A_N0,PIN_AB20,2.5 V,,,,,,,,,,,,,
seven2[0],Output,PIN_AA20,4A,B4A_N0,PIN_AA20,2.5 V,,,,,,,,,,,,,
sw[3],Input,PIN_AA14,4A,B4A_N0,PIN_AA14,2.5 V,,,,,,,,,,,,,
sw[2],Input,PIN_AA13,4A,B4A_N0,PIN_AA13,2.5 V,,,,,,,,,,,,,
sw[1],Input,PIN_AB13,4A,B4A_N0,PIN_AB13,2.5 V,,,,,,,,,,,,,
sw[0],Input,PIN_AB12,4A,B4A_N0,PIN_AB12,2.5 V,,,,,,,,,,,,,
