
473STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f78  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004154  08004154  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004154  08004154  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004154  08004154  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004154  08004154  00014154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004158  08004158  00014158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800415c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000028cc  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028d8  200028d8  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000115cc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ff1  00000000  00000000  00031608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef0  00000000  00000000  00033600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e38  00000000  00000000  000344f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001abed  00000000  00000000  00035328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000123e8  00000000  00000000  0004ff15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a1954  00000000  00000000  000622fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00103c51  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ff0  00000000  00000000  00103ca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080040e8 	.word	0x080040e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080040e8 	.word	0x080040e8

080001c8 <intToChar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

char* intToChar(uint16_t num) {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	80fb      	strh	r3, [r7, #6]
	static char asciiNum[5];
	asciiNum[4] = '\0';
 80001d2:	4b35      	ldr	r3, [pc, #212]	; (80002a8 <intToChar+0xe0>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	711a      	strb	r2, [r3, #4]
	asciiNum[3] = ((num % 10) + '0');
 80001d8:	88fa      	ldrh	r2, [r7, #6]
 80001da:	4b34      	ldr	r3, [pc, #208]	; (80002ac <intToChar+0xe4>)
 80001dc:	fba3 1302 	umull	r1, r3, r3, r2
 80001e0:	08d9      	lsrs	r1, r3, #3
 80001e2:	460b      	mov	r3, r1
 80001e4:	009b      	lsls	r3, r3, #2
 80001e6:	440b      	add	r3, r1
 80001e8:	005b      	lsls	r3, r3, #1
 80001ea:	1ad3      	subs	r3, r2, r3
 80001ec:	b29b      	uxth	r3, r3
 80001ee:	b2db      	uxtb	r3, r3
 80001f0:	3330      	adds	r3, #48	; 0x30
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	4b2c      	ldr	r3, [pc, #176]	; (80002a8 <intToChar+0xe0>)
 80001f6:	70da      	strb	r2, [r3, #3]
	asciiNum[2] = (((num/10) % 10) + '0');
 80001f8:	88fb      	ldrh	r3, [r7, #6]
 80001fa:	4a2c      	ldr	r2, [pc, #176]	; (80002ac <intToChar+0xe4>)
 80001fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000200:	08db      	lsrs	r3, r3, #3
 8000202:	b29a      	uxth	r2, r3
 8000204:	4b29      	ldr	r3, [pc, #164]	; (80002ac <intToChar+0xe4>)
 8000206:	fba3 1302 	umull	r1, r3, r3, r2
 800020a:	08d9      	lsrs	r1, r3, #3
 800020c:	460b      	mov	r3, r1
 800020e:	009b      	lsls	r3, r3, #2
 8000210:	440b      	add	r3, r1
 8000212:	005b      	lsls	r3, r3, #1
 8000214:	1ad3      	subs	r3, r2, r3
 8000216:	b29b      	uxth	r3, r3
 8000218:	b2db      	uxtb	r3, r3
 800021a:	3330      	adds	r3, #48	; 0x30
 800021c:	b2da      	uxtb	r2, r3
 800021e:	4b22      	ldr	r3, [pc, #136]	; (80002a8 <intToChar+0xe0>)
 8000220:	709a      	strb	r2, [r3, #2]
	asciiNum[1] = (((num/100) % 10) + '0');
 8000222:	88fb      	ldrh	r3, [r7, #6]
 8000224:	4a22      	ldr	r2, [pc, #136]	; (80002b0 <intToChar+0xe8>)
 8000226:	fba2 2303 	umull	r2, r3, r2, r3
 800022a:	095b      	lsrs	r3, r3, #5
 800022c:	b29a      	uxth	r2, r3
 800022e:	4b1f      	ldr	r3, [pc, #124]	; (80002ac <intToChar+0xe4>)
 8000230:	fba3 1302 	umull	r1, r3, r3, r2
 8000234:	08d9      	lsrs	r1, r3, #3
 8000236:	460b      	mov	r3, r1
 8000238:	009b      	lsls	r3, r3, #2
 800023a:	440b      	add	r3, r1
 800023c:	005b      	lsls	r3, r3, #1
 800023e:	1ad3      	subs	r3, r2, r3
 8000240:	b29b      	uxth	r3, r3
 8000242:	b2db      	uxtb	r3, r3
 8000244:	3330      	adds	r3, #48	; 0x30
 8000246:	b2da      	uxtb	r2, r3
 8000248:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <intToChar+0xe0>)
 800024a:	705a      	strb	r2, [r3, #1]
	asciiNum[0] = (((num/1000) % 10) + '0');
 800024c:	88fb      	ldrh	r3, [r7, #6]
 800024e:	4a19      	ldr	r2, [pc, #100]	; (80002b4 <intToChar+0xec>)
 8000250:	fba2 2303 	umull	r2, r3, r2, r3
 8000254:	099b      	lsrs	r3, r3, #6
 8000256:	b29a      	uxth	r2, r3
 8000258:	4b14      	ldr	r3, [pc, #80]	; (80002ac <intToChar+0xe4>)
 800025a:	fba3 1302 	umull	r1, r3, r3, r2
 800025e:	08d9      	lsrs	r1, r3, #3
 8000260:	460b      	mov	r3, r1
 8000262:	009b      	lsls	r3, r3, #2
 8000264:	440b      	add	r3, r1
 8000266:	005b      	lsls	r3, r3, #1
 8000268:	1ad3      	subs	r3, r2, r3
 800026a:	b29b      	uxth	r3, r3
 800026c:	b2db      	uxtb	r3, r3
 800026e:	3330      	adds	r3, #48	; 0x30
 8000270:	b2da      	uxtb	r2, r3
 8000272:	4b0d      	ldr	r3, [pc, #52]	; (80002a8 <intToChar+0xe0>)
 8000274:	701a      	strb	r2, [r3, #0]
	if(asciiNum[0] != '0') {
 8000276:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <intToChar+0xe0>)
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b30      	cmp	r3, #48	; 0x30
 800027c:	d001      	beq.n	8000282 <intToChar+0xba>
		return &asciiNum[0];
 800027e:	4b0a      	ldr	r3, [pc, #40]	; (80002a8 <intToChar+0xe0>)
 8000280:	e00c      	b.n	800029c <intToChar+0xd4>
	} else if(asciiNum[1] != '0') {
 8000282:	4b09      	ldr	r3, [pc, #36]	; (80002a8 <intToChar+0xe0>)
 8000284:	785b      	ldrb	r3, [r3, #1]
 8000286:	2b30      	cmp	r3, #48	; 0x30
 8000288:	d001      	beq.n	800028e <intToChar+0xc6>
		return &asciiNum[1];
 800028a:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <intToChar+0xf0>)
 800028c:	e006      	b.n	800029c <intToChar+0xd4>
	} else if(asciiNum[2] != '0') {
 800028e:	4b06      	ldr	r3, [pc, #24]	; (80002a8 <intToChar+0xe0>)
 8000290:	789b      	ldrb	r3, [r3, #2]
 8000292:	2b30      	cmp	r3, #48	; 0x30
 8000294:	d001      	beq.n	800029a <intToChar+0xd2>
		return &asciiNum[2];
 8000296:	4b09      	ldr	r3, [pc, #36]	; (80002bc <intToChar+0xf4>)
 8000298:	e000      	b.n	800029c <intToChar+0xd4>
	} else {
		return &asciiNum[3];
 800029a:	4b09      	ldr	r3, [pc, #36]	; (80002c0 <intToChar+0xf8>)
	}
}
 800029c:	4618      	mov	r0, r3
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	20000028 	.word	0x20000028
 80002ac:	cccccccd 	.word	0xcccccccd
 80002b0:	51eb851f 	.word	0x51eb851f
 80002b4:	10624dd3 	.word	0x10624dd3
 80002b8:	20000029 	.word	0x20000029
 80002bc:	2000002a 	.word	0x2000002a
 80002c0:	2000002b 	.word	0x2000002b

080002c4 <readBNO>:
	HAL_I2C_Mem_Read(&hi2c1,BMP_ADDR,0xF9,1,&result,1,100);
	__enable_irq();
	*/
}

void readBNO(void) {
 80002c4:	b590      	push	{r4, r7, lr}
 80002c6:	b08d      	sub	sp, #52	; 0x34
 80002c8:	af04      	add	r7, sp, #16
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ca:	b672      	cpsid	i
}
 80002cc:	bf00      	nop
	//BNO IMU MSB to LSB
	//Set UNIT_SEL register to desired values
	__disable_irq();
	uint8_t msg = 0x10;
 80002ce:	2310      	movs	r3, #16
 80002d0:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1,BNO_ADDR,0x3B,1,&msg,1,100);
 80002d2:	2364      	movs	r3, #100	; 0x64
 80002d4:	9302      	str	r3, [sp, #8]
 80002d6:	2301      	movs	r3, #1
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	f107 030f 	add.w	r3, r7, #15
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2301      	movs	r3, #1
 80002e2:	223b      	movs	r2, #59	; 0x3b
 80002e4:	2150      	movs	r1, #80	; 0x50
 80002e6:	4868      	ldr	r0, [pc, #416]	; (8000488 <readBNO+0x1c4>)
 80002e8:	f001 f914 	bl	8001514 <HAL_I2C_Mem_Write>
  __ASM volatile ("cpsie i" : : : "memory");
 80002ec:	b662      	cpsie	i
}
 80002ee:	bf00      	nop
	__enable_irq();
	while(1) {
		if(bnoBuf.sent == false) {
 80002f0:	4b66      	ldr	r3, [pc, #408]	; (800048c <readBNO+0x1c8>)
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	2b01      	cmp	r3, #1
 80002f8:	f040 8168 	bne.w	80005cc <readBNO+0x308>
			bnoBuf.bufLen = 0;
 80002fc:	4b63      	ldr	r3, [pc, #396]	; (800048c <readBNO+0x1c8>)
 80002fe:	2200      	movs	r2, #0
 8000300:	f8c3 23ec 	str.w	r2, [r3, #1004]	; 0x3ec
  __ASM volatile ("cpsid i" : : : "memory");
 8000304:	b672      	cpsid	i
}
 8000306:	bf00      	nop
			uint8_t result;
			uint16_t number;
			//Gyro read
			//X
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x15,1,&result,1,100);
 8000308:	2364      	movs	r3, #100	; 0x64
 800030a:	9302      	str	r3, [sp, #8]
 800030c:	2301      	movs	r3, #1
 800030e:	9301      	str	r3, [sp, #4]
 8000310:	f107 030e 	add.w	r3, r7, #14
 8000314:	9300      	str	r3, [sp, #0]
 8000316:	2301      	movs	r3, #1
 8000318:	2215      	movs	r2, #21
 800031a:	2150      	movs	r1, #80	; 0x50
 800031c:	485a      	ldr	r0, [pc, #360]	; (8000488 <readBNO+0x1c4>)
 800031e:	f001 fa0d 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x14,1,&result,1,100);
 8000322:	2364      	movs	r3, #100	; 0x64
 8000324:	9302      	str	r3, [sp, #8]
 8000326:	2301      	movs	r3, #1
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	f107 030e 	add.w	r3, r7, #14
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2301      	movs	r3, #1
 8000332:	2214      	movs	r2, #20
 8000334:	2150      	movs	r1, #80	; 0x50
 8000336:	4854      	ldr	r0, [pc, #336]	; (8000488 <readBNO+0x1c4>)
 8000338:	f001 fa00 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 800033c:	b662      	cpsie	i
}
 800033e:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8000340:	b672      	cpsid	i
}
 8000342:	bf00      	nop


			__enable_irq();
			//Y
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x17,1,&result,1,100);
 8000344:	2364      	movs	r3, #100	; 0x64
 8000346:	9302      	str	r3, [sp, #8]
 8000348:	2301      	movs	r3, #1
 800034a:	9301      	str	r3, [sp, #4]
 800034c:	f107 030e 	add.w	r3, r7, #14
 8000350:	9300      	str	r3, [sp, #0]
 8000352:	2301      	movs	r3, #1
 8000354:	2217      	movs	r2, #23
 8000356:	2150      	movs	r1, #80	; 0x50
 8000358:	484b      	ldr	r0, [pc, #300]	; (8000488 <readBNO+0x1c4>)
 800035a:	f001 f9ef 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x16,1,&result,1,100);
 800035e:	2364      	movs	r3, #100	; 0x64
 8000360:	9302      	str	r3, [sp, #8]
 8000362:	2301      	movs	r3, #1
 8000364:	9301      	str	r3, [sp, #4]
 8000366:	f107 030e 	add.w	r3, r7, #14
 800036a:	9300      	str	r3, [sp, #0]
 800036c:	2301      	movs	r3, #1
 800036e:	2216      	movs	r2, #22
 8000370:	2150      	movs	r1, #80	; 0x50
 8000372:	4845      	ldr	r0, [pc, #276]	; (8000488 <readBNO+0x1c4>)
 8000374:	f001 f9e2 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 8000378:	b662      	cpsie	i
}
 800037a:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 800037c:	b672      	cpsid	i
}
 800037e:	bf00      	nop
			__enable_irq();
			//Z
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x19,1,&result,1,100);
 8000380:	2364      	movs	r3, #100	; 0x64
 8000382:	9302      	str	r3, [sp, #8]
 8000384:	2301      	movs	r3, #1
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	f107 030e 	add.w	r3, r7, #14
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	2301      	movs	r3, #1
 8000390:	2219      	movs	r2, #25
 8000392:	2150      	movs	r1, #80	; 0x50
 8000394:	483c      	ldr	r0, [pc, #240]	; (8000488 <readBNO+0x1c4>)
 8000396:	f001 f9d1 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x18,1,&result,1,100);
 800039a:	2364      	movs	r3, #100	; 0x64
 800039c:	9302      	str	r3, [sp, #8]
 800039e:	2301      	movs	r3, #1
 80003a0:	9301      	str	r3, [sp, #4]
 80003a2:	f107 030e 	add.w	r3, r7, #14
 80003a6:	9300      	str	r3, [sp, #0]
 80003a8:	2301      	movs	r3, #1
 80003aa:	2218      	movs	r2, #24
 80003ac:	2150      	movs	r1, #80	; 0x50
 80003ae:	4836      	ldr	r0, [pc, #216]	; (8000488 <readBNO+0x1c4>)
 80003b0:	f001 f9c4 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 80003b4:	b662      	cpsie	i
}
 80003b6:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 80003b8:	b672      	cpsid	i
}
 80003ba:	bf00      	nop
			__enable_irq();
			//Accel read
			//X
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x09,1,&result,1,100);
 80003bc:	2364      	movs	r3, #100	; 0x64
 80003be:	9302      	str	r3, [sp, #8]
 80003c0:	2301      	movs	r3, #1
 80003c2:	9301      	str	r3, [sp, #4]
 80003c4:	f107 030e 	add.w	r3, r7, #14
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	2301      	movs	r3, #1
 80003cc:	2209      	movs	r2, #9
 80003ce:	2150      	movs	r1, #80	; 0x50
 80003d0:	482d      	ldr	r0, [pc, #180]	; (8000488 <readBNO+0x1c4>)
 80003d2:	f001 f9b3 	bl	800173c <HAL_I2C_Mem_Read>
			number = (result << 8);
 80003d6:	7bbb      	ldrb	r3, [r7, #14]
 80003d8:	b29b      	uxth	r3, r3
 80003da:	021b      	lsls	r3, r3, #8
 80003dc:	82fb      	strh	r3, [r7, #22]
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x08,1,&result,1,100);
 80003de:	2364      	movs	r3, #100	; 0x64
 80003e0:	9302      	str	r3, [sp, #8]
 80003e2:	2301      	movs	r3, #1
 80003e4:	9301      	str	r3, [sp, #4]
 80003e6:	f107 030e 	add.w	r3, r7, #14
 80003ea:	9300      	str	r3, [sp, #0]
 80003ec:	2301      	movs	r3, #1
 80003ee:	2208      	movs	r2, #8
 80003f0:	2150      	movs	r1, #80	; 0x50
 80003f2:	4825      	ldr	r0, [pc, #148]	; (8000488 <readBNO+0x1c4>)
 80003f4:	f001 f9a2 	bl	800173c <HAL_I2C_Mem_Read>
			number += result;
 80003f8:	7bbb      	ldrb	r3, [r7, #14]
 80003fa:	b29a      	uxth	r2, r3
 80003fc:	8afb      	ldrh	r3, [r7, #22]
 80003fe:	4413      	add	r3, r2
 8000400:	82fb      	strh	r3, [r7, #22]
						char msg[13] = "Gyro X axis: ";
 8000402:	4b23      	ldr	r3, [pc, #140]	; (8000490 <readBNO+0x1cc>)
 8000404:	463c      	mov	r4, r7
 8000406:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000408:	c407      	stmia	r4!, {r0, r1, r2}
 800040a:	7023      	strb	r3, [r4, #0]
						for(int i = 0; i < 13; i++) {
 800040c:	2300      	movs	r3, #0
 800040e:	61fb      	str	r3, [r7, #28]
 8000410:	e011      	b.n	8000436 <readBNO+0x172>
							bnoBuf.msg[bnoBuf.bufLen++] = msg[i];
 8000412:	4b1e      	ldr	r3, [pc, #120]	; (800048c <readBNO+0x1c8>)
 8000414:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8000418:	1c5a      	adds	r2, r3, #1
 800041a:	491c      	ldr	r1, [pc, #112]	; (800048c <readBNO+0x1c8>)
 800041c:	f8c1 23ec 	str.w	r2, [r1, #1004]	; 0x3ec
 8000420:	4639      	mov	r1, r7
 8000422:	69fa      	ldr	r2, [r7, #28]
 8000424:	440a      	add	r2, r1
 8000426:	7811      	ldrb	r1, [r2, #0]
 8000428:	4a18      	ldr	r2, [pc, #96]	; (800048c <readBNO+0x1c8>)
 800042a:	4413      	add	r3, r2
 800042c:	460a      	mov	r2, r1
 800042e:	709a      	strb	r2, [r3, #2]
						for(int i = 0; i < 13; i++) {
 8000430:	69fb      	ldr	r3, [r7, #28]
 8000432:	3301      	adds	r3, #1
 8000434:	61fb      	str	r3, [r7, #28]
 8000436:	69fb      	ldr	r3, [r7, #28]
 8000438:	2b0c      	cmp	r3, #12
 800043a:	ddea      	ble.n	8000412 <readBNO+0x14e>
						}
						char* msg2 = intToChar(result);
 800043c:	7bbb      	ldrb	r3, [r7, #14]
 800043e:	b29b      	uxth	r3, r3
 8000440:	4618      	mov	r0, r3
 8000442:	f7ff fec1 	bl	80001c8 <intToChar>
 8000446:	6138      	str	r0, [r7, #16]
						for(int i = 0; i < 4; i++) {
 8000448:	2300      	movs	r3, #0
 800044a:	61bb      	str	r3, [r7, #24]
 800044c:	e017      	b.n	800047e <readBNO+0x1ba>
							if(msg2[i] == '\0')
 800044e:	69bb      	ldr	r3, [r7, #24]
 8000450:	693a      	ldr	r2, [r7, #16]
 8000452:	4413      	add	r3, r2
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d01c      	beq.n	8000494 <readBNO+0x1d0>
								break;
							bnoBuf.msg[bnoBuf.bufLen++] = msg2[i];
 800045a:	69bb      	ldr	r3, [r7, #24]
 800045c:	693a      	ldr	r2, [r7, #16]
 800045e:	441a      	add	r2, r3
 8000460:	4b0a      	ldr	r3, [pc, #40]	; (800048c <readBNO+0x1c8>)
 8000462:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8000466:	1c59      	adds	r1, r3, #1
 8000468:	4808      	ldr	r0, [pc, #32]	; (800048c <readBNO+0x1c8>)
 800046a:	f8c0 13ec 	str.w	r1, [r0, #1004]	; 0x3ec
 800046e:	7811      	ldrb	r1, [r2, #0]
 8000470:	4a06      	ldr	r2, [pc, #24]	; (800048c <readBNO+0x1c8>)
 8000472:	4413      	add	r3, r2
 8000474:	460a      	mov	r2, r1
 8000476:	709a      	strb	r2, [r3, #2]
						for(int i = 0; i < 4; i++) {
 8000478:	69bb      	ldr	r3, [r7, #24]
 800047a:	3301      	adds	r3, #1
 800047c:	61bb      	str	r3, [r7, #24]
 800047e:	69bb      	ldr	r3, [r7, #24]
 8000480:	2b03      	cmp	r3, #3
 8000482:	dde4      	ble.n	800044e <readBNO+0x18a>
 8000484:	e007      	b.n	8000496 <readBNO+0x1d2>
 8000486:	bf00      	nop
 8000488:	20000424 	.word	0x20000424
 800048c:	20000034 	.word	0x20000034
 8000490:	08004100 	.word	0x08004100
								break;
 8000494:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000496:	b662      	cpsie	i
}
 8000498:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 800049a:	b672      	cpsid	i
}
 800049c:	bf00      	nop
						}
			__enable_irq();
			//Y
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x0B,1,&result,1,100);
 800049e:	2364      	movs	r3, #100	; 0x64
 80004a0:	9302      	str	r3, [sp, #8]
 80004a2:	2301      	movs	r3, #1
 80004a4:	9301      	str	r3, [sp, #4]
 80004a6:	f107 030e 	add.w	r3, r7, #14
 80004aa:	9300      	str	r3, [sp, #0]
 80004ac:	2301      	movs	r3, #1
 80004ae:	220b      	movs	r2, #11
 80004b0:	2150      	movs	r1, #80	; 0x50
 80004b2:	4849      	ldr	r0, [pc, #292]	; (80005d8 <readBNO+0x314>)
 80004b4:	f001 f942 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x0A,1,&result,1,100);
 80004b8:	2364      	movs	r3, #100	; 0x64
 80004ba:	9302      	str	r3, [sp, #8]
 80004bc:	2301      	movs	r3, #1
 80004be:	9301      	str	r3, [sp, #4]
 80004c0:	f107 030e 	add.w	r3, r7, #14
 80004c4:	9300      	str	r3, [sp, #0]
 80004c6:	2301      	movs	r3, #1
 80004c8:	220a      	movs	r2, #10
 80004ca:	2150      	movs	r1, #80	; 0x50
 80004cc:	4842      	ldr	r0, [pc, #264]	; (80005d8 <readBNO+0x314>)
 80004ce:	f001 f935 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 80004d2:	b662      	cpsie	i
}
 80004d4:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 80004d6:	b672      	cpsid	i
}
 80004d8:	bf00      	nop
			__enable_irq();
			//Z
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x0D,1,&result,1,100);
 80004da:	2364      	movs	r3, #100	; 0x64
 80004dc:	9302      	str	r3, [sp, #8]
 80004de:	2301      	movs	r3, #1
 80004e0:	9301      	str	r3, [sp, #4]
 80004e2:	f107 030e 	add.w	r3, r7, #14
 80004e6:	9300      	str	r3, [sp, #0]
 80004e8:	2301      	movs	r3, #1
 80004ea:	220d      	movs	r2, #13
 80004ec:	2150      	movs	r1, #80	; 0x50
 80004ee:	483a      	ldr	r0, [pc, #232]	; (80005d8 <readBNO+0x314>)
 80004f0:	f001 f924 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x0C,1,&result,1,100);
 80004f4:	2364      	movs	r3, #100	; 0x64
 80004f6:	9302      	str	r3, [sp, #8]
 80004f8:	2301      	movs	r3, #1
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	f107 030e 	add.w	r3, r7, #14
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	2301      	movs	r3, #1
 8000504:	220c      	movs	r2, #12
 8000506:	2150      	movs	r1, #80	; 0x50
 8000508:	4833      	ldr	r0, [pc, #204]	; (80005d8 <readBNO+0x314>)
 800050a:	f001 f917 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 800050e:	b662      	cpsie	i
}
 8000510:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8000512:	b672      	cpsid	i
}
 8000514:	bf00      	nop
			__enable_irq();
			//Magnetometer read
			//X
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0xFF,1,&result,1,100);
 8000516:	2364      	movs	r3, #100	; 0x64
 8000518:	9302      	str	r3, [sp, #8]
 800051a:	2301      	movs	r3, #1
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	f107 030e 	add.w	r3, r7, #14
 8000522:	9300      	str	r3, [sp, #0]
 8000524:	2301      	movs	r3, #1
 8000526:	22ff      	movs	r2, #255	; 0xff
 8000528:	2150      	movs	r1, #80	; 0x50
 800052a:	482b      	ldr	r0, [pc, #172]	; (80005d8 <readBNO+0x314>)
 800052c:	f001 f906 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0xFE,1,&result,1,100);
 8000530:	2364      	movs	r3, #100	; 0x64
 8000532:	9302      	str	r3, [sp, #8]
 8000534:	2301      	movs	r3, #1
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	f107 030e 	add.w	r3, r7, #14
 800053c:	9300      	str	r3, [sp, #0]
 800053e:	2301      	movs	r3, #1
 8000540:	22fe      	movs	r2, #254	; 0xfe
 8000542:	2150      	movs	r1, #80	; 0x50
 8000544:	4824      	ldr	r0, [pc, #144]	; (80005d8 <readBNO+0x314>)
 8000546:	f001 f8f9 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 800054a:	b662      	cpsie	i
}
 800054c:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 800054e:	b672      	cpsid	i
}
 8000550:	bf00      	nop
			__enable_irq();
			//Y
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x11,1,&result,1,100);
 8000552:	2364      	movs	r3, #100	; 0x64
 8000554:	9302      	str	r3, [sp, #8]
 8000556:	2301      	movs	r3, #1
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	f107 030e 	add.w	r3, r7, #14
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	2301      	movs	r3, #1
 8000562:	2211      	movs	r2, #17
 8000564:	2150      	movs	r1, #80	; 0x50
 8000566:	481c      	ldr	r0, [pc, #112]	; (80005d8 <readBNO+0x314>)
 8000568:	f001 f8e8 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x10,1,&result,1,100);
 800056c:	2364      	movs	r3, #100	; 0x64
 800056e:	9302      	str	r3, [sp, #8]
 8000570:	2301      	movs	r3, #1
 8000572:	9301      	str	r3, [sp, #4]
 8000574:	f107 030e 	add.w	r3, r7, #14
 8000578:	9300      	str	r3, [sp, #0]
 800057a:	2301      	movs	r3, #1
 800057c:	2210      	movs	r2, #16
 800057e:	2150      	movs	r1, #80	; 0x50
 8000580:	4815      	ldr	r0, [pc, #84]	; (80005d8 <readBNO+0x314>)
 8000582:	f001 f8db 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 8000586:	b662      	cpsie	i
}
 8000588:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 800058a:	b672      	cpsid	i
}
 800058c:	bf00      	nop
			__enable_irq();
			//Z
			__disable_irq();
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x13,1,&result,1,100);
 800058e:	2364      	movs	r3, #100	; 0x64
 8000590:	9302      	str	r3, [sp, #8]
 8000592:	2301      	movs	r3, #1
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	f107 030e 	add.w	r3, r7, #14
 800059a:	9300      	str	r3, [sp, #0]
 800059c:	2301      	movs	r3, #1
 800059e:	2213      	movs	r2, #19
 80005a0:	2150      	movs	r1, #80	; 0x50
 80005a2:	480d      	ldr	r0, [pc, #52]	; (80005d8 <readBNO+0x314>)
 80005a4:	f001 f8ca 	bl	800173c <HAL_I2C_Mem_Read>
			HAL_I2C_Mem_Read(&hi2c1,BNO_ADDR,0x12,1,&result,1,100);
 80005a8:	2364      	movs	r3, #100	; 0x64
 80005aa:	9302      	str	r3, [sp, #8]
 80005ac:	2301      	movs	r3, #1
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	f107 030e 	add.w	r3, r7, #14
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	2301      	movs	r3, #1
 80005b8:	2212      	movs	r2, #18
 80005ba:	2150      	movs	r1, #80	; 0x50
 80005bc:	4806      	ldr	r0, [pc, #24]	; (80005d8 <readBNO+0x314>)
 80005be:	f001 f8bd 	bl	800173c <HAL_I2C_Mem_Read>
  __ASM volatile ("cpsie i" : : : "memory");
 80005c2:	b662      	cpsie	i
}
 80005c4:	bf00      	nop
			__enable_irq();
			bnoBuf.sent = true;
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <readBNO+0x318>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	701a      	strb	r2, [r3, #0]
		}
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <readBNO+0x31c>)
 80005ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005d2:	601a      	str	r2, [r3, #0]
		if(bnoBuf.sent == false) {
 80005d4:	e68c      	b.n	80002f0 <readBNO+0x2c>
 80005d6:	bf00      	nop
 80005d8:	20000424 	.word	0x20000424
 80005dc:	20000034 	.word	0x20000034
 80005e0:	e000ed04 	.word	0xe000ed04

080005e4 <taskOne>:
	}
}

void taskOne(void) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0

	//uint8_t msg[9] = "Task one\n";
	while(1) {
		if(bnoBuf.sent == true) {
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <taskOne+0x48>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d117      	bne.n	8000622 <taskOne+0x3e>
  __ASM volatile ("cpsid i" : : : "memory");
 80005f2:	b672      	cpsid	i
}
 80005f4:	bf00      	nop
			__disable_irq();
			HAL_UART_Transmit(&huart1,bnoBuf.msg,bnoBuf.bufLen,100);
 80005f6:	4b0d      	ldr	r3, [pc, #52]	; (800062c <taskOne+0x48>)
 80005f8:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	2364      	movs	r3, #100	; 0x64
 8000600:	490b      	ldr	r1, [pc, #44]	; (8000630 <taskOne+0x4c>)
 8000602:	480c      	ldr	r0, [pc, #48]	; (8000634 <taskOne+0x50>)
 8000604:	f003 f9ca 	bl	800399c <HAL_UART_Transmit>
			bnoBuf.bufLen = 0;
 8000608:	4b08      	ldr	r3, [pc, #32]	; (800062c <taskOne+0x48>)
 800060a:	2200      	movs	r2, #0
 800060c:	f8c3 23ec 	str.w	r2, [r3, #1004]	; 0x3ec
			bnoBuf.sent = false;
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <taskOne+0x48>)
 8000612:	2201      	movs	r2, #1
 8000614:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000616:	b662      	cpsie	i
}
 8000618:	bf00      	nop
			__enable_irq();
			delayTask(500);
 800061a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800061e:	f000 f821 	bl	8000664 <delayTask>
		}
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <taskOne+0x54>)
 8000624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000628:	601a      	str	r2, [r3, #0]
		if(bnoBuf.sent == true) {
 800062a:	e7dd      	b.n	80005e8 <taskOne+0x4>
 800062c:	20000034 	.word	0x20000034
 8000630:	20000036 	.word	0x20000036
 8000634:	20002850 	.word	0x20002850
 8000638:	e000ed04 	.word	0xe000ed04

0800063c <taskTwo>:

	}

}

void taskTwo(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
	while(1) {
			uint8_t msg[9] = "Task two\n";
 8000642:	4a07      	ldr	r2, [pc, #28]	; (8000660 <taskTwo+0x24>)
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	ca07      	ldmia	r2, {r0, r1, r2}
 8000648:	c303      	stmia	r3!, {r0, r1}
 800064a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800064c:	b672      	cpsid	i
}
 800064e:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000650:	b662      	cpsie	i
}
 8000652:	bf00      	nop
			__disable_irq();
			//HAL_UART_Transmit(&huart1,msg,9,100);
			__enable_irq();
			delayTask(500);
 8000654:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000658:	f000 f804 	bl	8000664 <delayTask>
	while(1) {
 800065c:	e7f1      	b.n	8000642 <taskTwo+0x6>
 800065e:	bf00      	nop
 8000660:	08004110 	.word	0x08004110

08000664 <delayTask>:
		}
}

void delayTask(int delay) {
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	__asm volatile (
 800066c:	f3ef 8009 	mrs	r0, PSP
			"mrs r0, psp \n"
	);
	currentProcess->delay = delay;
 8000670:	4b0e      	ldr	r3, [pc, #56]	; (80006ac <delayTask+0x48>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	f8c3 23f0 	str.w	r2, [r3, #1008]	; 0x3f0
	currentProcess->currentState = BLOCKED;
 800067a:	4b0c      	ldr	r3, [pc, #48]	; (80006ac <delayTask+0x48>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	2202      	movs	r2, #2
 8000680:	711a      	strb	r2, [r3, #4]
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <delayTask+0x4c>)
 8000684:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000688:	601a      	str	r2, [r3, #0]
	while(currentProcess->currentState == BLOCKED) {
 800068a:	bf00      	nop
 800068c:	4b07      	ldr	r3, [pc, #28]	; (80006ac <delayTask+0x48>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	791b      	ldrb	r3, [r3, #4]
 8000692:	2b02      	cmp	r3, #2
 8000694:	d0fa      	beq.n	800068c <delayTask+0x28>

	}
	__asm volatile (
 8000696:	300c      	adds	r0, #12
 8000698:	f380 8809 	msr	PSP, r0
 800069c:	4770      	bx	lr
			"adds r0, #12 \n"
			"msr psp, r0 \n"
			"bx lr \n"
	);

}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	2000284c 	.word	0x2000284c
 80006b0:	e000ed04 	.word	0xe000ed04

080006b4 <initTasks>:

void initTasks(void) {
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_PROC; i++) {
 80006ba:	2300      	movs	r3, #0
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	e01d      	b.n	80006fc <initTasks+0x48>
		processes[i].stackTop = &processes[i].stack[STACK_SIZE - 17];
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 80006c6:	fb02 f303 	mul.w	r3, r2, r3
 80006ca:	f503 736b 	add.w	r3, r3, #940	; 0x3ac
 80006ce:	4a15      	ldr	r2, [pc, #84]	; (8000724 <initialContext+0x10>)
 80006d0:	441a      	add	r2, r3
 80006d2:	4914      	ldr	r1, [pc, #80]	; (8000724 <initialContext+0x10>)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f44f 707d 	mov.w	r0, #1012	; 0x3f4
 80006da:	fb00 f303 	mul.w	r3, r0, r3
 80006de:	440b      	add	r3, r1
 80006e0:	601a      	str	r2, [r3, #0]
		processes[i].currentState = TERMINATED;
 80006e2:	4a10      	ldr	r2, [pc, #64]	; (8000724 <initialContext+0x10>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 80006ea:	fb01 f303 	mul.w	r3, r1, r3
 80006ee:	4413      	add	r3, r2
 80006f0:	3304      	adds	r3, #4
 80006f2:	2201      	movs	r2, #1
 80006f4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUM_PROC; i++) {
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3301      	adds	r3, #1
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2b07      	cmp	r3, #7
 8000700:	ddde      	ble.n	80006c0 <initTasks+0xc>
	}
	currentProcess = &processes[NUM_PROC-1];
 8000702:	4b09      	ldr	r3, [pc, #36]	; (8000728 <initialContext+0x14>)
 8000704:	4a09      	ldr	r2, [pc, #36]	; (800072c <initialContext+0x18>)
 8000706:	601a      	str	r2, [r3, #0]
	__asm volatile (
 8000708:	f8df 3008 	ldr.w	r3, [pc, #8]	; 8000714 <initialContext>
 800070c:	6818      	ldr	r0, [r3, #0]
 800070e:	6801      	ldr	r1, [r0, #0]
 8000710:	f381 8809 	msr	PSP, r1

08000714 <initialContext>:
 8000714:	2000284c 	.word	0x2000284c
			"ldr r0, [r3] \n"
			"ldr r1, [r0] \n"
			"msr psp, r1 \n"
			"initialContext: .word currentProcess \n"
	);
}
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	20000470 	.word	0x20000470
 8000728:	2000284c 	.word	0x2000284c
 800072c:	2000201c 	.word	0x2000201c

08000730 <addTask>:
void addTask(void* task) {
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < NUM_PROC; i++) {
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	e02f      	b.n	800079e <addTask+0x6e>
		if(processes[i].currentState == TERMINATED) {
 800073e:	4a1c      	ldr	r2, [pc, #112]	; (80007b0 <addTask+0x80>)
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8000746:	fb01 f303 	mul.w	r3, r1, r3
 800074a:	4413      	add	r3, r2
 800074c:	3304      	adds	r3, #4
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	2b01      	cmp	r3, #1
 8000752:	d121      	bne.n	8000798 <addTask+0x68>
			*(uint32_t*)(&processes[i].stack[STACK_SIZE - 2]) = (uint32_t)task;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 800075a:	fb02 f303 	mul.w	r3, r2, r3
 800075e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000762:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <addTask+0x80>)
 8000764:	4413      	add	r3, r2
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	601a      	str	r2, [r3, #0]
			*(uint32_t*)(&processes[i].stack[STACK_SIZE - 1]) = (uint32_t)0x21000000;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 8000770:	fb02 f303 	mul.w	r3, r2, r3
 8000774:	f503 737b 	add.w	r3, r3, #1004	; 0x3ec
 8000778:	4a0d      	ldr	r2, [pc, #52]	; (80007b0 <addTask+0x80>)
 800077a:	4413      	add	r3, r2
 800077c:	f04f 5204 	mov.w	r2, #553648128	; 0x21000000
 8000780:	601a      	str	r2, [r3, #0]
			processes[i].currentState = ACTIVE;
 8000782:	4a0b      	ldr	r2, [pc, #44]	; (80007b0 <addTask+0x80>)
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 800078a:	fb01 f303 	mul.w	r3, r1, r3
 800078e:	4413      	add	r3, r2
 8000790:	3304      	adds	r3, #4
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
			return;
 8000796:	e005      	b.n	80007a4 <addTask+0x74>
	for(int i = 0; i < NUM_PROC; i++) {
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	3301      	adds	r3, #1
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	2b07      	cmp	r3, #7
 80007a2:	ddcc      	ble.n	800073e <addTask+0xe>
		}
	}
}
 80007a4:	3714      	adds	r7, #20
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	20000470 	.word	0x20000470

080007b4 <schedule>:

void schedule(void) {
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
	static int i = 0;
	for(;;) {
		i = (i + 1) % NUM_PROC;
 80007b8:	4b13      	ldr	r3, [pc, #76]	; (8000808 <schedule+0x54>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	3301      	adds	r3, #1
 80007be:	425a      	negs	r2, r3
 80007c0:	f003 0307 	and.w	r3, r3, #7
 80007c4:	f002 0207 	and.w	r2, r2, #7
 80007c8:	bf58      	it	pl
 80007ca:	4253      	negpl	r3, r2
 80007cc:	4a0e      	ldr	r2, [pc, #56]	; (8000808 <schedule+0x54>)
 80007ce:	6013      	str	r3, [r2, #0]
		if(processes[i].currentState == ACTIVE) {
 80007d0:	4b0d      	ldr	r3, [pc, #52]	; (8000808 <schedule+0x54>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a0d      	ldr	r2, [pc, #52]	; (800080c <schedule+0x58>)
 80007d6:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 80007da:	fb01 f303 	mul.w	r3, r1, r3
 80007de:	4413      	add	r3, r2
 80007e0:	3304      	adds	r3, #4
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d1e7      	bne.n	80007b8 <schedule+0x4>
			currentProcess = &processes[i];
 80007e8:	4b07      	ldr	r3, [pc, #28]	; (8000808 <schedule+0x54>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 80007f0:	fb02 f303 	mul.w	r3, r2, r3
 80007f4:	4a05      	ldr	r2, [pc, #20]	; (800080c <schedule+0x58>)
 80007f6:	4413      	add	r3, r2
 80007f8:	4a05      	ldr	r2, [pc, #20]	; (8000810 <schedule+0x5c>)
 80007fa:	6013      	str	r3, [r2, #0]
			return;
 80007fc:	bf00      	nop
		}
	}
	//uint8_t msg[11] = "Scheduling";
	//HAL_UART_Transmit(&huart1,msg,11,100);
}
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	20000030 	.word	0x20000030
 800080c:	20000470 	.word	0x20000470
 8000810:	2000284c 	.word	0x2000284c

08000814 <PendSV_Handler>:


void PendSV_Handler(void) {
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	//__disable_irq();

	__asm volatile
 8000818:	f3ef 8008 	mrs	r0, MSP
 800081c:	f04f 0108 	mov.w	r1, #8
 8000820:	4408      	add	r0, r1
 8000822:	f380 8808 	msr	MSP, r0
 8000826:	f3ef 8009 	mrs	r0, PSP
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <currentContext>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000832:	6010      	str	r0, [r2, #0]
	        "ldr r3, currentContext \n"
	        "ldr r2, [r3] \n"
	        "stmdb r0!, {r4-r11, r14} \n"
	        "str r0, [r2] \n"
	    );
	schedule();
 8000834:	f7ff ffbe 	bl	80007b4 <schedule>
	//__enable_irq();

	__asm volatile
 8000838:	4b05      	ldr	r3, [pc, #20]	; (8000850 <currentContext>)
 800083a:	6819      	ldr	r1, [r3, #0]
 800083c:	6808      	ldr	r0, [r1, #0]
 800083e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000842:	f380 8809 	msr	PSP, r0
 8000846:	f3bf 8f6f 	isb	sy
 800084a:	f06f 0e02 	mvn.w	lr, #2
 800084e:	4770      	bx	lr

08000850 <currentContext>:
 8000850:	2000284c 	.word	0x2000284c
		"bx lr \n"
		"currentContext: .word currentProcess \n"
	);
	//return;
	//portNVIC_INT_CTRL_REG = portNVIC_Thread;
	__asm volatile
 8000854:	4770      	bx	lr
			(
			"bx r14 \n"
	);

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000860:	f000 fb0a 	bl	8000e78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000864:	f000 f82e 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000868:	f000 f93e 	bl	8000ae8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800086c:	f000 f90c 	bl	8000a88 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000870:	f000 f87c 	bl	800096c <MX_I2C1_Init>
  MX_TIM3_Init();
 8000874:	f000 f8ba 	bl	80009ec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  initTasks();
 8000878:	f7ff ff1c 	bl	80006b4 <initTasks>
  bnoBuf.received = false;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <main+0x54>)
 800087e:	2201      	movs	r2, #1
 8000880:	705a      	strb	r2, [r3, #1]
  bnoBuf.sent = false;
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <main+0x54>)
 8000884:	2201      	movs	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
  bmpBuf.received = false;
 8000888:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <main+0x58>)
 800088a:	2201      	movs	r2, #1
 800088c:	705a      	strb	r2, [r3, #1]
  bmpBuf.sent = false;
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <main+0x58>)
 8000890:	2201      	movs	r2, #1
 8000892:	701a      	strb	r2, [r3, #0]
  addTask(&taskOne);
 8000894:	4808      	ldr	r0, [pc, #32]	; (80008b8 <main+0x5c>)
 8000896:	f7ff ff4b 	bl	8000730 <addTask>
  addTask(&taskTwo);
 800089a:	4808      	ldr	r0, [pc, #32]	; (80008bc <main+0x60>)
 800089c:	f7ff ff48 	bl	8000730 <addTask>
  addTask(&readBNO);
 80008a0:	4807      	ldr	r0, [pc, #28]	; (80008c0 <main+0x64>)
 80008a2:	f7ff ff45 	bl	8000730 <addTask>
  HAL_InitTick(0);
 80008a6:	2000      	movs	r0, #0
 80008a8:	f000 fafc 	bl	8000ea4 <HAL_InitTick>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ac:	e7fe      	b.n	80008ac <main+0x50>
 80008ae:	bf00      	nop
 80008b0:	20000034 	.word	0x20000034
 80008b4:	20002410 	.word	0x20002410
 80008b8:	080005e5 	.word	0x080005e5
 80008bc:	0800063d 	.word	0x0800063d
 80008c0:	080002c5 	.word	0x080002c5

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b096      	sub	sp, #88	; 0x58
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008ce:	2228      	movs	r2, #40	; 0x28
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f003 fc00 	bl	80040d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
 80008f4:	611a      	str	r2, [r3, #16]
 80008f6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f8:	2302      	movs	r3, #2
 80008fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008fc:	2301      	movs	r3, #1
 80008fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000900:	2310      	movs	r3, #16
 8000902:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000904:	2300      	movs	r3, #0
 8000906:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000908:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800090c:	4618      	mov	r0, r3
 800090e:	f001 faf3 	bl	8001ef8 <HAL_RCC_OscConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000918:	f000 f92e 	bl	8000b78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800091c:	230f      	movs	r3, #15
 800091e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000920:	2300      	movs	r3, #0
 8000922:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f002 f9e6 	bl	8002d08 <HAL_RCC_ClockConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000942:	f000 f919 	bl	8000b78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000946:	2321      	movs	r3, #33	; 0x21
 8000948:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	4618      	mov	r0, r3
 8000956:	f002 fc0d 	bl	8003174 <HAL_RCCEx_PeriphCLKConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000960:	f000 f90a 	bl	8000b78 <Error_Handler>
  }
}
 8000964:	bf00      	nop
 8000966:	3758      	adds	r7, #88	; 0x58
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000970:	4b1b      	ldr	r3, [pc, #108]	; (80009e0 <MX_I2C1_Init+0x74>)
 8000972:	4a1c      	ldr	r2, [pc, #112]	; (80009e4 <MX_I2C1_Init+0x78>)
 8000974:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000976:	4b1a      	ldr	r3, [pc, #104]	; (80009e0 <MX_I2C1_Init+0x74>)
 8000978:	4a1b      	ldr	r2, [pc, #108]	; (80009e8 <MX_I2C1_Init+0x7c>)
 800097a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800097c:	4b18      	ldr	r3, [pc, #96]	; (80009e0 <MX_I2C1_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000982:	4b17      	ldr	r3, [pc, #92]	; (80009e0 <MX_I2C1_Init+0x74>)
 8000984:	2201      	movs	r2, #1
 8000986:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <MX_I2C1_Init+0x74>)
 800098a:	2200      	movs	r2, #0
 800098c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800098e:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <MX_I2C1_Init+0x74>)
 8000990:	2200      	movs	r2, #0
 8000992:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000994:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <MX_I2C1_Init+0x74>)
 8000996:	2200      	movs	r2, #0
 8000998:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <MX_I2C1_Init+0x74>)
 800099c:	2200      	movs	r2, #0
 800099e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <MX_I2C1_Init+0x74>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009a6:	480e      	ldr	r0, [pc, #56]	; (80009e0 <MX_I2C1_Init+0x74>)
 80009a8:	f000 fd24 	bl	80013f4 <HAL_I2C_Init>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009b2:	f000 f8e1 	bl	8000b78 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009b6:	2100      	movs	r1, #0
 80009b8:	4809      	ldr	r0, [pc, #36]	; (80009e0 <MX_I2C1_Init+0x74>)
 80009ba:	f001 fa05 	bl	8001dc8 <HAL_I2CEx_ConfigAnalogFilter>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009c4:	f000 f8d8 	bl	8000b78 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009c8:	2100      	movs	r1, #0
 80009ca:	4805      	ldr	r0, [pc, #20]	; (80009e0 <MX_I2C1_Init+0x74>)
 80009cc:	f001 fa47 	bl	8001e5e <HAL_I2CEx_ConfigDigitalFilter>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009d6:	f000 f8cf 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000424 	.word	0x20000424
 80009e4:	40005400 	.word	0x40005400
 80009e8:	2000090e 	.word	0x2000090e

080009ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b088      	sub	sp, #32
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009f2:	f107 0310 	add.w	r3, r7, #16
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a0a:	4b1d      	ldr	r3, [pc, #116]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a0c:	4a1d      	ldr	r2, [pc, #116]	; (8000a84 <MX_TIM3_Init+0x98>)
 8000a0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a10:	4b1b      	ldr	r3, [pc, #108]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a16:	4b1a      	ldr	r3, [pc, #104]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8000;
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a1e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000a22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a24:	4b16      	ldr	r3, [pc, #88]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a2a:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a2c:	2280      	movs	r2, #128	; 0x80
 8000a2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a30:	4813      	ldr	r0, [pc, #76]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a32:	f002 fcc5 	bl	80033c0 <HAL_TIM_Base_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000a3c:	f000 f89c 	bl	8000b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a46:	f107 0310 	add.w	r3, r7, #16
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	480c      	ldr	r0, [pc, #48]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a4e:	f002 fd0e 	bl	800346e <HAL_TIM_ConfigClockSource>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000a58:	f000 f88e 	bl	8000b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	4619      	mov	r1, r3
 8000a68:	4805      	ldr	r0, [pc, #20]	; (8000a80 <MX_TIM3_Init+0x94>)
 8000a6a:	f002 fedb 	bl	8003824 <HAL_TIMEx_MasterConfigSynchronization>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000a74:	f000 f880 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a78:	bf00      	nop
 8000a7a:	3720      	adds	r7, #32
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20002800 	.word	0x20002800
 8000a84:	40000400 	.word	0x40000400

08000a88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a8c:	4b14      	ldr	r3, [pc, #80]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000a8e:	4a15      	ldr	r2, [pc, #84]	; (8000ae4 <MX_USART1_UART_Init+0x5c>)
 8000a90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8000a92:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000a94:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000a98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b11      	ldr	r3, [pc, #68]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000aa2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aa6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aa8:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000aae:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000ab0:	220c      	movs	r2, #12
 8000ab2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ac0:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000acc:	4804      	ldr	r0, [pc, #16]	; (8000ae0 <MX_USART1_UART_Init+0x58>)
 8000ace:	f002 ff17 	bl	8003900 <HAL_UART_Init>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8000ad8:	f000 f84e 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20002850 	.word	0x20002850
 8000ae4:	40013800 	.word	0x40013800

08000ae8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000afe:	4b1d      	ldr	r3, [pc, #116]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b00:	695b      	ldr	r3, [r3, #20]
 8000b02:	4a1c      	ldr	r2, [pc, #112]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b08:	6153      	str	r3, [r2, #20]
 8000b0a:	4b1a      	ldr	r3, [pc, #104]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b0c:	695b      	ldr	r3, [r3, #20]
 8000b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b12:	60bb      	str	r3, [r7, #8]
 8000b14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b18:	695b      	ldr	r3, [r3, #20]
 8000b1a:	4a16      	ldr	r2, [pc, #88]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b20:	6153      	str	r3, [r2, #20]
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b30:	695b      	ldr	r3, [r3, #20]
 8000b32:	4a10      	ldr	r2, [pc, #64]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b38:	6153      	str	r3, [r2, #20]
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <MX_GPIO_Init+0x8c>)
 8000b3c:	695b      	ldr	r3, [r3, #20]
 8000b3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : VCP_TX_Pin VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000b46:	f248 0304 	movw	r3, #32772	; 0x8004
 8000b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b54:	2303      	movs	r3, #3
 8000b56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b58:	2307      	movs	r3, #7
 8000b5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5c:	f107 030c 	add.w	r3, r7, #12
 8000b60:	4619      	mov	r1, r3
 8000b62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b66:	f000 fad3 	bl	8001110 <HAL_GPIO_Init>

}
 8000b6a:	bf00      	nop
 8000b6c:	3720      	adds	r7, #32
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40021000 	.word	0x40021000

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <Error_Handler+0x8>
	...

08000b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8a:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000b8c:	699b      	ldr	r3, [r3, #24]
 8000b8e:	4a10      	ldr	r2, [pc, #64]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6193      	str	r3, [r2, #24]
 8000b96:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	607b      	str	r3, [r7, #4]
 8000ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bac:	61d3      	str	r3, [r2, #28]
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <HAL_MspInit+0x4c>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb6:	603b      	str	r3, [r7, #0]
 8000bb8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	210f      	movs	r1, #15
 8000bbe:	f06f 0001 	mvn.w	r0, #1
 8000bc2:	f000 fa7c 	bl	80010be <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	; 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a17      	ldr	r2, [pc, #92]	; (8000c50 <HAL_I2C_MspInit+0x7c>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d127      	bne.n	8000c46 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf6:	4b17      	ldr	r3, [pc, #92]	; (8000c54 <HAL_I2C_MspInit+0x80>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	4a16      	ldr	r2, [pc, #88]	; (8000c54 <HAL_I2C_MspInit+0x80>)
 8000bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c00:	6153      	str	r3, [r2, #20]
 8000c02:	4b14      	ldr	r3, [pc, #80]	; (8000c54 <HAL_I2C_MspInit+0x80>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c0e:	23c0      	movs	r3, #192	; 0xc0
 8000c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c12:	2312      	movs	r3, #18
 8000c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c1e:	2304      	movs	r3, #4
 8000c20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	4619      	mov	r1, r3
 8000c28:	480b      	ldr	r0, [pc, #44]	; (8000c58 <HAL_I2C_MspInit+0x84>)
 8000c2a:	f000 fa71 	bl	8001110 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c2e:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <HAL_I2C_MspInit+0x80>)
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	4a08      	ldr	r2, [pc, #32]	; (8000c54 <HAL_I2C_MspInit+0x80>)
 8000c34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c38:	61d3      	str	r3, [r2, #28]
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_I2C_MspInit+0x80>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c46:	bf00      	nop
 8000c48:	3728      	adds	r7, #40	; 0x28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40005400 	.word	0x40005400
 8000c54:	40021000 	.word	0x40021000
 8000c58:	48000400 	.word	0x48000400

08000c5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0a      	ldr	r2, [pc, #40]	; (8000c94 <HAL_TIM_Base_MspInit+0x38>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d10b      	bne.n	8000c86 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <HAL_TIM_Base_MspInit+0x3c>)
 8000c70:	69db      	ldr	r3, [r3, #28]
 8000c72:	4a09      	ldr	r2, [pc, #36]	; (8000c98 <HAL_TIM_Base_MspInit+0x3c>)
 8000c74:	f043 0302 	orr.w	r3, r3, #2
 8000c78:	61d3      	str	r3, [r2, #28]
 8000c7a:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <HAL_TIM_Base_MspInit+0x3c>)
 8000c7c:	69db      	ldr	r3, [r3, #28]
 8000c7e:	f003 0302 	and.w	r3, r3, #2
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	40000400 	.word	0x40000400
 8000c98:	40021000 	.word	0x40021000

08000c9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08a      	sub	sp, #40	; 0x28
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a18      	ldr	r2, [pc, #96]	; (8000d1c <HAL_UART_MspInit+0x80>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d129      	bne.n	8000d12 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cbe:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <HAL_UART_MspInit+0x84>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	4a17      	ldr	r2, [pc, #92]	; (8000d20 <HAL_UART_MspInit+0x84>)
 8000cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc8:	6193      	str	r3, [r2, #24]
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <HAL_UART_MspInit+0x84>)
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	4b12      	ldr	r3, [pc, #72]	; (8000d20 <HAL_UART_MspInit+0x84>)
 8000cd8:	695b      	ldr	r3, [r3, #20]
 8000cda:	4a11      	ldr	r2, [pc, #68]	; (8000d20 <HAL_UART_MspInit+0x84>)
 8000cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce0:	6153      	str	r3, [r2, #20]
 8000ce2:	4b0f      	ldr	r3, [pc, #60]	; (8000d20 <HAL_UART_MspInit+0x84>)
 8000ce4:	695b      	ldr	r3, [r3, #20]
 8000ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d00:	2307      	movs	r3, #7
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d04:	f107 0314 	add.w	r3, r7, #20
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d0e:	f000 f9ff 	bl	8001110 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d12:	bf00      	nop
 8000d14:	3728      	adds	r7, #40	; 0x28
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40013800 	.word	0x40013800
 8000d20:	40021000 	.word	0x40021000

08000d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <NMI_Handler+0x4>

08000d2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <HardFault_Handler+0x4>

08000d30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d34:	e7fe      	b.n	8000d34 <MemManage_Handler+0x4>

08000d36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d36:	b480      	push	{r7}
 8000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d3a:	e7fe      	b.n	8000d3a <BusFault_Handler+0x4>

08000d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d40:	e7fe      	b.n	8000d40 <UsageFault_Handler+0x4>

08000d42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d42:	b480      	push	{r7}
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
	...

08000d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000d66:	4b24      	ldr	r3, [pc, #144]	; (8000df8 <SysTick_Handler+0x98>)
 8000d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d6c:	601a      	str	r2, [r3, #0]

	for(int j = 0; j < NUM_PROC; j++) {
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	e038      	b.n	8000de6 <SysTick_Handler+0x86>
		if(processes[j].currentState == BLOCKED) {
 8000d74:	4a21      	ldr	r2, [pc, #132]	; (8000dfc <SysTick_Handler+0x9c>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8000d7c:	fb01 f303 	mul.w	r3, r1, r3
 8000d80:	4413      	add	r3, r2
 8000d82:	3304      	adds	r3, #4
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d12a      	bne.n	8000de0 <SysTick_Handler+0x80>
		  	processes[j].delay--;
 8000d8a:	4a1c      	ldr	r2, [pc, #112]	; (8000dfc <SysTick_Handler+0x9c>)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8000d92:	fb01 f303 	mul.w	r3, r1, r3
 8000d96:	4413      	add	r3, r2
 8000d98:	f503 737c 	add.w	r3, r3, #1008	; 0x3f0
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	1e5a      	subs	r2, r3, #1
 8000da0:	4916      	ldr	r1, [pc, #88]	; (8000dfc <SysTick_Handler+0x9c>)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f44f 707d 	mov.w	r0, #1012	; 0x3f4
 8000da8:	fb00 f303 	mul.w	r3, r0, r3
 8000dac:	440b      	add	r3, r1
 8000dae:	f503 737c 	add.w	r3, r3, #1008	; 0x3f0
 8000db2:	601a      	str	r2, [r3, #0]
			if(processes[j].delay == 0) {
 8000db4:	4a11      	ldr	r2, [pc, #68]	; (8000dfc <SysTick_Handler+0x9c>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8000dbc:	fb01 f303 	mul.w	r3, r1, r3
 8000dc0:	4413      	add	r3, r2
 8000dc2:	f503 737c 	add.w	r3, r3, #1008	; 0x3f0
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d109      	bne.n	8000de0 <SysTick_Handler+0x80>
		  		processes[j].currentState = ACTIVE;
 8000dcc:	4a0b      	ldr	r2, [pc, #44]	; (8000dfc <SysTick_Handler+0x9c>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f44f 717d 	mov.w	r1, #1012	; 0x3f4
 8000dd4:	fb01 f303 	mul.w	r3, r1, r3
 8000dd8:	4413      	add	r3, r2
 8000dda:	3304      	adds	r3, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < NUM_PROC; j++) {
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	3301      	adds	r3, #1
 8000de4:	607b      	str	r3, [r7, #4]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b07      	cmp	r3, #7
 8000dea:	ddc3      	ble.n	8000d74 <SysTick_Handler+0x14>
		}
	}


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dec:	f000 f88a 	bl	8000f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	e000ed04 	.word	0xe000ed04
 8000dfc:	20000470 	.word	0x20000470

08000e00 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <SystemInit+0x20>)
 8000e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e0a:	4a05      	ldr	r2, [pc, #20]	; (8000e20 <SystemInit+0x20>)
 8000e0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e5c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e28:	480d      	ldr	r0, [pc, #52]	; (8000e60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e2a:	490e      	ldr	r1, [pc, #56]	; (8000e64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e2c:	4a0e      	ldr	r2, [pc, #56]	; (8000e68 <LoopForever+0xe>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e30:	e002      	b.n	8000e38 <LoopCopyDataInit>

08000e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e36:	3304      	adds	r3, #4

08000e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e3c:	d3f9      	bcc.n	8000e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3e:	4a0b      	ldr	r2, [pc, #44]	; (8000e6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e40:	4c0b      	ldr	r4, [pc, #44]	; (8000e70 <LoopForever+0x16>)
  movs r3, #0
 8000e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e44:	e001      	b.n	8000e4a <LoopFillZerobss>

08000e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e48:	3204      	adds	r2, #4

08000e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e4c:	d3fb      	bcc.n	8000e46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e4e:	f7ff ffd7 	bl	8000e00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e52:	f003 f91d 	bl	8004090 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e56:	f7ff fd01 	bl	800085c <main>

08000e5a <LoopForever>:

LoopForever:
    b LoopForever
 8000e5a:	e7fe      	b.n	8000e5a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e5c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e64:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e68:	0800415c 	.word	0x0800415c
  ldr r2, =_sbss
 8000e6c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e70:	200028d8 	.word	0x200028d8

08000e74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e74:	e7fe      	b.n	8000e74 <ADC1_2_IRQHandler>
	...

08000e78 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <HAL_Init+0x28>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a07      	ldr	r2, [pc, #28]	; (8000ea0 <HAL_Init+0x28>)
 8000e82:	f043 0310 	orr.w	r3, r3, #16
 8000e86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e88:	2003      	movs	r0, #3
 8000e8a:	f000 f90d 	bl	80010a8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e8e:	2000      	movs	r0, #0
 8000e90:	f000 f808 	bl	8000ea4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e94:	f7ff fe76 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40022000 	.word	0x40022000

08000ea4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eac:	4b12      	ldr	r3, [pc, #72]	; (8000ef8 <HAL_InitTick+0x54>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b12      	ldr	r3, [pc, #72]	; (8000efc <HAL_InitTick+0x58>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 f917 	bl	80010f6 <HAL_SYSTICK_Config>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e00e      	b.n	8000ef0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b0f      	cmp	r3, #15
 8000ed6:	d80a      	bhi.n	8000eee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee0:	f000 f8ed 	bl	80010be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee4:	4a06      	ldr	r2, [pc, #24]	; (8000f00 <HAL_InitTick+0x5c>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e000      	b.n	8000ef0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000008 	.word	0x20000008
 8000f00:	20000004 	.word	0x20000004

08000f04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <HAL_IncTick+0x20>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_IncTick+0x24>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <HAL_IncTick+0x24>)
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000008 	.word	0x20000008
 8000f28:	200028d4 	.word	0x200028d4

08000f2c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000f30:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <HAL_GetTick+0x14>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	200028d4 	.word	0x200028d4

08000f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f54:	4b0c      	ldr	r3, [pc, #48]	; (8000f88 <__NVIC_SetPriorityGrouping+0x44>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f60:	4013      	ands	r3, r2
 8000f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f76:	4a04      	ldr	r2, [pc, #16]	; (8000f88 <__NVIC_SetPriorityGrouping+0x44>)
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	60d3      	str	r3, [r2, #12]
}
 8000f7c:	bf00      	nop
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f90:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	0a1b      	lsrs	r3, r3, #8
 8000f96:	f003 0307 	and.w	r3, r3, #7
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	6039      	str	r1, [r7, #0]
 8000fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	db0a      	blt.n	8000fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	490c      	ldr	r1, [pc, #48]	; (8000ff4 <__NVIC_SetPriority+0x4c>)
 8000fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc6:	0112      	lsls	r2, r2, #4
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	440b      	add	r3, r1
 8000fcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fd0:	e00a      	b.n	8000fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	4908      	ldr	r1, [pc, #32]	; (8000ff8 <__NVIC_SetPriority+0x50>)
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 030f 	and.w	r3, r3, #15
 8000fde:	3b04      	subs	r3, #4
 8000fe0:	0112      	lsls	r2, r2, #4
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	761a      	strb	r2, [r3, #24]
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	e000e100 	.word	0xe000e100
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b089      	sub	sp, #36	; 0x24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f1c3 0307 	rsb	r3, r3, #7
 8001016:	2b04      	cmp	r3, #4
 8001018:	bf28      	it	cs
 800101a:	2304      	movcs	r3, #4
 800101c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	3304      	adds	r3, #4
 8001022:	2b06      	cmp	r3, #6
 8001024:	d902      	bls.n	800102c <NVIC_EncodePriority+0x30>
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3b03      	subs	r3, #3
 800102a:	e000      	b.n	800102e <NVIC_EncodePriority+0x32>
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001030:	f04f 32ff 	mov.w	r2, #4294967295
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43da      	mvns	r2, r3
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	401a      	ands	r2, r3
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001044:	f04f 31ff 	mov.w	r1, #4294967295
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	fa01 f303 	lsl.w	r3, r1, r3
 800104e:	43d9      	mvns	r1, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001054:	4313      	orrs	r3, r2
         );
}
 8001056:	4618      	mov	r0, r3
 8001058:	3724      	adds	r7, #36	; 0x24
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
	...

08001064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001074:	d301      	bcc.n	800107a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001076:	2301      	movs	r3, #1
 8001078:	e00f      	b.n	800109a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800107a:	4a0a      	ldr	r2, [pc, #40]	; (80010a4 <SysTick_Config+0x40>)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001082:	210f      	movs	r1, #15
 8001084:	f04f 30ff 	mov.w	r0, #4294967295
 8001088:	f7ff ff8e 	bl	8000fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800108c:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <SysTick_Config+0x40>)
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001092:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <SysTick_Config+0x40>)
 8001094:	2207      	movs	r2, #7
 8001096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	e000e010 	.word	0xe000e010

080010a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff47 	bl	8000f44 <__NVIC_SetPriorityGrouping>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b086      	sub	sp, #24
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	4603      	mov	r3, r0
 80010c6:	60b9      	str	r1, [r7, #8]
 80010c8:	607a      	str	r2, [r7, #4]
 80010ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010d0:	f7ff ff5c 	bl	8000f8c <__NVIC_GetPriorityGrouping>
 80010d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	68b9      	ldr	r1, [r7, #8]
 80010da:	6978      	ldr	r0, [r7, #20]
 80010dc:	f7ff ff8e 	bl	8000ffc <NVIC_EncodePriority>
 80010e0:	4602      	mov	r2, r0
 80010e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e6:	4611      	mov	r1, r2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff ff5d 	bl	8000fa8 <__NVIC_SetPriority>
}
 80010ee:	bf00      	nop
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ffb0 	bl	8001064 <SysTick_Config>
 8001104:	4603      	mov	r3, r0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001110:	b480      	push	{r7}
 8001112:	b087      	sub	sp, #28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800111e:	e14e      	b.n	80013be <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	2101      	movs	r1, #1
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	fa01 f303 	lsl.w	r3, r1, r3
 800112c:	4013      	ands	r3, r2
 800112e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2b00      	cmp	r3, #0
 8001134:	f000 8140 	beq.w	80013b8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 0303 	and.w	r3, r3, #3
 8001140:	2b01      	cmp	r3, #1
 8001142:	d005      	beq.n	8001150 <HAL_GPIO_Init+0x40>
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0303 	and.w	r3, r3, #3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d130      	bne.n	80011b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	2203      	movs	r2, #3
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	43db      	mvns	r3, r3
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	68da      	ldr	r2, [r3, #12]
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001186:	2201      	movs	r2, #1
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	091b      	lsrs	r3, r3, #4
 800119c:	f003 0201 	and.w	r2, r3, #1
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f003 0303 	and.w	r3, r3, #3
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d017      	beq.n	80011ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	2203      	movs	r2, #3
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d123      	bne.n	8001242 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	08da      	lsrs	r2, r3, #3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3208      	adds	r2, #8
 8001202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001206:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	220f      	movs	r2, #15
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4013      	ands	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	691a      	ldr	r2, [r3, #16]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	08da      	lsrs	r2, r3, #3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3208      	adds	r2, #8
 800123c:	6939      	ldr	r1, [r7, #16]
 800123e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	2203      	movs	r2, #3
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43db      	mvns	r3, r3
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	4013      	ands	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0203 	and.w	r2, r3, #3
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800127e:	2b00      	cmp	r3, #0
 8001280:	f000 809a 	beq.w	80013b8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001284:	4b55      	ldr	r3, [pc, #340]	; (80013dc <HAL_GPIO_Init+0x2cc>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	4a54      	ldr	r2, [pc, #336]	; (80013dc <HAL_GPIO_Init+0x2cc>)
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6193      	str	r3, [r2, #24]
 8001290:	4b52      	ldr	r3, [pc, #328]	; (80013dc <HAL_GPIO_Init+0x2cc>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	f003 0301 	and.w	r3, r3, #1
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800129c:	4a50      	ldr	r2, [pc, #320]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3302      	adds	r3, #2
 80012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	f003 0303 	and.w	r3, r3, #3
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	220f      	movs	r2, #15
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	43db      	mvns	r3, r3
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012c6:	d013      	beq.n	80012f0 <HAL_GPIO_Init+0x1e0>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a46      	ldr	r2, [pc, #280]	; (80013e4 <HAL_GPIO_Init+0x2d4>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d00d      	beq.n	80012ec <HAL_GPIO_Init+0x1dc>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a45      	ldr	r2, [pc, #276]	; (80013e8 <HAL_GPIO_Init+0x2d8>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d007      	beq.n	80012e8 <HAL_GPIO_Init+0x1d8>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a44      	ldr	r2, [pc, #272]	; (80013ec <HAL_GPIO_Init+0x2dc>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d101      	bne.n	80012e4 <HAL_GPIO_Init+0x1d4>
 80012e0:	2303      	movs	r3, #3
 80012e2:	e006      	b.n	80012f2 <HAL_GPIO_Init+0x1e2>
 80012e4:	2305      	movs	r3, #5
 80012e6:	e004      	b.n	80012f2 <HAL_GPIO_Init+0x1e2>
 80012e8:	2302      	movs	r3, #2
 80012ea:	e002      	b.n	80012f2 <HAL_GPIO_Init+0x1e2>
 80012ec:	2301      	movs	r3, #1
 80012ee:	e000      	b.n	80012f2 <HAL_GPIO_Init+0x1e2>
 80012f0:	2300      	movs	r3, #0
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	f002 0203 	and.w	r2, r2, #3
 80012f8:	0092      	lsls	r2, r2, #2
 80012fa:	4093      	lsls	r3, r2
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001302:	4937      	ldr	r1, [pc, #220]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3302      	adds	r3, #2
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001310:	4b37      	ldr	r3, [pc, #220]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43db      	mvns	r3, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001334:	4a2e      	ldr	r2, [pc, #184]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800133a:	4b2d      	ldr	r3, [pc, #180]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	43db      	mvns	r3, r3
 8001344:	693a      	ldr	r2, [r7, #16]
 8001346:	4013      	ands	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800135e:	4a24      	ldr	r2, [pc, #144]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001364:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	43db      	mvns	r3, r3
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4013      	ands	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4313      	orrs	r3, r2
 8001386:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001388:	4a19      	ldr	r2, [pc, #100]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	43db      	mvns	r3, r3
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4013      	ands	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013b2:	4a0f      	ldr	r2, [pc, #60]	; (80013f0 <HAL_GPIO_Init+0x2e0>)
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	3301      	adds	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	fa22 f303 	lsr.w	r3, r2, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f47f aea9 	bne.w	8001120 <HAL_GPIO_Init+0x10>
  }
}
 80013ce:	bf00      	nop
 80013d0:	bf00      	nop
 80013d2:	371c      	adds	r7, #28
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40010000 	.word	0x40010000
 80013e4:	48000400 	.word	0x48000400
 80013e8:	48000800 	.word	0x48000800
 80013ec:	48000c00 	.word	0x48000c00
 80013f0:	40010400 	.word	0x40010400

080013f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e081      	b.n	800150a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800140c:	b2db      	uxtb	r3, r3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d106      	bne.n	8001420 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff fbda 	bl	8000bd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2224      	movs	r2, #36	; 0x24
 8001424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 0201 	bic.w	r2, r2, #1
 8001436:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001444:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001454:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d107      	bne.n	800146e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689a      	ldr	r2, [r3, #8]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	e006      	b.n	800147c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	689a      	ldr	r2, [r3, #8]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800147a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	2b02      	cmp	r3, #2
 8001482:	d104      	bne.n	800148e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800148c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	6812      	ldr	r2, [r2, #0]
 8001498:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800149c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80014b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691a      	ldr	r2, [r3, #16]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	69d9      	ldr	r1, [r3, #28]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a1a      	ldr	r2, [r3, #32]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	430a      	orrs	r2, r1
 80014da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f042 0201 	orr.w	r2, r2, #1
 80014ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2220      	movs	r2, #32
 80014f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af02      	add	r7, sp, #8
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	4608      	mov	r0, r1
 800151e:	4611      	mov	r1, r2
 8001520:	461a      	mov	r2, r3
 8001522:	4603      	mov	r3, r0
 8001524:	817b      	strh	r3, [r7, #10]
 8001526:	460b      	mov	r3, r1
 8001528:	813b      	strh	r3, [r7, #8]
 800152a:	4613      	mov	r3, r2
 800152c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b20      	cmp	r3, #32
 8001538:	f040 80f9 	bne.w	800172e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d002      	beq.n	8001548 <HAL_I2C_Mem_Write+0x34>
 8001542:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001544:	2b00      	cmp	r3, #0
 8001546:	d105      	bne.n	8001554 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800154e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0ed      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800155a:	2b01      	cmp	r3, #1
 800155c:	d101      	bne.n	8001562 <HAL_I2C_Mem_Write+0x4e>
 800155e:	2302      	movs	r3, #2
 8001560:	e0e6      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2201      	movs	r2, #1
 8001566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800156a:	f7ff fcdf 	bl	8000f2c <HAL_GetTick>
 800156e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	2319      	movs	r3, #25
 8001576:	2201      	movs	r2, #1
 8001578:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f000 fac3 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e0d1      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2221      	movs	r2, #33	; 0x21
 8001590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2240      	movs	r2, #64	; 0x40
 8001598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2200      	movs	r2, #0
 80015a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	6a3a      	ldr	r2, [r7, #32]
 80015a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80015ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2200      	movs	r2, #0
 80015b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80015b4:	88f8      	ldrh	r0, [r7, #6]
 80015b6:	893a      	ldrh	r2, [r7, #8]
 80015b8:	8979      	ldrh	r1, [r7, #10]
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	9301      	str	r3, [sp, #4]
 80015be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	4603      	mov	r3, r0
 80015c4:	68f8      	ldr	r0, [r7, #12]
 80015c6:	f000 f9d3 	bl	8001970 <I2C_RequestMemoryWrite>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e0a9      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	2bff      	cmp	r3, #255	; 0xff
 80015e4:	d90e      	bls.n	8001604 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	22ff      	movs	r2, #255	; 0xff
 80015ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	8979      	ldrh	r1, [r7, #10]
 80015f4:	2300      	movs	r3, #0
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f000 fbb5 	bl	8001d6c <I2C_TransferConfig>
 8001602:	e00f      	b.n	8001624 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001608:	b29a      	uxth	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001612:	b2da      	uxtb	r2, r3
 8001614:	8979      	ldrh	r1, [r7, #10]
 8001616:	2300      	movs	r3, #0
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f000 fba4 	bl	8001d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f000 faad 	bl	8001b88 <I2C_WaitOnTXISFlagUntilTimeout>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e07b      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163c:	781a      	ldrb	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001652:	b29b      	uxth	r3, r3
 8001654:	3b01      	subs	r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001660:	3b01      	subs	r3, #1
 8001662:	b29a      	uxth	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800166c:	b29b      	uxth	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	d034      	beq.n	80016dc <HAL_I2C_Mem_Write+0x1c8>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001676:	2b00      	cmp	r3, #0
 8001678:	d130      	bne.n	80016dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001680:	2200      	movs	r2, #0
 8001682:	2180      	movs	r1, #128	; 0x80
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f000 fa3f 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e04d      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001698:	b29b      	uxth	r3, r3
 800169a:	2bff      	cmp	r3, #255	; 0xff
 800169c:	d90e      	bls.n	80016bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	22ff      	movs	r2, #255	; 0xff
 80016a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	8979      	ldrh	r1, [r7, #10]
 80016ac:	2300      	movs	r3, #0
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	f000 fb59 	bl	8001d6c <I2C_TransferConfig>
 80016ba:	e00f      	b.n	80016dc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	8979      	ldrh	r1, [r7, #10]
 80016ce:	2300      	movs	r3, #0
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f000 fb48 	bl	8001d6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d19e      	bne.n	8001624 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 fa8c 	bl	8001c08 <I2C_WaitOnSTOPFlagUntilTimeout>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e01a      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2220      	movs	r2, #32
 8001700:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <HAL_I2C_Mem_Write+0x224>)
 800170e:	400b      	ands	r3, r1
 8001710:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2220      	movs	r2, #32
 8001716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2200      	movs	r2, #0
 8001726:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	e000      	b.n	8001730 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800172e:	2302      	movs	r3, #2
  }
}
 8001730:	4618      	mov	r0, r3
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	fe00e800 	.word	0xfe00e800

0800173c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af02      	add	r7, sp, #8
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	4608      	mov	r0, r1
 8001746:	4611      	mov	r1, r2
 8001748:	461a      	mov	r2, r3
 800174a:	4603      	mov	r3, r0
 800174c:	817b      	strh	r3, [r7, #10]
 800174e:	460b      	mov	r3, r1
 8001750:	813b      	strh	r3, [r7, #8]
 8001752:	4613      	mov	r3, r2
 8001754:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b20      	cmp	r3, #32
 8001760:	f040 80fd 	bne.w	800195e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001764:	6a3b      	ldr	r3, [r7, #32]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d002      	beq.n	8001770 <HAL_I2C_Mem_Read+0x34>
 800176a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800176c:	2b00      	cmp	r3, #0
 800176e:	d105      	bne.n	800177c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001776:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0f1      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001782:	2b01      	cmp	r3, #1
 8001784:	d101      	bne.n	800178a <HAL_I2C_Mem_Read+0x4e>
 8001786:	2302      	movs	r3, #2
 8001788:	e0ea      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2201      	movs	r2, #1
 800178e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001792:	f7ff fbcb 	bl	8000f2c <HAL_GetTick>
 8001796:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2319      	movs	r3, #25
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017a4:	68f8      	ldr	r0, [r7, #12]
 80017a6:	f000 f9af 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0d5      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2222      	movs	r2, #34	; 0x22
 80017b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2240      	movs	r2, #64	; 0x40
 80017c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2200      	movs	r2, #0
 80017c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	6a3a      	ldr	r2, [r7, #32]
 80017ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80017d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2200      	movs	r2, #0
 80017da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80017dc:	88f8      	ldrh	r0, [r7, #6]
 80017de:	893a      	ldrh	r2, [r7, #8]
 80017e0:	8979      	ldrh	r1, [r7, #10]
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	4603      	mov	r3, r0
 80017ec:	68f8      	ldr	r0, [r7, #12]
 80017ee:	f000 f913 	bl	8001a18 <I2C_RequestMemoryRead>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e0ad      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001808:	b29b      	uxth	r3, r3
 800180a:	2bff      	cmp	r3, #255	; 0xff
 800180c:	d90e      	bls.n	800182c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	22ff      	movs	r2, #255	; 0xff
 8001812:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001818:	b2da      	uxtb	r2, r3
 800181a:	8979      	ldrh	r1, [r7, #10]
 800181c:	4b52      	ldr	r3, [pc, #328]	; (8001968 <HAL_I2C_Mem_Read+0x22c>)
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f000 faa1 	bl	8001d6c <I2C_TransferConfig>
 800182a:	e00f      	b.n	800184c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001830:	b29a      	uxth	r2, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800183a:	b2da      	uxtb	r2, r3
 800183c:	8979      	ldrh	r1, [r7, #10]
 800183e:	4b4a      	ldr	r3, [pc, #296]	; (8001968 <HAL_I2C_Mem_Read+0x22c>)
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001846:	68f8      	ldr	r0, [r7, #12]
 8001848:	f000 fa90 	bl	8001d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001852:	2200      	movs	r2, #0
 8001854:	2104      	movs	r1, #4
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 f956 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e07c      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001878:	1c5a      	adds	r2, r3, #1
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001882:	3b01      	subs	r3, #1
 8001884:	b29a      	uxth	r2, r3
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800188e:	b29b      	uxth	r3, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800189c:	b29b      	uxth	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d034      	beq.n	800190c <HAL_I2C_Mem_Read+0x1d0>
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d130      	bne.n	800190c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b0:	2200      	movs	r2, #0
 80018b2:	2180      	movs	r1, #128	; 0x80
 80018b4:	68f8      	ldr	r0, [r7, #12]
 80018b6:	f000 f927 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e04d      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	2bff      	cmp	r3, #255	; 0xff
 80018cc:	d90e      	bls.n	80018ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	22ff      	movs	r2, #255	; 0xff
 80018d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	8979      	ldrh	r1, [r7, #10]
 80018dc:	2300      	movs	r3, #0
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f000 fa41 	bl	8001d6c <I2C_TransferConfig>
 80018ea:	e00f      	b.n	800190c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	8979      	ldrh	r1, [r7, #10]
 80018fe:	2300      	movs	r3, #0
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f000 fa30 	bl	8001d6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001910:	b29b      	uxth	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d19a      	bne.n	800184c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f000 f974 	bl	8001c08 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e01a      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2220      	movs	r2, #32
 8001930:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6859      	ldr	r1, [r3, #4]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b0b      	ldr	r3, [pc, #44]	; (800196c <HAL_I2C_Mem_Read+0x230>)
 800193e:	400b      	ands	r3, r1
 8001940:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2220      	movs	r2, #32
 8001946:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800195a:	2300      	movs	r3, #0
 800195c:	e000      	b.n	8001960 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800195e:	2302      	movs	r3, #2
  }
}
 8001960:	4618      	mov	r0, r3
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	80002400 	.word	0x80002400
 800196c:	fe00e800 	.word	0xfe00e800

08001970 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af02      	add	r7, sp, #8
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	4608      	mov	r0, r1
 800197a:	4611      	mov	r1, r2
 800197c:	461a      	mov	r2, r3
 800197e:	4603      	mov	r3, r0
 8001980:	817b      	strh	r3, [r7, #10]
 8001982:	460b      	mov	r3, r1
 8001984:	813b      	strh	r3, [r7, #8]
 8001986:	4613      	mov	r3, r2
 8001988:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	8979      	ldrh	r1, [r7, #10]
 8001990:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <I2C_RequestMemoryWrite+0xa4>)
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f000 f9e7 	bl	8001d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800199e:	69fa      	ldr	r2, [r7, #28]
 80019a0:	69b9      	ldr	r1, [r7, #24]
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f000 f8f0 	bl	8001b88 <I2C_WaitOnTXISFlagUntilTimeout>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e02c      	b.n	8001a0c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d105      	bne.n	80019c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80019b8:	893b      	ldrh	r3, [r7, #8]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	629a      	str	r2, [r3, #40]	; 0x28
 80019c2:	e015      	b.n	80019f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80019c4:	893b      	ldrh	r3, [r7, #8]
 80019c6:	0a1b      	lsrs	r3, r3, #8
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80019d2:	69fa      	ldr	r2, [r7, #28]
 80019d4:	69b9      	ldr	r1, [r7, #24]
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f000 f8d6 	bl	8001b88 <I2C_WaitOnTXISFlagUntilTimeout>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e012      	b.n	8001a0c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80019e6:	893b      	ldrh	r3, [r7, #8]
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	2200      	movs	r2, #0
 80019f8:	2180      	movs	r1, #128	; 0x80
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f000 f884 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e000      	b.n	8001a0c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	80002000 	.word	0x80002000

08001a18 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af02      	add	r7, sp, #8
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	4608      	mov	r0, r1
 8001a22:	4611      	mov	r1, r2
 8001a24:	461a      	mov	r2, r3
 8001a26:	4603      	mov	r3, r0
 8001a28:	817b      	strh	r3, [r7, #10]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	813b      	strh	r3, [r7, #8]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001a32:	88fb      	ldrh	r3, [r7, #6]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	8979      	ldrh	r1, [r7, #10]
 8001a38:	4b20      	ldr	r3, [pc, #128]	; (8001abc <I2C_RequestMemoryRead+0xa4>)
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f000 f994 	bl	8001d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a44:	69fa      	ldr	r2, [r7, #28]
 8001a46:	69b9      	ldr	r1, [r7, #24]
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f000 f89d 	bl	8001b88 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e02c      	b.n	8001ab2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d105      	bne.n	8001a6a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a5e:	893b      	ldrh	r3, [r7, #8]
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	629a      	str	r2, [r3, #40]	; 0x28
 8001a68:	e015      	b.n	8001a96 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001a6a:	893b      	ldrh	r3, [r7, #8]
 8001a6c:	0a1b      	lsrs	r3, r3, #8
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a78:	69fa      	ldr	r2, [r7, #28]
 8001a7a:	69b9      	ldr	r1, [r7, #24]
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f000 f883 	bl	8001b88 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e012      	b.n	8001ab2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a8c:	893b      	ldrh	r3, [r7, #8]
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2140      	movs	r1, #64	; 0x40
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f000 f831 	bl	8001b08 <I2C_WaitOnFlagUntilTimeout>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e000      	b.n	8001ab2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	80002000 	.word	0x80002000

08001ac0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d103      	bne.n	8001ade <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2200      	movs	r2, #0
 8001adc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d007      	beq.n	8001afc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699a      	ldr	r2, [r3, #24]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0201 	orr.w	r2, r2, #1
 8001afa:	619a      	str	r2, [r3, #24]
  }
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	4613      	mov	r3, r2
 8001b16:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b18:	e022      	b.n	8001b60 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b20:	d01e      	beq.n	8001b60 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b22:	f7ff fa03 	bl	8000f2c <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d302      	bcc.n	8001b38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d113      	bne.n	8001b60 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3c:	f043 0220 	orr.w	r2, r3, #32
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2220      	movs	r2, #32
 8001b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e00f      	b.n	8001b80 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	699a      	ldr	r2, [r3, #24]
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	bf0c      	ite	eq
 8001b70:	2301      	moveq	r3, #1
 8001b72:	2300      	movne	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	461a      	mov	r2, r3
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d0cd      	beq.n	8001b1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b94:	e02c      	b.n	8001bf0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f000 f870 	bl	8001c80 <I2C_IsAcknowledgeFailed>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e02a      	b.n	8001c00 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb0:	d01e      	beq.n	8001bf0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bb2:	f7ff f9bb 	bl	8000f2c <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	68ba      	ldr	r2, [r7, #8]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d302      	bcc.n	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d113      	bne.n	8001bf0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	f043 0220 	orr.w	r2, r3, #32
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e007      	b.n	8001c00 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d1cb      	bne.n	8001b96 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3710      	adds	r7, #16
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c14:	e028      	b.n	8001c68 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	68b9      	ldr	r1, [r7, #8]
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 f830 	bl	8001c80 <I2C_IsAcknowledgeFailed>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e026      	b.n	8001c78 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c2a:	f7ff f97f 	bl	8000f2c <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d302      	bcc.n	8001c40 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d113      	bne.n	8001c68 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c44:	f043 0220 	orr.w	r2, r3, #32
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2220      	movs	r2, #32
 8001c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e007      	b.n	8001c78 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	f003 0320 	and.w	r3, r3, #32
 8001c72:	2b20      	cmp	r3, #32
 8001c74:	d1cf      	bne.n	8001c16 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	f003 0310 	and.w	r3, r3, #16
 8001c96:	2b10      	cmp	r3, #16
 8001c98:	d161      	bne.n	8001d5e <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ca8:	d02b      	beq.n	8001d02 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001cb8:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cba:	e022      	b.n	8001d02 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc2:	d01e      	beq.n	8001d02 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cc4:	f7ff f932 	bl	8000f2c <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d302      	bcc.n	8001cda <I2C_IsAcknowledgeFailed+0x5a>
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d113      	bne.n	8001d02 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cde:	f043 0220 	orr.w	r2, r3, #32
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2220      	movs	r2, #32
 8001cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e02e      	b.n	8001d60 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0320 	and.w	r3, r3, #32
 8001d0c:	2b20      	cmp	r3, #32
 8001d0e:	d1d5      	bne.n	8001cbc <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2210      	movs	r2, #16
 8001d16:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f7ff fecd 	bl	8001ac0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6859      	ldr	r1, [r3, #4]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <I2C_IsAcknowledgeFailed+0xe8>)
 8001d32:	400b      	ands	r3, r1
 8001d34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3a:	f043 0204 	orr.w	r2, r3, #4
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2220      	movs	r2, #32
 8001d46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e000      	b.n	8001d60 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	fe00e800 	.word	0xfe00e800

08001d6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	460b      	mov	r3, r1
 8001d78:	817b      	strh	r3, [r7, #10]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	0d5b      	lsrs	r3, r3, #21
 8001d88:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001d8c:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <I2C_TransferConfig+0x58>)
 8001d8e:	430b      	orrs	r3, r1
 8001d90:	43db      	mvns	r3, r3
 8001d92:	ea02 0103 	and.w	r1, r2, r3
 8001d96:	897b      	ldrh	r3, [r7, #10]
 8001d98:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d9c:	7a7b      	ldrb	r3, [r7, #9]
 8001d9e:	041b      	lsls	r3, r3, #16
 8001da0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001da4:	431a      	orrs	r2, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	431a      	orrs	r2, r3
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	431a      	orrs	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001db6:	bf00      	nop
 8001db8:	3714      	adds	r7, #20
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	03ff63ff 	.word	0x03ff63ff

08001dc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b20      	cmp	r3, #32
 8001ddc:	d138      	bne.n	8001e50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d101      	bne.n	8001dec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e032      	b.n	8001e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2224      	movs	r2, #36	; 0x24
 8001df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 0201 	bic.w	r2, r2, #1
 8001e0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	6819      	ldr	r1, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f042 0201 	orr.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2220      	movs	r2, #32
 8001e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	e000      	b.n	8001e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e50:	2302      	movs	r3, #2
  }
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d139      	bne.n	8001ee8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e7e:	2302      	movs	r3, #2
 8001e80:	e033      	b.n	8001eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2224      	movs	r2, #36	; 0x24
 8001e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0201 	bic.w	r2, r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001eb0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	021b      	lsls	r3, r3, #8
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	e000      	b.n	8001eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ee8:	2302      	movs	r3, #2
  }
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d102      	bne.n	8001f12 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	f000 bef4 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 816a 	beq.w	80021f6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f22:	4bb3      	ldr	r3, [pc, #716]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	d00c      	beq.n	8001f48 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f2e:	4bb0      	ldr	r3, [pc, #704]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 030c 	and.w	r3, r3, #12
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d159      	bne.n	8001fee <HAL_RCC_OscConfig+0xf6>
 8001f3a:	4bad      	ldr	r3, [pc, #692]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f46:	d152      	bne.n	8001fee <HAL_RCC_OscConfig+0xf6>
 8001f48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f4c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f50:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001f54:	fa93 f3a3 	rbit	r3, r3
 8001f58:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f5c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f60:	fab3 f383 	clz	r3, r3
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	095b      	lsrs	r3, r3, #5
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d102      	bne.n	8001f7a <HAL_RCC_OscConfig+0x82>
 8001f74:	4b9e      	ldr	r3, [pc, #632]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	e015      	b.n	8001fa6 <HAL_RCC_OscConfig+0xae>
 8001f7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f7e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f82:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001f86:	fa93 f3a3 	rbit	r3, r3
 8001f8a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001f8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f92:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001f96:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001f9a:	fa93 f3a3 	rbit	r3, r3
 8001f9e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001fa2:	4b93      	ldr	r3, [pc, #588]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001faa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001fae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001fb2:	fa92 f2a2 	rbit	r2, r2
 8001fb6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001fba:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001fbe:	fab2 f282 	clz	r2, r2
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	f042 0220 	orr.w	r2, r2, #32
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	f002 021f 	and.w	r2, r2, #31
 8001fce:	2101      	movs	r1, #1
 8001fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f000 810c 	beq.w	80021f4 <HAL_RCC_OscConfig+0x2fc>
 8001fdc:	1d3b      	adds	r3, r7, #4
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f040 8106 	bne.w	80021f4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	f000 be86 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ff8:	d106      	bne.n	8002008 <HAL_RCC_OscConfig+0x110>
 8001ffa:	4b7d      	ldr	r3, [pc, #500]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a7c      	ldr	r2, [pc, #496]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e030      	b.n	800206a <HAL_RCC_OscConfig+0x172>
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0x134>
 8002012:	4b77      	ldr	r3, [pc, #476]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a76      	ldr	r2, [pc, #472]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002018:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b74      	ldr	r3, [pc, #464]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a73      	ldr	r2, [pc, #460]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002024:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	e01e      	b.n	800206a <HAL_RCC_OscConfig+0x172>
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002036:	d10c      	bne.n	8002052 <HAL_RCC_OscConfig+0x15a>
 8002038:	4b6d      	ldr	r3, [pc, #436]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a6c      	ldr	r2, [pc, #432]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 800203e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b6a      	ldr	r3, [pc, #424]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a69      	ldr	r2, [pc, #420]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 800204a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800204e:	6013      	str	r3, [r2, #0]
 8002050:	e00b      	b.n	800206a <HAL_RCC_OscConfig+0x172>
 8002052:	4b67      	ldr	r3, [pc, #412]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a66      	ldr	r2, [pc, #408]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	4b64      	ldr	r3, [pc, #400]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a63      	ldr	r2, [pc, #396]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002064:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002068:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800206a:	4b61      	ldr	r3, [pc, #388]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 800206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206e:	f023 020f 	bic.w	r2, r3, #15
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	495d      	ldr	r1, [pc, #372]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 800207a:	4313      	orrs	r3, r2
 800207c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800207e:	1d3b      	adds	r3, r7, #4
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d059      	beq.n	800213c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002088:	f7fe ff50 	bl	8000f2c <HAL_GetTick>
 800208c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002090:	e00a      	b.n	80020a8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002092:	f7fe ff4b 	bl	8000f2c <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	; 0x64
 80020a0:	d902      	bls.n	80020a8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	f000 be29 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>
 80020a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020ac:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80020b4:	fa93 f3a3 	rbit	r3, r3
 80020b8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80020bc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c0:	fab3 f383 	clz	r3, r3
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d102      	bne.n	80020da <HAL_RCC_OscConfig+0x1e2>
 80020d4:	4b46      	ldr	r3, [pc, #280]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	e015      	b.n	8002106 <HAL_RCC_OscConfig+0x20e>
 80020da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020de:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80020e6:	fa93 f3a3 	rbit	r3, r3
 80020ea:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80020ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020f2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80020f6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80020fa:	fa93 f3a3 	rbit	r3, r3
 80020fe:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002102:	4b3b      	ldr	r3, [pc, #236]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800210a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800210e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002112:	fa92 f2a2 	rbit	r2, r2
 8002116:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800211a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800211e:	fab2 f282 	clz	r2, r2
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	f042 0220 	orr.w	r2, r2, #32
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	f002 021f 	and.w	r2, r2, #31
 800212e:	2101      	movs	r1, #1
 8002130:	fa01 f202 	lsl.w	r2, r1, r2
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0ab      	beq.n	8002092 <HAL_RCC_OscConfig+0x19a>
 800213a:	e05c      	b.n	80021f6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7fe fef6 	bl	8000f2c <HAL_GetTick>
 8002140:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002144:	e00a      	b.n	800215c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002146:	f7fe fef1 	bl	8000f2c <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	; 0x64
 8002154:	d902      	bls.n	800215c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	f000 bdcf 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>
 800215c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002160:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002164:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002168:	fa93 f3a3 	rbit	r3, r3
 800216c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002170:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002174:	fab3 f383 	clz	r3, r3
 8002178:	b2db      	uxtb	r3, r3
 800217a:	095b      	lsrs	r3, r3, #5
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b01      	cmp	r3, #1
 8002186:	d102      	bne.n	800218e <HAL_RCC_OscConfig+0x296>
 8002188:	4b19      	ldr	r3, [pc, #100]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	e015      	b.n	80021ba <HAL_RCC_OscConfig+0x2c2>
 800218e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002192:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002196:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800219a:	fa93 f3a3 	rbit	r3, r3
 800219e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80021a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021a6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80021aa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80021ae:	fa93 f3a3 	rbit	r3, r3
 80021b2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80021b6:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <HAL_RCC_OscConfig+0x2f8>)
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021be:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80021c2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80021c6:	fa92 f2a2 	rbit	r2, r2
 80021ca:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80021ce:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80021d2:	fab2 f282 	clz	r2, r2
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	f042 0220 	orr.w	r2, r2, #32
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	f002 021f 	and.w	r2, r2, #31
 80021e2:	2101      	movs	r1, #1
 80021e4:	fa01 f202 	lsl.w	r2, r1, r2
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1ab      	bne.n	8002146 <HAL_RCC_OscConfig+0x24e>
 80021ee:	e002      	b.n	80021f6 <HAL_RCC_OscConfig+0x2fe>
 80021f0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 816f 	beq.w	80024e4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002206:	4bd0      	ldr	r3, [pc, #832]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00b      	beq.n	800222a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002212:	4bcd      	ldr	r3, [pc, #820]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b08      	cmp	r3, #8
 800221c:	d16c      	bne.n	80022f8 <HAL_RCC_OscConfig+0x400>
 800221e:	4bca      	ldr	r3, [pc, #808]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d166      	bne.n	80022f8 <HAL_RCC_OscConfig+0x400>
 800222a:	2302      	movs	r3, #2
 800222c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002230:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800223c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002240:	fab3 f383 	clz	r3, r3
 8002244:	b2db      	uxtb	r3, r3
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	b2db      	uxtb	r3, r3
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d102      	bne.n	800225a <HAL_RCC_OscConfig+0x362>
 8002254:	4bbc      	ldr	r3, [pc, #752]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	e013      	b.n	8002282 <HAL_RCC_OscConfig+0x38a>
 800225a:	2302      	movs	r3, #2
 800225c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002264:	fa93 f3a3 	rbit	r3, r3
 8002268:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800226c:	2302      	movs	r3, #2
 800226e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002272:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800227e:	4bb2      	ldr	r3, [pc, #712]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	2202      	movs	r2, #2
 8002284:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002288:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800228c:	fa92 f2a2 	rbit	r2, r2
 8002290:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002294:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002298:	fab2 f282 	clz	r2, r2
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	f042 0220 	orr.w	r2, r2, #32
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	f002 021f 	and.w	r2, r2, #31
 80022a8:	2101      	movs	r1, #1
 80022aa:	fa01 f202 	lsl.w	r2, r1, r2
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <HAL_RCC_OscConfig+0x3cc>
 80022b4:	1d3b      	adds	r3, r7, #4
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d002      	beq.n	80022c4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	f000 bd1b 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c4:	4ba0      	ldr	r3, [pc, #640]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022cc:	1d3b      	adds	r3, r7, #4
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	21f8      	movs	r1, #248	; 0xf8
 80022d4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80022dc:	fa91 f1a1 	rbit	r1, r1
 80022e0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80022e4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80022e8:	fab1 f181 	clz	r1, r1
 80022ec:	b2c9      	uxtb	r1, r1
 80022ee:	408b      	lsls	r3, r1
 80022f0:	4995      	ldr	r1, [pc, #596]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f6:	e0f5      	b.n	80024e4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 8085 	beq.w	800240e <HAL_RCC_OscConfig+0x516>
 8002304:	2301      	movs	r3, #1
 8002306:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800230e:	fa93 f3a3 	rbit	r3, r3
 8002312:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002316:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800231a:	fab3 f383 	clz	r3, r3
 800231e:	b2db      	uxtb	r3, r3
 8002320:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002324:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	461a      	mov	r2, r3
 800232c:	2301      	movs	r3, #1
 800232e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7fe fdfc 	bl	8000f2c <HAL_GetTick>
 8002334:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002338:	e00a      	b.n	8002350 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800233a:	f7fe fdf7 	bl	8000f2c <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d902      	bls.n	8002350 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	f000 bcd5 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>
 8002350:	2302      	movs	r3, #2
 8002352:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002356:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800235a:	fa93 f3a3 	rbit	r3, r3
 800235e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002362:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002366:	fab3 f383 	clz	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	095b      	lsrs	r3, r3, #5
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b01      	cmp	r3, #1
 8002378:	d102      	bne.n	8002380 <HAL_RCC_OscConfig+0x488>
 800237a:	4b73      	ldr	r3, [pc, #460]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	e013      	b.n	80023a8 <HAL_RCC_OscConfig+0x4b0>
 8002380:	2302      	movs	r3, #2
 8002382:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800238a:	fa93 f3a3 	rbit	r3, r3
 800238e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002392:	2302      	movs	r3, #2
 8002394:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002398:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800239c:	fa93 f3a3 	rbit	r3, r3
 80023a0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80023a4:	4b68      	ldr	r3, [pc, #416]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	2202      	movs	r2, #2
 80023aa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80023ae:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80023b2:	fa92 f2a2 	rbit	r2, r2
 80023b6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80023ba:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80023be:	fab2 f282 	clz	r2, r2
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	f042 0220 	orr.w	r2, r2, #32
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	f002 021f 	and.w	r2, r2, #31
 80023ce:	2101      	movs	r1, #1
 80023d0:	fa01 f202 	lsl.w	r2, r1, r2
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0af      	beq.n	800233a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023da:	4b5b      	ldr	r3, [pc, #364]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	21f8      	movs	r1, #248	; 0xf8
 80023ea:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ee:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80023f2:	fa91 f1a1 	rbit	r1, r1
 80023f6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80023fa:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80023fe:	fab1 f181 	clz	r1, r1
 8002402:	b2c9      	uxtb	r1, r1
 8002404:	408b      	lsls	r3, r1
 8002406:	4950      	ldr	r1, [pc, #320]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
 800240c:	e06a      	b.n	80024e4 <HAL_RCC_OscConfig+0x5ec>
 800240e:	2301      	movs	r3, #1
 8002410:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002418:	fa93 f3a3 	rbit	r3, r3
 800241c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002420:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002424:	fab3 f383 	clz	r3, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800242e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	461a      	mov	r2, r3
 8002436:	2300      	movs	r3, #0
 8002438:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243a:	f7fe fd77 	bl	8000f2c <HAL_GetTick>
 800243e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002442:	e00a      	b.n	800245a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002444:	f7fe fd72 	bl	8000f2c <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d902      	bls.n	800245a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	f000 bc50 	b.w	8002cfa <HAL_RCC_OscConfig+0xe02>
 800245a:	2302      	movs	r3, #2
 800245c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002464:	fa93 f3a3 	rbit	r3, r3
 8002468:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800246c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002470:	fab3 f383 	clz	r3, r3
 8002474:	b2db      	uxtb	r3, r3
 8002476:	095b      	lsrs	r3, r3, #5
 8002478:	b2db      	uxtb	r3, r3
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b01      	cmp	r3, #1
 8002482:	d102      	bne.n	800248a <HAL_RCC_OscConfig+0x592>
 8002484:	4b30      	ldr	r3, [pc, #192]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	e013      	b.n	80024b2 <HAL_RCC_OscConfig+0x5ba>
 800248a:	2302      	movs	r3, #2
 800248c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002494:	fa93 f3a3 	rbit	r3, r3
 8002498:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800249c:	2302      	movs	r3, #2
 800249e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80024a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80024a6:	fa93 f3a3 	rbit	r3, r3
 80024aa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80024ae:	4b26      	ldr	r3, [pc, #152]	; (8002548 <HAL_RCC_OscConfig+0x650>)
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	2202      	movs	r2, #2
 80024b4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80024b8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80024bc:	fa92 f2a2 	rbit	r2, r2
 80024c0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80024c4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80024c8:	fab2 f282 	clz	r2, r2
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	f042 0220 	orr.w	r2, r2, #32
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	f002 021f 	and.w	r2, r2, #31
 80024d8:	2101      	movs	r1, #1
 80024da:	fa01 f202 	lsl.w	r2, r1, r2
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1af      	bne.n	8002444 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 80da 	beq.w	80026a8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f4:	1d3b      	adds	r3, r7, #4
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d069      	beq.n	80025d2 <HAL_RCC_OscConfig+0x6da>
 80024fe:	2301      	movs	r3, #1
 8002500:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002504:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002508:	fa93 f3a3 	rbit	r3, r3
 800250c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002514:	fab3 f383 	clz	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	461a      	mov	r2, r3
 800251c:	4b0b      	ldr	r3, [pc, #44]	; (800254c <HAL_RCC_OscConfig+0x654>)
 800251e:	4413      	add	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	461a      	mov	r2, r3
 8002524:	2301      	movs	r3, #1
 8002526:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002528:	f7fe fd00 	bl	8000f2c <HAL_GetTick>
 800252c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002530:	e00e      	b.n	8002550 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002532:	f7fe fcfb 	bl	8000f2c <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d906      	bls.n	8002550 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e3d9      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 8002546:	bf00      	nop
 8002548:	40021000 	.word	0x40021000
 800254c:	10908120 	.word	0x10908120
 8002550:	2302      	movs	r3, #2
 8002552:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002556:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800255a:	fa93 f3a3 	rbit	r3, r3
 800255e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002562:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002566:	2202      	movs	r2, #2
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	fa93 f2a3 	rbit	r2, r3
 8002574:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800257e:	2202      	movs	r2, #2
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	fa93 f2a3 	rbit	r2, r3
 800258c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002590:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002592:	4ba5      	ldr	r3, [pc, #660]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002594:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002596:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800259a:	2102      	movs	r1, #2
 800259c:	6019      	str	r1, [r3, #0]
 800259e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	fa93 f1a3 	rbit	r1, r3
 80025a8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80025ac:	6019      	str	r1, [r3, #0]
  return result;
 80025ae:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	fab3 f383 	clz	r3, r3
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	2101      	movs	r1, #1
 80025c6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ca:	4013      	ands	r3, r2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0b0      	beq.n	8002532 <HAL_RCC_OscConfig+0x63a>
 80025d0:	e06a      	b.n	80026a8 <HAL_RCC_OscConfig+0x7b0>
 80025d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80025d6:	2201      	movs	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025da:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	fa93 f2a3 	rbit	r2, r3
 80025e4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80025e8:	601a      	str	r2, [r3, #0]
  return result;
 80025ea:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80025ee:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025f0:	fab3 f383 	clz	r3, r3
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	461a      	mov	r2, r3
 80025f8:	4b8c      	ldr	r3, [pc, #560]	; (800282c <HAL_RCC_OscConfig+0x934>)
 80025fa:	4413      	add	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	461a      	mov	r2, r3
 8002600:	2300      	movs	r3, #0
 8002602:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002604:	f7fe fc92 	bl	8000f2c <HAL_GetTick>
 8002608:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800260c:	e009      	b.n	8002622 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800260e:	f7fe fc8d 	bl	8000f2c <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e36b      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 8002622:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002626:	2202      	movs	r2, #2
 8002628:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	fa93 f2a3 	rbit	r2, r3
 8002634:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800263e:	2202      	movs	r2, #2
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	fa93 f2a3 	rbit	r2, r3
 800264c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002656:	2202      	movs	r2, #2
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	fa93 f2a3 	rbit	r2, r3
 8002664:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002668:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800266a:	4b6f      	ldr	r3, [pc, #444]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 800266c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800266e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002672:	2102      	movs	r1, #2
 8002674:	6019      	str	r1, [r3, #0]
 8002676:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	fa93 f1a3 	rbit	r1, r3
 8002680:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002684:	6019      	str	r1, [r3, #0]
  return result;
 8002686:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	fab3 f383 	clz	r3, r3
 8002690:	b2db      	uxtb	r3, r3
 8002692:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002696:	b2db      	uxtb	r3, r3
 8002698:	f003 031f 	and.w	r3, r3, #31
 800269c:	2101      	movs	r1, #1
 800269e:	fa01 f303 	lsl.w	r3, r1, r3
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1b2      	bne.n	800260e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a8:	1d3b      	adds	r3, r7, #4
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f000 8158 	beq.w	8002968 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b8:	2300      	movs	r3, #0
 80026ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026be:	4b5a      	ldr	r3, [pc, #360]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d112      	bne.n	80026f0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ca:	4b57      	ldr	r3, [pc, #348]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	4a56      	ldr	r2, [pc, #344]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 80026d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d4:	61d3      	str	r3, [r2, #28]
 80026d6:	4b54      	ldr	r3, [pc, #336]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80026de:	f107 0308 	add.w	r3, r7, #8
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	f107 0308 	add.w	r3, r7, #8
 80026e8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80026ea:	2301      	movs	r3, #1
 80026ec:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f0:	4b4f      	ldr	r3, [pc, #316]	; (8002830 <HAL_RCC_OscConfig+0x938>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d11a      	bne.n	8002732 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026fc:	4b4c      	ldr	r3, [pc, #304]	; (8002830 <HAL_RCC_OscConfig+0x938>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a4b      	ldr	r2, [pc, #300]	; (8002830 <HAL_RCC_OscConfig+0x938>)
 8002702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002706:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002708:	f7fe fc10 	bl	8000f2c <HAL_GetTick>
 800270c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002710:	e009      	b.n	8002726 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002712:	f7fe fc0b 	bl	8000f2c <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	; 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e2e9      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002726:	4b42      	ldr	r3, [pc, #264]	; (8002830 <HAL_RCC_OscConfig+0x938>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0ef      	beq.n	8002712 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d106      	bne.n	800274a <HAL_RCC_OscConfig+0x852>
 800273c:	4b3a      	ldr	r3, [pc, #232]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	4a39      	ldr	r2, [pc, #228]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	6213      	str	r3, [r2, #32]
 8002748:	e02f      	b.n	80027aa <HAL_RCC_OscConfig+0x8b2>
 800274a:	1d3b      	adds	r3, r7, #4
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10c      	bne.n	800276e <HAL_RCC_OscConfig+0x876>
 8002754:	4b34      	ldr	r3, [pc, #208]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4a33      	ldr	r2, [pc, #204]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 800275a:	f023 0301 	bic.w	r3, r3, #1
 800275e:	6213      	str	r3, [r2, #32]
 8002760:	4b31      	ldr	r3, [pc, #196]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	4a30      	ldr	r2, [pc, #192]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002766:	f023 0304 	bic.w	r3, r3, #4
 800276a:	6213      	str	r3, [r2, #32]
 800276c:	e01d      	b.n	80027aa <HAL_RCC_OscConfig+0x8b2>
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	2b05      	cmp	r3, #5
 8002776:	d10c      	bne.n	8002792 <HAL_RCC_OscConfig+0x89a>
 8002778:	4b2b      	ldr	r3, [pc, #172]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a2a      	ldr	r2, [pc, #168]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 800277e:	f043 0304 	orr.w	r3, r3, #4
 8002782:	6213      	str	r3, [r2, #32]
 8002784:	4b28      	ldr	r3, [pc, #160]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	4a27      	ldr	r2, [pc, #156]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	6213      	str	r3, [r2, #32]
 8002790:	e00b      	b.n	80027aa <HAL_RCC_OscConfig+0x8b2>
 8002792:	4b25      	ldr	r3, [pc, #148]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	4a24      	ldr	r2, [pc, #144]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002798:	f023 0301 	bic.w	r3, r3, #1
 800279c:	6213      	str	r3, [r2, #32]
 800279e:	4b22      	ldr	r3, [pc, #136]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	4a21      	ldr	r2, [pc, #132]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 80027a4:	f023 0304 	bic.w	r3, r3, #4
 80027a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027aa:	1d3b      	adds	r3, r7, #4
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d06b      	beq.n	800288c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b4:	f7fe fbba 	bl	8000f2c <HAL_GetTick>
 80027b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027bc:	e00b      	b.n	80027d6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027be:	f7fe fbb5 	bl	8000f2c <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e291      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 80027d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80027da:	2202      	movs	r2, #2
 80027dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	fa93 f2a3 	rbit	r2, r3
 80027e8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80027f2:	2202      	movs	r2, #2
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	fa93 f2a3 	rbit	r2, r3
 8002800:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002804:	601a      	str	r2, [r3, #0]
  return result;
 8002806:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800280a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800280c:	fab3 f383 	clz	r3, r3
 8002810:	b2db      	uxtb	r3, r3
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f043 0302 	orr.w	r3, r3, #2
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d109      	bne.n	8002834 <HAL_RCC_OscConfig+0x93c>
 8002820:	4b01      	ldr	r3, [pc, #4]	; (8002828 <HAL_RCC_OscConfig+0x930>)
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	e014      	b.n	8002850 <HAL_RCC_OscConfig+0x958>
 8002826:	bf00      	nop
 8002828:	40021000 	.word	0x40021000
 800282c:	10908120 	.word	0x10908120
 8002830:	40007000 	.word	0x40007000
 8002834:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002838:	2202      	movs	r2, #2
 800283a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	fa93 f2a3 	rbit	r2, r3
 8002846:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	4bbb      	ldr	r3, [pc, #748]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 800284e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002850:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002854:	2102      	movs	r1, #2
 8002856:	6011      	str	r1, [r2, #0]
 8002858:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800285c:	6812      	ldr	r2, [r2, #0]
 800285e:	fa92 f1a2 	rbit	r1, r2
 8002862:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002866:	6011      	str	r1, [r2, #0]
  return result;
 8002868:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	fab2 f282 	clz	r2, r2
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	f002 021f 	and.w	r2, r2, #31
 800287e:	2101      	movs	r1, #1
 8002880:	fa01 f202 	lsl.w	r2, r1, r2
 8002884:	4013      	ands	r3, r2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d099      	beq.n	80027be <HAL_RCC_OscConfig+0x8c6>
 800288a:	e063      	b.n	8002954 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288c:	f7fe fb4e 	bl	8000f2c <HAL_GetTick>
 8002890:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002894:	e00b      	b.n	80028ae <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002896:	f7fe fb49 	bl	8000f2c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e225      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 80028ae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80028b2:	2202      	movs	r2, #2
 80028b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	fa93 f2a3 	rbit	r2, r3
 80028c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80028ca:	2202      	movs	r2, #2
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	fa93 f2a3 	rbit	r2, r3
 80028d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80028dc:	601a      	str	r2, [r3, #0]
  return result;
 80028de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80028e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e4:	fab3 f383 	clz	r3, r3
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	f043 0302 	orr.w	r3, r3, #2
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d102      	bne.n	80028fe <HAL_RCC_OscConfig+0xa06>
 80028f8:	4b90      	ldr	r3, [pc, #576]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	e00d      	b.n	800291a <HAL_RCC_OscConfig+0xa22>
 80028fe:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002902:	2202      	movs	r2, #2
 8002904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002906:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	fa93 f2a3 	rbit	r2, r3
 8002910:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	4b89      	ldr	r3, [pc, #548]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800291e:	2102      	movs	r1, #2
 8002920:	6011      	str	r1, [r2, #0]
 8002922:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002926:	6812      	ldr	r2, [r2, #0]
 8002928:	fa92 f1a2 	rbit	r1, r2
 800292c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002930:	6011      	str	r1, [r2, #0]
  return result;
 8002932:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	fab2 f282 	clz	r2, r2
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	f002 021f 	and.w	r2, r2, #31
 8002948:	2101      	movs	r1, #1
 800294a:	fa01 f202 	lsl.w	r2, r1, r2
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1a0      	bne.n	8002896 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002954:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002958:	2b01      	cmp	r3, #1
 800295a:	d105      	bne.n	8002968 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800295c:	4b77      	ldr	r3, [pc, #476]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	4a76      	ldr	r2, [pc, #472]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002962:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002966:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 81c2 	beq.w	8002cf8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002974:	4b71      	ldr	r3, [pc, #452]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 030c 	and.w	r3, r3, #12
 800297c:	2b08      	cmp	r3, #8
 800297e:	f000 819c 	beq.w	8002cba <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002982:	1d3b      	adds	r3, r7, #4
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	2b02      	cmp	r3, #2
 800298a:	f040 8114 	bne.w	8002bb6 <HAL_RCC_OscConfig+0xcbe>
 800298e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002992:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002998:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	fa93 f2a3 	rbit	r2, r3
 80029a2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80029a6:	601a      	str	r2, [r3, #0]
  return result;
 80029a8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80029ac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ae:	fab3 f383 	clz	r3, r3
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	461a      	mov	r2, r3
 80029c0:	2300      	movs	r3, #0
 80029c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c4:	f7fe fab2 	bl	8000f2c <HAL_GetTick>
 80029c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029cc:	e009      	b.n	80029e2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ce:	f7fe faad 	bl	8000f2c <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e18b      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 80029e2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80029e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	fa93 f2a3 	rbit	r2, r3
 80029f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029fa:	601a      	str	r2, [r3, #0]
  return result;
 80029fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a00:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	095b      	lsrs	r3, r3, #5
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d102      	bne.n	8002a1c <HAL_RCC_OscConfig+0xb24>
 8002a16:	4b49      	ldr	r3, [pc, #292]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	e01b      	b.n	8002a54 <HAL_RCC_OscConfig+0xb5c>
 8002a1c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a26:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	fa93 f2a3 	rbit	r2, r3
 8002a30:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002a3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	fa93 f2a3 	rbit	r2, r3
 8002a4a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	4b3a      	ldr	r3, [pc, #232]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a54:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002a58:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a5c:	6011      	str	r1, [r2, #0]
 8002a5e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	fa92 f1a2 	rbit	r1, r2
 8002a68:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002a6c:	6011      	str	r1, [r2, #0]
  return result;
 8002a6e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002a72:	6812      	ldr	r2, [r2, #0]
 8002a74:	fab2 f282 	clz	r2, r2
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	f042 0220 	orr.w	r2, r2, #32
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	f002 021f 	and.w	r2, r2, #31
 8002a84:	2101      	movs	r1, #1
 8002a86:	fa01 f202 	lsl.w	r2, r1, r2
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d19e      	bne.n	80029ce <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a90:	4b2a      	ldr	r3, [pc, #168]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002a9e:	1d3b      	adds	r3, r7, #4
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	4925      	ldr	r1, [pc, #148]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
 8002aac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002ab0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ab4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	fa93 f2a3 	rbit	r2, r3
 8002ac0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002ac4:	601a      	str	r2, [r3, #0]
  return result;
 8002ac6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002aca:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002acc:	fab3 f383 	clz	r3, r3
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ad6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	461a      	mov	r2, r3
 8002ade:	2301      	movs	r3, #1
 8002ae0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fa23 	bl	8000f2c <HAL_GetTick>
 8002ae6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aea:	e009      	b.n	8002b00 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aec:	f7fe fa1e 	bl	8000f2c <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e0fc      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 8002b00:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	fa93 f2a3 	rbit	r2, r3
 8002b14:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b18:	601a      	str	r2, [r3, #0]
  return result;
 8002b1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b1e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b20:	fab3 f383 	clz	r3, r3
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d105      	bne.n	8002b40 <HAL_RCC_OscConfig+0xc48>
 8002b34:	4b01      	ldr	r3, [pc, #4]	; (8002b3c <HAL_RCC_OscConfig+0xc44>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	e01e      	b.n	8002b78 <HAL_RCC_OscConfig+0xc80>
 8002b3a:	bf00      	nop
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	fa93 f2a3 	rbit	r2, r3
 8002b54:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	fa93 f2a3 	rbit	r2, r3
 8002b6e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	4b63      	ldr	r3, [pc, #396]	; (8002d04 <HAL_RCC_OscConfig+0xe0c>)
 8002b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b78:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002b7c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b80:	6011      	str	r1, [r2, #0]
 8002b82:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	fa92 f1a2 	rbit	r1, r2
 8002b8c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002b90:	6011      	str	r1, [r2, #0]
  return result;
 8002b92:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	fab2 f282 	clz	r2, r2
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	f042 0220 	orr.w	r2, r2, #32
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	f002 021f 	and.w	r2, r2, #31
 8002ba8:	2101      	movs	r1, #1
 8002baa:	fa01 f202 	lsl.w	r2, r1, r2
 8002bae:	4013      	ands	r3, r2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d09b      	beq.n	8002aec <HAL_RCC_OscConfig+0xbf4>
 8002bb4:	e0a0      	b.n	8002cf8 <HAL_RCC_OscConfig+0xe00>
 8002bb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002bba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	fa93 f2a3 	rbit	r2, r3
 8002bca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bce:	601a      	str	r2, [r3, #0]
  return result;
 8002bd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bd4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd6:	fab3 f383 	clz	r3, r3
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002be0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	461a      	mov	r2, r3
 8002be8:	2300      	movs	r3, #0
 8002bea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bec:	f7fe f99e 	bl	8000f2c <HAL_GetTick>
 8002bf0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf4:	e009      	b.n	8002c0a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf6:	f7fe f999 	bl	8000f2c <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e077      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
 8002c0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	fa93 f2a3 	rbit	r2, r3
 8002c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c22:	601a      	str	r2, [r3, #0]
  return result;
 8002c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c28:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c2a:	fab3 f383 	clz	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	095b      	lsrs	r3, r3, #5
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d102      	bne.n	8002c44 <HAL_RCC_OscConfig+0xd4c>
 8002c3e:	4b31      	ldr	r3, [pc, #196]	; (8002d04 <HAL_RCC_OscConfig+0xe0c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	e01b      	b.n	8002c7c <HAL_RCC_OscConfig+0xd84>
 8002c44:	f107 0320 	add.w	r3, r7, #32
 8002c48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4e:	f107 0320 	add.w	r3, r7, #32
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	fa93 f2a3 	rbit	r2, r3
 8002c58:	f107 031c 	add.w	r3, r7, #28
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	f107 0318 	add.w	r3, r7, #24
 8002c62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	f107 0318 	add.w	r3, r7, #24
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	fa93 f2a3 	rbit	r2, r3
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	4b22      	ldr	r3, [pc, #136]	; (8002d04 <HAL_RCC_OscConfig+0xe0c>)
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	f107 0210 	add.w	r2, r7, #16
 8002c80:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c84:	6011      	str	r1, [r2, #0]
 8002c86:	f107 0210 	add.w	r2, r7, #16
 8002c8a:	6812      	ldr	r2, [r2, #0]
 8002c8c:	fa92 f1a2 	rbit	r1, r2
 8002c90:	f107 020c 	add.w	r2, r7, #12
 8002c94:	6011      	str	r1, [r2, #0]
  return result;
 8002c96:	f107 020c 	add.w	r2, r7, #12
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	fab2 f282 	clz	r2, r2
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	f042 0220 	orr.w	r2, r2, #32
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f002 021f 	and.w	r2, r2, #31
 8002cac:	2101      	movs	r1, #1
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d19e      	bne.n	8002bf6 <HAL_RCC_OscConfig+0xcfe>
 8002cb8:	e01e      	b.n	8002cf8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cba:	1d3b      	adds	r3, r7, #4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	69db      	ldr	r3, [r3, #28]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e018      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cc8:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <HAL_RCC_OscConfig+0xe0c>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cd0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002cd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d108      	bne.n	8002cf4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002ce2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002ce6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cea:	1d3b      	adds	r3, r7, #4
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d001      	beq.n	8002cf8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e000      	b.n	8002cfa <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40021000 	.word	0x40021000

08002d08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b09e      	sub	sp, #120	; 0x78
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e162      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d20:	4b90      	ldr	r3, [pc, #576]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d910      	bls.n	8002d50 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2e:	4b8d      	ldr	r3, [pc, #564]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 0207 	bic.w	r2, r3, #7
 8002d36:	498b      	ldr	r1, [pc, #556]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3e:	4b89      	ldr	r3, [pc, #548]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d001      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e14a      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d008      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d5c:	4b82      	ldr	r3, [pc, #520]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	497f      	ldr	r1, [pc, #508]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 80dc 	beq.w	8002f34 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d13c      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xf6>
 8002d84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d88:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002d92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d94:	fab3 f383 	clz	r3, r3
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d102      	bne.n	8002dae <HAL_RCC_ClockConfig+0xa6>
 8002da8:	4b6f      	ldr	r3, [pc, #444]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	e00f      	b.n	8002dce <HAL_RCC_ClockConfig+0xc6>
 8002dae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002db2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002db6:	fa93 f3a3 	rbit	r3, r3
 8002dba:	667b      	str	r3, [r7, #100]	; 0x64
 8002dbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002dc0:	663b      	str	r3, [r7, #96]	; 0x60
 8002dc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dc4:	fa93 f3a3 	rbit	r3, r3
 8002dc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002dca:	4b67      	ldr	r3, [pc, #412]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002dd2:	65ba      	str	r2, [r7, #88]	; 0x58
 8002dd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002dd6:	fa92 f2a2 	rbit	r2, r2
 8002dda:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002ddc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002dde:	fab2 f282 	clz	r2, r2
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	f042 0220 	orr.w	r2, r2, #32
 8002de8:	b2d2      	uxtb	r2, r2
 8002dea:	f002 021f 	and.w	r2, r2, #31
 8002dee:	2101      	movs	r1, #1
 8002df0:	fa01 f202 	lsl.w	r2, r1, r2
 8002df4:	4013      	ands	r3, r2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d17b      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e0f3      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d13c      	bne.n	8002e80 <HAL_RCC_ClockConfig+0x178>
 8002e06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e0a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e0e:	fa93 f3a3 	rbit	r3, r3
 8002e12:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002e14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	095b      	lsrs	r3, r3, #5
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d102      	bne.n	8002e30 <HAL_RCC_ClockConfig+0x128>
 8002e2a:	4b4f      	ldr	r3, [pc, #316]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	e00f      	b.n	8002e50 <HAL_RCC_ClockConfig+0x148>
 8002e30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e34:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e38:	fa93 f3a3 	rbit	r3, r3
 8002e3c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e42:	643b      	str	r3, [r7, #64]	; 0x40
 8002e44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e46:	fa93 f3a3 	rbit	r3, r3
 8002e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e4c:	4b46      	ldr	r3, [pc, #280]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e54:	63ba      	str	r2, [r7, #56]	; 0x38
 8002e56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e58:	fa92 f2a2 	rbit	r2, r2
 8002e5c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002e5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e60:	fab2 f282 	clz	r2, r2
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	f042 0220 	orr.w	r2, r2, #32
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	f002 021f 	and.w	r2, r2, #31
 8002e70:	2101      	movs	r1, #1
 8002e72:	fa01 f202 	lsl.w	r2, r1, r2
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d13a      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0b2      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
 8002e80:	2302      	movs	r3, #2
 8002e82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e86:	fa93 f3a3 	rbit	r3, r3
 8002e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8e:	fab3 f383 	clz	r3, r3
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	095b      	lsrs	r3, r3, #5
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d102      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x1a0>
 8002ea2:	4b31      	ldr	r3, [pc, #196]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	e00d      	b.n	8002ec4 <HAL_RCC_ClockConfig+0x1bc>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	623b      	str	r3, [r7, #32]
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	fa93 f3a3 	rbit	r3, r3
 8002ebe:	61fb      	str	r3, [r7, #28]
 8002ec0:	4b29      	ldr	r3, [pc, #164]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	61ba      	str	r2, [r7, #24]
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	fa92 f2a2 	rbit	r2, r2
 8002ece:	617a      	str	r2, [r7, #20]
  return result;
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	fab2 f282 	clz	r2, r2
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	f042 0220 	orr.w	r2, r2, #32
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	f002 021f 	and.w	r2, r2, #31
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee8:	4013      	ands	r3, r2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e079      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f023 0203 	bic.w	r2, r3, #3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	491a      	ldr	r1, [pc, #104]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f04:	f7fe f812 	bl	8000f2c <HAL_GetTick>
 8002f08:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0a:	e00a      	b.n	8002f22 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f0c:	f7fe f80e 	bl	8000f2c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e061      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f22:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <HAL_RCC_ClockConfig+0x260>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f003 020c 	and.w	r2, r3, #12
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d1eb      	bne.n	8002f0c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f34:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d214      	bcs.n	8002f6c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 0207 	bic.w	r2, r3, #7
 8002f4a:	4906      	ldr	r1, [pc, #24]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f52:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <HAL_RCC_ClockConfig+0x25c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d005      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e040      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2de>
 8002f64:	40022000 	.word	0x40022000
 8002f68:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f78:	4b1d      	ldr	r3, [pc, #116]	; (8002ff0 <HAL_RCC_ClockConfig+0x2e8>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	491a      	ldr	r1, [pc, #104]	; (8002ff0 <HAL_RCC_ClockConfig+0x2e8>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f96:	4b16      	ldr	r3, [pc, #88]	; (8002ff0 <HAL_RCC_ClockConfig+0x2e8>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	4912      	ldr	r1, [pc, #72]	; (8002ff0 <HAL_RCC_ClockConfig+0x2e8>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002faa:	f000 f829 	bl	8003000 <HAL_RCC_GetSysClockFreq>
 8002fae:	4601      	mov	r1, r0
 8002fb0:	4b0f      	ldr	r3, [pc, #60]	; (8002ff0 <HAL_RCC_ClockConfig+0x2e8>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fb8:	22f0      	movs	r2, #240	; 0xf0
 8002fba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	fa92 f2a2 	rbit	r2, r2
 8002fc2:	60fa      	str	r2, [r7, #12]
  return result;
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	fab2 f282 	clz	r2, r2
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	40d3      	lsrs	r3, r2
 8002fce:	4a09      	ldr	r2, [pc, #36]	; (8002ff4 <HAL_RCC_ClockConfig+0x2ec>)
 8002fd0:	5cd3      	ldrb	r3, [r2, r3]
 8002fd2:	fa21 f303 	lsr.w	r3, r1, r3
 8002fd6:	4a08      	ldr	r2, [pc, #32]	; (8002ff8 <HAL_RCC_ClockConfig+0x2f0>)
 8002fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002fda:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <HAL_RCC_ClockConfig+0x2f4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd ff60 	bl	8000ea4 <HAL_InitTick>
  
  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3778      	adds	r7, #120	; 0x78
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	0800411c 	.word	0x0800411c
 8002ff8:	20000000 	.word	0x20000000
 8002ffc:	20000004 	.word	0x20000004

08003000 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003000:	b480      	push	{r7}
 8003002:	b08b      	sub	sp, #44	; 0x2c
 8003004:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
 800300a:	2300      	movs	r3, #0
 800300c:	61bb      	str	r3, [r7, #24]
 800300e:	2300      	movs	r3, #0
 8003010:	627b      	str	r3, [r7, #36]	; 0x24
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800301a:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b04      	cmp	r3, #4
 8003028:	d002      	beq.n	8003030 <HAL_RCC_GetSysClockFreq+0x30>
 800302a:	2b08      	cmp	r3, #8
 800302c:	d003      	beq.n	8003036 <HAL_RCC_GetSysClockFreq+0x36>
 800302e:	e03c      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003030:	4b24      	ldr	r3, [pc, #144]	; (80030c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003032:	623b      	str	r3, [r7, #32]
      break;
 8003034:	e03c      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800303c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003040:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	fa92 f2a2 	rbit	r2, r2
 8003048:	607a      	str	r2, [r7, #4]
  return result;
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	fab2 f282 	clz	r2, r2
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	40d3      	lsrs	r3, r2
 8003054:	4a1c      	ldr	r2, [pc, #112]	; (80030c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003056:	5cd3      	ldrb	r3, [r2, r3]
 8003058:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800305a:	4b19      	ldr	r3, [pc, #100]	; (80030c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800305c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	220f      	movs	r2, #15
 8003064:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	fa92 f2a2 	rbit	r2, r2
 800306c:	60fa      	str	r2, [r7, #12]
  return result;
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	fab2 f282 	clz	r2, r2
 8003074:	b2d2      	uxtb	r2, r2
 8003076:	40d3      	lsrs	r3, r2
 8003078:	4a14      	ldr	r2, [pc, #80]	; (80030cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800307a:	5cd3      	ldrb	r3, [r2, r3]
 800307c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d008      	beq.n	800309a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003088:	4a0e      	ldr	r2, [pc, #56]	; (80030c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	fb02 f303 	mul.w	r3, r2, r3
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
 8003098:	e004      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	4a0c      	ldr	r2, [pc, #48]	; (80030d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800309e:	fb02 f303 	mul.w	r3, r2, r3
 80030a2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	623b      	str	r3, [r7, #32]
      break;
 80030a8:	e002      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030aa:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80030ac:	623b      	str	r3, [r7, #32]
      break;
 80030ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030b0:	6a3b      	ldr	r3, [r7, #32]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	372c      	adds	r7, #44	; 0x2c
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	007a1200 	.word	0x007a1200
 80030c8:	08004134 	.word	0x08004134
 80030cc:	08004144 	.word	0x08004144
 80030d0:	003d0900 	.word	0x003d0900

080030d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d8:	4b03      	ldr	r3, [pc, #12]	; (80030e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030da:	681b      	ldr	r3, [r3, #0]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	20000000 	.word	0x20000000

080030ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80030f2:	f7ff ffef 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 80030f6:	4601      	mov	r1, r0
 80030f8:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003100:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003104:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	fa92 f2a2 	rbit	r2, r2
 800310c:	603a      	str	r2, [r7, #0]
  return result;
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	fab2 f282 	clz	r2, r2
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	40d3      	lsrs	r3, r2
 8003118:	4a04      	ldr	r2, [pc, #16]	; (800312c <HAL_RCC_GetPCLK1Freq+0x40>)
 800311a:	5cd3      	ldrb	r3, [r2, r3]
 800311c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003120:	4618      	mov	r0, r3
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40021000 	.word	0x40021000
 800312c:	0800412c 	.word	0x0800412c

08003130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003136:	f7ff ffcd 	bl	80030d4 <HAL_RCC_GetHCLKFreq>
 800313a:	4601      	mov	r1, r0
 800313c:	4b0b      	ldr	r3, [pc, #44]	; (800316c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003144:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003148:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	fa92 f2a2 	rbit	r2, r2
 8003150:	603a      	str	r2, [r7, #0]
  return result;
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	fab2 f282 	clz	r2, r2
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	40d3      	lsrs	r3, r2
 800315c:	4a04      	ldr	r2, [pc, #16]	; (8003170 <HAL_RCC_GetPCLK2Freq+0x40>)
 800315e:	5cd3      	ldrb	r3, [r2, r3]
 8003160:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	40021000 	.word	0x40021000
 8003170:	0800412c 	.word	0x0800412c

08003174 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b092      	sub	sp, #72	; 0x48
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003184:	2300      	movs	r3, #0
 8003186:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003192:	2b00      	cmp	r3, #0
 8003194:	f000 80cd 	beq.w	8003332 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003198:	4b86      	ldr	r3, [pc, #536]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10e      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a4:	4b83      	ldr	r3, [pc, #524]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	4a82      	ldr	r2, [pc, #520]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80031aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ae:	61d3      	str	r3, [r2, #28]
 80031b0:	4b80      	ldr	r3, [pc, #512]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80031b2:	69db      	ldr	r3, [r3, #28]
 80031b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031bc:	2301      	movs	r3, #1
 80031be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c2:	4b7d      	ldr	r3, [pc, #500]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d118      	bne.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ce:	4b7a      	ldr	r3, [pc, #488]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a79      	ldr	r2, [pc, #484]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031da:	f7fd fea7 	bl	8000f2c <HAL_GetTick>
 80031de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e0:	e008      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e2:	f7fd fea3 	bl	8000f2c <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b64      	cmp	r3, #100	; 0x64
 80031ee:	d901      	bls.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e0db      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f4:	4b70      	ldr	r3, [pc, #448]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003200:	4b6c      	ldr	r3, [pc, #432]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003208:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800320a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800320c:	2b00      	cmp	r3, #0
 800320e:	d07d      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003218:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800321a:	429a      	cmp	r2, r3
 800321c:	d076      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800321e:	4b65      	ldr	r3, [pc, #404]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800322c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003230:	fa93 f3a3 	rbit	r3, r3
 8003234:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003238:	fab3 f383 	clz	r3, r3
 800323c:	b2db      	uxtb	r3, r3
 800323e:	461a      	mov	r2, r3
 8003240:	4b5e      	ldr	r3, [pc, #376]	; (80033bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	461a      	mov	r2, r3
 8003248:	2301      	movs	r3, #1
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003250:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003254:	fa93 f3a3 	rbit	r3, r3
 8003258:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800325a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	461a      	mov	r2, r3
 8003264:	4b55      	ldr	r3, [pc, #340]	; (80033bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003266:	4413      	add	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	461a      	mov	r2, r3
 800326c:	2300      	movs	r3, #0
 800326e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003270:	4a50      	ldr	r2, [pc, #320]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003274:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003276:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d045      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003280:	f7fd fe54 	bl	8000f2c <HAL_GetTick>
 8003284:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003286:	e00a      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003288:	f7fd fe50 	bl	8000f2c <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	f241 3288 	movw	r2, #5000	; 0x1388
 8003296:	4293      	cmp	r3, r2
 8003298:	d901      	bls.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e086      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x238>
 800329e:	2302      	movs	r3, #2
 80032a0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a4:	fa93 f3a3 	rbit	r3, r3
 80032a8:	627b      	str	r3, [r7, #36]	; 0x24
 80032aa:	2302      	movs	r3, #2
 80032ac:	623b      	str	r3, [r7, #32]
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	fa93 f3a3 	rbit	r3, r3
 80032b4:	61fb      	str	r3, [r7, #28]
  return result;
 80032b6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032b8:	fab3 f383 	clz	r3, r3
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	095b      	lsrs	r3, r3, #5
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	f043 0302 	orr.w	r3, r3, #2
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d102      	bne.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80032cc:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	e007      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80032d2:	2302      	movs	r3, #2
 80032d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	fa93 f3a3 	rbit	r3, r3
 80032dc:	617b      	str	r3, [r7, #20]
 80032de:	4b35      	ldr	r3, [pc, #212]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e2:	2202      	movs	r2, #2
 80032e4:	613a      	str	r2, [r7, #16]
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	fa92 f2a2 	rbit	r2, r2
 80032ec:	60fa      	str	r2, [r7, #12]
  return result;
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	fab2 f282 	clz	r2, r2
 80032f4:	b2d2      	uxtb	r2, r2
 80032f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	f002 021f 	and.w	r2, r2, #31
 8003300:	2101      	movs	r1, #1
 8003302:	fa01 f202 	lsl.w	r2, r1, r2
 8003306:	4013      	ands	r3, r2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0bd      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800330c:	4b29      	ldr	r3, [pc, #164]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	4926      	ldr	r1, [pc, #152]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800331a:	4313      	orrs	r3, r2
 800331c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800331e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003322:	2b01      	cmp	r3, #1
 8003324:	d105      	bne.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003326:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	4a22      	ldr	r2, [pc, #136]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800332c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003330:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d008      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800333e:	4b1d      	ldr	r3, [pc, #116]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003342:	f023 0203 	bic.w	r2, r3, #3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	491a      	ldr	r1, [pc, #104]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800334c:	4313      	orrs	r3, r2
 800334e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0320 	and.w	r3, r3, #32
 8003358:	2b00      	cmp	r3, #0
 800335a:	d008      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800335c:	4b15      	ldr	r3, [pc, #84]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003360:	f023 0210 	bic.w	r2, r3, #16
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4912      	ldr	r1, [pc, #72]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800336a:	4313      	orrs	r3, r2
 800336c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003376:	2b00      	cmp	r3, #0
 8003378:	d008      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800337a:	4b0e      	ldr	r3, [pc, #56]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800337c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	490b      	ldr	r1, [pc, #44]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003388:	4313      	orrs	r3, r2
 800338a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d008      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003398:	4b06      	ldr	r3, [pc, #24]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800339a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	4903      	ldr	r1, [pc, #12]	; (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3748      	adds	r7, #72	; 0x48
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40007000 	.word	0x40007000
 80033bc:	10908100 	.word	0x10908100

080033c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e049      	b.n	8003466 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d106      	bne.n	80033ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fd fc38 	bl	8000c5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2202      	movs	r2, #2
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3304      	adds	r3, #4
 80033fc:	4619      	mov	r1, r3
 80033fe:	4610      	mov	r0, r2
 8003400:	f000 f8fe 	bl	8003600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b084      	sub	sp, #16
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_TIM_ConfigClockSource+0x1c>
 8003486:	2302      	movs	r3, #2
 8003488:	e0b6      	b.n	80035f8 <HAL_TIM_ConfigClockSource+0x18a>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2202      	movs	r2, #2
 8003496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034a8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034b4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034c6:	d03e      	beq.n	8003546 <HAL_TIM_ConfigClockSource+0xd8>
 80034c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034cc:	f200 8087 	bhi.w	80035de <HAL_TIM_ConfigClockSource+0x170>
 80034d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034d4:	f000 8086 	beq.w	80035e4 <HAL_TIM_ConfigClockSource+0x176>
 80034d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034dc:	d87f      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 80034de:	2b70      	cmp	r3, #112	; 0x70
 80034e0:	d01a      	beq.n	8003518 <HAL_TIM_ConfigClockSource+0xaa>
 80034e2:	2b70      	cmp	r3, #112	; 0x70
 80034e4:	d87b      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 80034e6:	2b60      	cmp	r3, #96	; 0x60
 80034e8:	d050      	beq.n	800358c <HAL_TIM_ConfigClockSource+0x11e>
 80034ea:	2b60      	cmp	r3, #96	; 0x60
 80034ec:	d877      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 80034ee:	2b50      	cmp	r3, #80	; 0x50
 80034f0:	d03c      	beq.n	800356c <HAL_TIM_ConfigClockSource+0xfe>
 80034f2:	2b50      	cmp	r3, #80	; 0x50
 80034f4:	d873      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 80034f6:	2b40      	cmp	r3, #64	; 0x40
 80034f8:	d058      	beq.n	80035ac <HAL_TIM_ConfigClockSource+0x13e>
 80034fa:	2b40      	cmp	r3, #64	; 0x40
 80034fc:	d86f      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 80034fe:	2b30      	cmp	r3, #48	; 0x30
 8003500:	d064      	beq.n	80035cc <HAL_TIM_ConfigClockSource+0x15e>
 8003502:	2b30      	cmp	r3, #48	; 0x30
 8003504:	d86b      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 8003506:	2b20      	cmp	r3, #32
 8003508:	d060      	beq.n	80035cc <HAL_TIM_ConfigClockSource+0x15e>
 800350a:	2b20      	cmp	r3, #32
 800350c:	d867      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x170>
 800350e:	2b00      	cmp	r3, #0
 8003510:	d05c      	beq.n	80035cc <HAL_TIM_ConfigClockSource+0x15e>
 8003512:	2b10      	cmp	r3, #16
 8003514:	d05a      	beq.n	80035cc <HAL_TIM_ConfigClockSource+0x15e>
 8003516:	e062      	b.n	80035de <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6818      	ldr	r0, [r3, #0]
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	6899      	ldr	r1, [r3, #8]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f000 f95c 	bl	80037e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800353a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	609a      	str	r2, [r3, #8]
      break;
 8003544:	e04f      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	6899      	ldr	r1, [r3, #8]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	f000 f945 	bl	80037e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003568:	609a      	str	r2, [r3, #8]
      break;
 800356a:	e03c      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	6859      	ldr	r1, [r3, #4]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	461a      	mov	r2, r3
 800357a:	f000 f8b9 	bl	80036f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2150      	movs	r1, #80	; 0x50
 8003584:	4618      	mov	r0, r3
 8003586:	f000 f912 	bl	80037ae <TIM_ITRx_SetConfig>
      break;
 800358a:	e02c      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6818      	ldr	r0, [r3, #0]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6859      	ldr	r1, [r3, #4]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	461a      	mov	r2, r3
 800359a:	f000 f8d8 	bl	800374e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2160      	movs	r1, #96	; 0x60
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 f902 	bl	80037ae <TIM_ITRx_SetConfig>
      break;
 80035aa:	e01c      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	461a      	mov	r2, r3
 80035ba:	f000 f899 	bl	80036f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2140      	movs	r1, #64	; 0x40
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 f8f2 	bl	80037ae <TIM_ITRx_SetConfig>
      break;
 80035ca:	e00c      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4619      	mov	r1, r3
 80035d6:	4610      	mov	r0, r2
 80035d8:	f000 f8e9 	bl	80037ae <TIM_ITRx_SetConfig>
      break;
 80035dc:	e003      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	73fb      	strb	r3, [r7, #15]
      break;
 80035e2:	e000      	b.n	80035e6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80035e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a32      	ldr	r2, [pc, #200]	; (80036dc <TIM_Base_SetConfig+0xdc>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d007      	beq.n	8003628 <TIM_Base_SetConfig+0x28>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800361e:	d003      	beq.n	8003628 <TIM_Base_SetConfig+0x28>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a2f      	ldr	r2, [pc, #188]	; (80036e0 <TIM_Base_SetConfig+0xe0>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d108      	bne.n	800363a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800362e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	4313      	orrs	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a27      	ldr	r2, [pc, #156]	; (80036dc <TIM_Base_SetConfig+0xdc>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d013      	beq.n	800366a <TIM_Base_SetConfig+0x6a>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003648:	d00f      	beq.n	800366a <TIM_Base_SetConfig+0x6a>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a24      	ldr	r2, [pc, #144]	; (80036e0 <TIM_Base_SetConfig+0xe0>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00b      	beq.n	800366a <TIM_Base_SetConfig+0x6a>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a23      	ldr	r2, [pc, #140]	; (80036e4 <TIM_Base_SetConfig+0xe4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d007      	beq.n	800366a <TIM_Base_SetConfig+0x6a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a22      	ldr	r2, [pc, #136]	; (80036e8 <TIM_Base_SetConfig+0xe8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d003      	beq.n	800366a <TIM_Base_SetConfig+0x6a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a21      	ldr	r2, [pc, #132]	; (80036ec <TIM_Base_SetConfig+0xec>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d108      	bne.n	800367c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003670:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	4313      	orrs	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	4313      	orrs	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a0e      	ldr	r2, [pc, #56]	; (80036dc <TIM_Base_SetConfig+0xdc>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d00b      	beq.n	80036c0 <TIM_Base_SetConfig+0xc0>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a0e      	ldr	r2, [pc, #56]	; (80036e4 <TIM_Base_SetConfig+0xe4>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d007      	beq.n	80036c0 <TIM_Base_SetConfig+0xc0>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a0d      	ldr	r2, [pc, #52]	; (80036e8 <TIM_Base_SetConfig+0xe8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d003      	beq.n	80036c0 <TIM_Base_SetConfig+0xc0>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a0c      	ldr	r2, [pc, #48]	; (80036ec <TIM_Base_SetConfig+0xec>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d103      	bne.n	80036c8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	615a      	str	r2, [r3, #20]
}
 80036ce:	bf00      	nop
 80036d0:	3714      	adds	r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	40012c00 	.word	0x40012c00
 80036e0:	40000400 	.word	0x40000400
 80036e4:	40014000 	.word	0x40014000
 80036e8:	40014400 	.word	0x40014400
 80036ec:	40014800 	.word	0x40014800

080036f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b087      	sub	sp, #28
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	f023 0201 	bic.w	r2, r3, #1
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800371a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	4313      	orrs	r3, r2
 8003724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f023 030a 	bic.w	r3, r3, #10
 800372c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	621a      	str	r2, [r3, #32]
}
 8003742:	bf00      	nop
 8003744:	371c      	adds	r7, #28
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800374e:	b480      	push	{r7}
 8003750:	b087      	sub	sp, #28
 8003752:	af00      	add	r7, sp, #0
 8003754:	60f8      	str	r0, [r7, #12]
 8003756:	60b9      	str	r1, [r7, #8]
 8003758:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	f023 0210 	bic.w	r2, r3, #16
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003778:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	031b      	lsls	r3, r3, #12
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	4313      	orrs	r3, r2
 8003782:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800378a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	621a      	str	r2, [r3, #32]
}
 80037a2:	bf00      	nop
 80037a4:	371c      	adds	r7, #28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b085      	sub	sp, #20
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f043 0307 	orr.w	r3, r3, #7
 80037d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	609a      	str	r2, [r3, #8]
}
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	021a      	lsls	r2, r3, #8
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	431a      	orrs	r2, r3
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	4313      	orrs	r3, r2
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	4313      	orrs	r3, r2
 8003810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	609a      	str	r2, [r3, #8]
}
 8003818:	bf00      	nop
 800381a:	371c      	adds	r7, #28
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003838:	2302      	movs	r3, #2
 800383a:	e054      	b.n	80038e6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a24      	ldr	r2, [pc, #144]	; (80038f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d108      	bne.n	8003878 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800386c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800387e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a17      	ldr	r2, [pc, #92]	; (80038f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d00e      	beq.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a4:	d009      	beq.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a13      	ldr	r2, [pc, #76]	; (80038f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d004      	beq.n	80038ba <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a11      	ldr	r2, [pc, #68]	; (80038fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d10c      	bne.n	80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	40000400 	.word	0x40000400
 80038fc:	40014000 	.word	0x40014000

08003900 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e040      	b.n	8003994 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7fd f9ba 	bl	8000c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2224      	movs	r2, #36	; 0x24
 800392c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0201 	bic.w	r2, r2, #1
 800393c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f8c0 	bl	8003ac4 <UART_SetConfig>
 8003944:	4603      	mov	r3, r0
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e022      	b.n	8003994 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f9ea 	bl	8003d30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800396a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800397a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 0201 	orr.w	r2, r2, #1
 800398a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 fa71 	bl	8003e74 <UART_CheckIdleState>
 8003992:	4603      	mov	r3, r0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08a      	sub	sp, #40	; 0x28
 80039a0:	af02      	add	r7, sp, #8
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	603b      	str	r3, [r7, #0]
 80039a8:	4613      	mov	r3, r2
 80039aa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	f040 8082 	bne.w	8003aba <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d002      	beq.n	80039c2 <HAL_UART_Transmit+0x26>
 80039bc:	88fb      	ldrh	r3, [r7, #6]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e07a      	b.n	8003abc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d101      	bne.n	80039d4 <HAL_UART_Transmit+0x38>
 80039d0:	2302      	movs	r3, #2
 80039d2:	e073      	b.n	8003abc <HAL_UART_Transmit+0x120>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2221      	movs	r2, #33	; 0x21
 80039e8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039ea:	f7fd fa9f 	bl	8000f2c <HAL_GetTick>
 80039ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	88fa      	ldrh	r2, [r7, #6]
 80039f4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	88fa      	ldrh	r2, [r7, #6]
 80039fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a08:	d108      	bne.n	8003a1c <HAL_UART_Transmit+0x80>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d104      	bne.n	8003a1c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003a12:	2300      	movs	r3, #0
 8003a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	61bb      	str	r3, [r7, #24]
 8003a1a:	e003      	b.n	8003a24 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a20:	2300      	movs	r3, #0
 8003a22:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003a2c:	e02d      	b.n	8003a8a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	2200      	movs	r2, #0
 8003a36:	2180      	movs	r1, #128	; 0x80
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fa64 	bl	8003f06 <UART_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e039      	b.n	8003abc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10b      	bne.n	8003a66 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	881a      	ldrh	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a5a:	b292      	uxth	r2, r2
 8003a5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	3302      	adds	r3, #2
 8003a62:	61bb      	str	r3, [r7, #24]
 8003a64:	e008      	b.n	8003a78 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	781a      	ldrb	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	b292      	uxth	r2, r2
 8003a70:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	3301      	adds	r3, #1
 8003a76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1cb      	bne.n	8003a2e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2140      	movs	r1, #64	; 0x40
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 fa30 	bl	8003f06 <UART_WaitOnFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e005      	b.n	8003abc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	e000      	b.n	8003abc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003aba:	2302      	movs	r3, #2
  }
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3720      	adds	r7, #32
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b088      	sub	sp, #32
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003acc:	2300      	movs	r3, #0
 8003ace:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	4b8a      	ldr	r3, [pc, #552]	; (8003d18 <UART_SetConfig+0x254>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6812      	ldr	r2, [r2, #0]
 8003af6:	6979      	ldr	r1, [r7, #20]
 8003af8:	430b      	orrs	r3, r1
 8003afa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68da      	ldr	r2, [r3, #12]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a78      	ldr	r2, [pc, #480]	; (8003d1c <UART_SetConfig+0x258>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d120      	bne.n	8003b82 <UART_SetConfig+0xbe>
 8003b40:	4b77      	ldr	r3, [pc, #476]	; (8003d20 <UART_SetConfig+0x25c>)
 8003b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	2b03      	cmp	r3, #3
 8003b4a:	d817      	bhi.n	8003b7c <UART_SetConfig+0xb8>
 8003b4c:	a201      	add	r2, pc, #4	; (adr r2, 8003b54 <UART_SetConfig+0x90>)
 8003b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b52:	bf00      	nop
 8003b54:	08003b65 	.word	0x08003b65
 8003b58:	08003b71 	.word	0x08003b71
 8003b5c:	08003b77 	.word	0x08003b77
 8003b60:	08003b6b 	.word	0x08003b6b
 8003b64:	2300      	movs	r3, #0
 8003b66:	77fb      	strb	r3, [r7, #31]
 8003b68:	e01d      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	77fb      	strb	r3, [r7, #31]
 8003b6e:	e01a      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003b70:	2304      	movs	r3, #4
 8003b72:	77fb      	strb	r3, [r7, #31]
 8003b74:	e017      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003b76:	2308      	movs	r3, #8
 8003b78:	77fb      	strb	r3, [r7, #31]
 8003b7a:	e014      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003b7c:	2310      	movs	r3, #16
 8003b7e:	77fb      	strb	r3, [r7, #31]
 8003b80:	e011      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a67      	ldr	r2, [pc, #412]	; (8003d24 <UART_SetConfig+0x260>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d102      	bne.n	8003b92 <UART_SetConfig+0xce>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	77fb      	strb	r3, [r7, #31]
 8003b90:	e009      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a64      	ldr	r2, [pc, #400]	; (8003d28 <UART_SetConfig+0x264>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d102      	bne.n	8003ba2 <UART_SetConfig+0xde>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	77fb      	strb	r3, [r7, #31]
 8003ba0:	e001      	b.n	8003ba6 <UART_SetConfig+0xe2>
 8003ba2:	2310      	movs	r3, #16
 8003ba4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bae:	d15b      	bne.n	8003c68 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8003bb0:	7ffb      	ldrb	r3, [r7, #31]
 8003bb2:	2b08      	cmp	r3, #8
 8003bb4:	d827      	bhi.n	8003c06 <UART_SetConfig+0x142>
 8003bb6:	a201      	add	r2, pc, #4	; (adr r2, 8003bbc <UART_SetConfig+0xf8>)
 8003bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bbc:	08003be1 	.word	0x08003be1
 8003bc0:	08003be9 	.word	0x08003be9
 8003bc4:	08003bf1 	.word	0x08003bf1
 8003bc8:	08003c07 	.word	0x08003c07
 8003bcc:	08003bf7 	.word	0x08003bf7
 8003bd0:	08003c07 	.word	0x08003c07
 8003bd4:	08003c07 	.word	0x08003c07
 8003bd8:	08003c07 	.word	0x08003c07
 8003bdc:	08003bff 	.word	0x08003bff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003be0:	f7ff fa84 	bl	80030ec <HAL_RCC_GetPCLK1Freq>
 8003be4:	61b8      	str	r0, [r7, #24]
        break;
 8003be6:	e013      	b.n	8003c10 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003be8:	f7ff faa2 	bl	8003130 <HAL_RCC_GetPCLK2Freq>
 8003bec:	61b8      	str	r0, [r7, #24]
        break;
 8003bee:	e00f      	b.n	8003c10 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bf0:	4b4e      	ldr	r3, [pc, #312]	; (8003d2c <UART_SetConfig+0x268>)
 8003bf2:	61bb      	str	r3, [r7, #24]
        break;
 8003bf4:	e00c      	b.n	8003c10 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bf6:	f7ff fa03 	bl	8003000 <HAL_RCC_GetSysClockFreq>
 8003bfa:	61b8      	str	r0, [r7, #24]
        break;
 8003bfc:	e008      	b.n	8003c10 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c02:	61bb      	str	r3, [r7, #24]
        break;
 8003c04:	e004      	b.n	8003c10 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	77bb      	strb	r3, [r7, #30]
        break;
 8003c0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d074      	beq.n	8003d00 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	005a      	lsls	r2, r3, #1
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	085b      	lsrs	r3, r3, #1
 8003c20:	441a      	add	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2b0f      	cmp	r3, #15
 8003c32:	d916      	bls.n	8003c62 <UART_SetConfig+0x19e>
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c3a:	d212      	bcs.n	8003c62 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	f023 030f 	bic.w	r3, r3, #15
 8003c44:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	085b      	lsrs	r3, r3, #1
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	f003 0307 	and.w	r3, r3, #7
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	89fb      	ldrh	r3, [r7, #14]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	89fa      	ldrh	r2, [r7, #14]
 8003c5e:	60da      	str	r2, [r3, #12]
 8003c60:	e04e      	b.n	8003d00 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	77bb      	strb	r3, [r7, #30]
 8003c66:	e04b      	b.n	8003d00 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c68:	7ffb      	ldrb	r3, [r7, #31]
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d827      	bhi.n	8003cbe <UART_SetConfig+0x1fa>
 8003c6e:	a201      	add	r2, pc, #4	; (adr r2, 8003c74 <UART_SetConfig+0x1b0>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	08003c99 	.word	0x08003c99
 8003c78:	08003ca1 	.word	0x08003ca1
 8003c7c:	08003ca9 	.word	0x08003ca9
 8003c80:	08003cbf 	.word	0x08003cbf
 8003c84:	08003caf 	.word	0x08003caf
 8003c88:	08003cbf 	.word	0x08003cbf
 8003c8c:	08003cbf 	.word	0x08003cbf
 8003c90:	08003cbf 	.word	0x08003cbf
 8003c94:	08003cb7 	.word	0x08003cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c98:	f7ff fa28 	bl	80030ec <HAL_RCC_GetPCLK1Freq>
 8003c9c:	61b8      	str	r0, [r7, #24]
        break;
 8003c9e:	e013      	b.n	8003cc8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ca0:	f7ff fa46 	bl	8003130 <HAL_RCC_GetPCLK2Freq>
 8003ca4:	61b8      	str	r0, [r7, #24]
        break;
 8003ca6:	e00f      	b.n	8003cc8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca8:	4b20      	ldr	r3, [pc, #128]	; (8003d2c <UART_SetConfig+0x268>)
 8003caa:	61bb      	str	r3, [r7, #24]
        break;
 8003cac:	e00c      	b.n	8003cc8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cae:	f7ff f9a7 	bl	8003000 <HAL_RCC_GetSysClockFreq>
 8003cb2:	61b8      	str	r0, [r7, #24]
        break;
 8003cb4:	e008      	b.n	8003cc8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cba:	61bb      	str	r3, [r7, #24]
        break;
 8003cbc:	e004      	b.n	8003cc8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	77bb      	strb	r3, [r7, #30]
        break;
 8003cc6:	bf00      	nop
    }

    if (pclk != 0U)
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d018      	beq.n	8003d00 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	085a      	lsrs	r2, r3, #1
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	441a      	add	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	2b0f      	cmp	r3, #15
 8003ce8:	d908      	bls.n	8003cfc <UART_SetConfig+0x238>
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf0:	d204      	bcs.n	8003cfc <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	60da      	str	r2, [r3, #12]
 8003cfa:	e001      	b.n	8003d00 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003d0c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3720      	adds	r7, #32
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	efff69f3 	.word	0xefff69f3
 8003d1c:	40013800 	.word	0x40013800
 8003d20:	40021000 	.word	0x40021000
 8003d24:	40004400 	.word	0x40004400
 8003d28:	40004800 	.word	0x40004800
 8003d2c:	007a1200 	.word	0x007a1200

08003d30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d80:	f003 0304 	and.w	r3, r3, #4
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00a      	beq.n	8003dc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc4:	f003 0310 	and.w	r3, r3, #16
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00a      	beq.n	8003de2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00a      	beq.n	8003e04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d01a      	beq.n	8003e46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e2e:	d10a      	bne.n	8003e46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	430a      	orrs	r2, r1
 8003e44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00a      	beq.n	8003e68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	430a      	orrs	r2, r1
 8003e66:	605a      	str	r2, [r3, #4]
  }
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af02      	add	r7, sp, #8
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e84:	f7fd f852 	bl	8000f2c <HAL_GetTick>
 8003e88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d10e      	bne.n	8003eb6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f82d 	bl	8003f06 <UART_WaitOnFlagUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e023      	b.n	8003efe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d10e      	bne.n	8003ee2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ec4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f817 	bl	8003f06 <UART_WaitOnFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e00d      	b.n	8003efe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2220      	movs	r2, #32
 8003eec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b09c      	sub	sp, #112	; 0x70
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	60f8      	str	r0, [r7, #12]
 8003f0e:	60b9      	str	r1, [r7, #8]
 8003f10:	603b      	str	r3, [r7, #0]
 8003f12:	4613      	mov	r3, r2
 8003f14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f16:	e0a5      	b.n	8004064 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f1e:	f000 80a1 	beq.w	8004064 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f22:	f7fd f803 	bl	8000f2c <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d302      	bcc.n	8003f38 <UART_WaitOnFlagUntilTimeout+0x32>
 8003f32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d13e      	bne.n	8003fb6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f40:	e853 3f00 	ldrex	r3, [r3]
 8003f44:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003f46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f48:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f4c:	667b      	str	r3, [r7, #100]	; 0x64
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f58:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003f5c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f5e:	e841 2300 	strex	r3, r2, [r1]
 8003f62:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1e6      	bne.n	8003f38 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3308      	adds	r3, #8
 8003f70:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f74:	e853 3f00 	ldrex	r3, [r3]
 8003f78:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7c:	f023 0301 	bic.w	r3, r3, #1
 8003f80:	663b      	str	r3, [r7, #96]	; 0x60
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3308      	adds	r3, #8
 8003f88:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f8a:	64ba      	str	r2, [r7, #72]	; 0x48
 8003f8c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003f90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f92:	e841 2300 	strex	r3, r2, [r1]
 8003f96:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003f98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e5      	bne.n	8003f6a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e067      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d04f      	beq.n	8004064 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fd2:	d147      	bne.n	8004064 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fdc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe6:	e853 3f00 	ldrex	r3, [r3]
 8003fea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ff2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ffc:	637b      	str	r3, [r7, #52]	; 0x34
 8003ffe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004000:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004002:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004004:	e841 2300 	strex	r3, r2, [r1]
 8004008:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800400a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1e6      	bne.n	8003fde <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	3308      	adds	r3, #8
 8004016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	e853 3f00 	ldrex	r3, [r3]
 800401e:	613b      	str	r3, [r7, #16]
   return(result);
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	f023 0301 	bic.w	r3, r3, #1
 8004026:	66bb      	str	r3, [r7, #104]	; 0x68
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	3308      	adds	r3, #8
 800402e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004030:	623a      	str	r2, [r7, #32]
 8004032:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004034:	69f9      	ldr	r1, [r7, #28]
 8004036:	6a3a      	ldr	r2, [r7, #32]
 8004038:	e841 2300 	strex	r3, r2, [r1]
 800403c:	61bb      	str	r3, [r7, #24]
   return(result);
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1e5      	bne.n	8004010 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2220      	movs	r2, #32
 8004048:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2220      	movs	r2, #32
 800404e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2220      	movs	r2, #32
 8004054:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e010      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	69da      	ldr	r2, [r3, #28]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	4013      	ands	r3, r2
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	429a      	cmp	r2, r3
 8004072:	bf0c      	ite	eq
 8004074:	2301      	moveq	r3, #1
 8004076:	2300      	movne	r3, #0
 8004078:	b2db      	uxtb	r3, r3
 800407a:	461a      	mov	r2, r3
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	429a      	cmp	r2, r3
 8004080:	f43f af4a 	beq.w	8003f18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3770      	adds	r7, #112	; 0x70
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <__libc_init_array>:
 8004090:	b570      	push	{r4, r5, r6, lr}
 8004092:	4d0d      	ldr	r5, [pc, #52]	; (80040c8 <__libc_init_array+0x38>)
 8004094:	4c0d      	ldr	r4, [pc, #52]	; (80040cc <__libc_init_array+0x3c>)
 8004096:	1b64      	subs	r4, r4, r5
 8004098:	10a4      	asrs	r4, r4, #2
 800409a:	2600      	movs	r6, #0
 800409c:	42a6      	cmp	r6, r4
 800409e:	d109      	bne.n	80040b4 <__libc_init_array+0x24>
 80040a0:	4d0b      	ldr	r5, [pc, #44]	; (80040d0 <__libc_init_array+0x40>)
 80040a2:	4c0c      	ldr	r4, [pc, #48]	; (80040d4 <__libc_init_array+0x44>)
 80040a4:	f000 f820 	bl	80040e8 <_init>
 80040a8:	1b64      	subs	r4, r4, r5
 80040aa:	10a4      	asrs	r4, r4, #2
 80040ac:	2600      	movs	r6, #0
 80040ae:	42a6      	cmp	r6, r4
 80040b0:	d105      	bne.n	80040be <__libc_init_array+0x2e>
 80040b2:	bd70      	pop	{r4, r5, r6, pc}
 80040b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80040b8:	4798      	blx	r3
 80040ba:	3601      	adds	r6, #1
 80040bc:	e7ee      	b.n	800409c <__libc_init_array+0xc>
 80040be:	f855 3b04 	ldr.w	r3, [r5], #4
 80040c2:	4798      	blx	r3
 80040c4:	3601      	adds	r6, #1
 80040c6:	e7f2      	b.n	80040ae <__libc_init_array+0x1e>
 80040c8:	08004154 	.word	0x08004154
 80040cc:	08004154 	.word	0x08004154
 80040d0:	08004154 	.word	0x08004154
 80040d4:	08004158 	.word	0x08004158

080040d8 <memset>:
 80040d8:	4402      	add	r2, r0
 80040da:	4603      	mov	r3, r0
 80040dc:	4293      	cmp	r3, r2
 80040de:	d100      	bne.n	80040e2 <memset+0xa>
 80040e0:	4770      	bx	lr
 80040e2:	f803 1b01 	strb.w	r1, [r3], #1
 80040e6:	e7f9      	b.n	80040dc <memset+0x4>

080040e8 <_init>:
 80040e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ea:	bf00      	nop
 80040ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ee:	bc08      	pop	{r3}
 80040f0:	469e      	mov	lr, r3
 80040f2:	4770      	bx	lr

080040f4 <_fini>:
 80040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f6:	bf00      	nop
 80040f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fa:	bc08      	pop	{r3}
 80040fc:	469e      	mov	lr, r3
 80040fe:	4770      	bx	lr
