Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 06:34:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_78/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.966      -17.209                     27                 2833       -0.029       -0.328                     24                 2833        1.725        0.000                       0                  2834  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.966      -17.209                     27                 2833       -0.029       -0.328                     24                 2833        1.725        0.000                       0                  2834  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           27  Failing Endpoints,  Worst Slack       -0.966ns,  Total Violation      -17.209ns
Hold  :           24  Failing Endpoints,  Worst Slack       -0.029ns,  Total Violation       -0.328ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.966ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.929ns (39.594%)  route 2.943ns (60.406%))
  Logic Levels:           18  (CARRY8=9 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 1.111ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.730ns (routing 1.010ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2833, estimated)     1.968     2.929    demux/CLK
    SLICE_X132Y438       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y438       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.008 r  demux/sel_reg[3]/Q
                         net (fo=85, estimated)       0.295     3.303    demux/sel[3]
    SLICE_X131Y437       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.470 f  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, estimated)       0.288     3.758    p_1_in[5]
    SLICE_X131Y434       LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     3.900 r  sel[8]_i_233/O
                         net (fo=2, estimated)        0.233     4.133    sel[8]_i_233_n_0
    SLICE_X131Y434       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.233 r  sel[8]_i_240/O
                         net (fo=1, routed)           0.016     4.249    demux/sel[8]_i_196_0[2]
    SLICE_X131Y434       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.366 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, estimated)        0.026     4.392    demux/sel_reg[8]_i_200_n_0
    SLICE_X131Y435       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.469 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, estimated)       0.296     4.765    demux_n_9
    SLICE_X130Y436       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     4.876 r  sel[8]_i_135/O
                         net (fo=2, estimated)        0.205     5.081    sel[8]_i_135_n_0
    SLICE_X130Y436       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     5.132 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     5.142    demux/sel[8]_i_64_0[6]
    SLICE_X130Y436       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.257 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     5.283    demux/sel_reg[8]_i_81_n_0
    SLICE_X130Y437       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.359 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.288     5.647    demux_n_98
    SLICE_X129Y437       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.102     5.749 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.160     5.909    sel[8]_i_32_n_0
    SLICE_X129Y437       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.960 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.982    demux/sel[8]_i_28_0[5]
    SLICE_X129Y437       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.141 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     6.167    demux/sel_reg[8]_i_20_n_0
    SLICE_X129Y438       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.223 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, estimated)        0.330     6.553    demux/O[0]
    SLICE_X127Y438       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.618 r  demux/sel_reg[8]_i_19/O[0]
                         net (fo=1, estimated)        0.217     6.835    demux_n_110
    SLICE_X128Y437       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.871 r  sel[8]_i_14/O
                         net (fo=1, routed)           0.009     6.880    demux/sel_reg[6]_0[2]
    SLICE_X128Y437       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     7.060 f  demux/sel_reg[8]_i_4/O[5]
                         net (fo=6, estimated)        0.171     7.231    demux/sel_reg[8]_i_4_n_10
    SLICE_X128Y439       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.379 r  demux/sel[3]_i_2/O
                         net (fo=4, estimated)        0.107     7.486    demux/sel[3]_i_2_n_0
    SLICE_X128Y439       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     7.583 r  demux/sel[2]_i_1/O
                         net (fo=1, estimated)        0.218     7.801    demux/sel20_in[2]
    SLICE_X130Y437       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2833, estimated)     1.730     6.400    demux/CLK
    SLICE_X130Y437       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.445     6.845    
                         clock uncertainty           -0.035     6.810    
    SLICE_X130Y437       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.835    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 demux/genblk1[24].z_reg[24][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[24].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      1.684ns (routing 1.010ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.936ns (routing 1.111ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2833, estimated)     1.684     2.354    demux/CLK
    SLICE_X130Y406       FDRE                                         r  demux/genblk1[24].z_reg[24][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y406       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.415 r  demux/genblk1[24].z_reg[24][1]/Q
                         net (fo=1, estimated)        0.074     2.489    genblk1[24].reg_in/D[1]
    SLICE_X128Y406       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2833, estimated)     1.936     2.897    genblk1[24].reg_in/CLK
    SLICE_X128Y406       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.441     2.456    
    SLICE_X128Y406       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.518    genblk1[24].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                 -0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X130Y406  genblk1[112].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X123Y439  demux/genblk1[319].z_reg[319][0]/C



