.. -*- coding: utf-8; mode: rst -*-
.. src-file: drivers/clk/st/clkgen-pll.c

.. _`clock-generated-by-pll--rate-set-and-enabled-by-bootloader`:

Clock Generated by PLL, rate set and enabled by bootloader
==========================================================

Traits of this clock:
prepare - clk_(un)prepare only ensures parent is (un)prepared
enable - clk_enable/disable only ensures parent is enabled
rate - rate is fixed. No clk_set_rate support
parent - fixed parent.  No clk_set_parent support

.. This file was automatic generated / don't edit.

