<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Type-level interrupt infrastructure."><title>embassy_stm32::interrupt::typelevel - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="embassy_stm32" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0-nightly (1ba35e9bb 2024-05-25)" data-channel="nightly" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../embassy_stm32/index.html">embassy_stm32</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">Module typelevel</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#enums">Enums</a></li><li><a href="#traits">Traits</a></li></ul></section><h2><a href="../index.html">In embassy_stm32::interrupt</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">embassy_stm32</a>::<wbr><a href="../index.html">interrupt</a>::<wbr><a class="mod" href="#">typelevel</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/embassy_stm32/Users/jack7/RustroverProjects/flying_fader/target/thumbv7em-none-eabihf/release/build/embassy-stm32-d4ec33a547097f4f/out/_generated.rs.html#1">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Type-level interrupt infrastructure.</p>
<p>This module contains one <em>type</em> per interrupt. This is used for checking at compile time that
the interrupts are correctly bound to HAL drivers.</p>
<p>As an end user, you shouldn’t need to use this module directly. Use the <a href="../../macro.bind_interrupts.html" title="macro embassy_stm32::bind_interrupts"><code>crate::bind_interrupts!</code></a> macro
to bind interrupts, and the [<code>crate::interrupt</code>] module to manually register interrupt handlers and manipulate
interrupts directly (pending/unpending, enabling/disabling, setting the priority, etc…)</p>
</div></details><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="enum" href="enum.ADC.html" title="enum embassy_stm32::interrupt::typelevel::ADC">ADC</a></div><div class="desc docblock-short">ADC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA1.html" title="enum embassy_stm32::interrupt::typelevel::BDMA1">BDMA1</a></div><div class="desc docblock-short">BDMA1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL0.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL0">BDMA2_CHANNEL0</a></div><div class="desc docblock-short">BDMA2_CHANNEL0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL1.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL1">BDMA2_CHANNEL1</a></div><div class="desc docblock-short">BDMA2_CHANNEL1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL2.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL2">BDMA2_CHANNEL2</a></div><div class="desc docblock-short">BDMA2_CHANNEL2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL3.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL3">BDMA2_CHANNEL3</a></div><div class="desc docblock-short">BDMA2_CHANNEL3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL4.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL4">BDMA2_CHANNEL4</a></div><div class="desc docblock-short">BDMA2_CHANNEL4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL5.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL5">BDMA2_CHANNEL5</a></div><div class="desc docblock-short">BDMA2_CHANNEL5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL6.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL6">BDMA2_CHANNEL6</a></div><div class="desc docblock-short">BDMA2_CHANNEL6
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.BDMA2_CHANNEL7.html" title="enum embassy_stm32::interrupt::typelevel::BDMA2_CHANNEL7">BDMA2_CHANNEL7</a></div><div class="desc docblock-short">BDMA2_CHANNEL7
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.CEC.html" title="enum embassy_stm32::interrupt::typelevel::CEC">CEC</a></div><div class="desc docblock-short">CEC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.CRS.html" title="enum embassy_stm32::interrupt::typelevel::CRS">CRS</a></div><div class="desc docblock-short">CRS
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DAC2.html" title="enum embassy_stm32::interrupt::typelevel::DAC2">DAC2</a></div><div class="desc docblock-short">DAC2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DCMI_PSSI.html" title="enum embassy_stm32::interrupt::typelevel::DCMI_PSSI">DCMI_PSSI</a></div><div class="desc docblock-short">DCMI_PSSI
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT0.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT0">DFSDM1_FLT0</a></div><div class="desc docblock-short">DFSDM1_FLT0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT1.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT1">DFSDM1_FLT1</a></div><div class="desc docblock-short">DFSDM1_FLT1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT2.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT2">DFSDM1_FLT2</a></div><div class="desc docblock-short">DFSDM1_FLT2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT3.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT3">DFSDM1_FLT3</a></div><div class="desc docblock-short">DFSDM1_FLT3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT4.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT4">DFSDM1_FLT4</a></div><div class="desc docblock-short">DFSDM1_FLT4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT5.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT5">DFSDM1_FLT5</a></div><div class="desc docblock-short">DFSDM1_FLT5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT6.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT6">DFSDM1_FLT6</a></div><div class="desc docblock-short">DFSDM1_FLT6
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM1_FLT7.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM1_FLT7">DFSDM1_FLT7</a></div><div class="desc docblock-short">DFSDM1_FLT7
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DFSDM2.html" title="enum embassy_stm32::interrupt::typelevel::DFSDM2">DFSDM2</a></div><div class="desc docblock-short">DFSDM2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM0.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM0">DMA1_STREAM0</a></div><div class="desc docblock-short">DMA1_STREAM0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM1.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM1">DMA1_STREAM1</a></div><div class="desc docblock-short">DMA1_STREAM1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM2.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM2">DMA1_STREAM2</a></div><div class="desc docblock-short">DMA1_STREAM2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM3.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM3">DMA1_STREAM3</a></div><div class="desc docblock-short">DMA1_STREAM3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM4.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM4">DMA1_STREAM4</a></div><div class="desc docblock-short">DMA1_STREAM4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM5.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM5">DMA1_STREAM5</a></div><div class="desc docblock-short">DMA1_STREAM5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM6.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM6">DMA1_STREAM6</a></div><div class="desc docblock-short">DMA1_STREAM6
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA1_STREAM7.html" title="enum embassy_stm32::interrupt::typelevel::DMA1_STREAM7">DMA1_STREAM7</a></div><div class="desc docblock-short">DMA1_STREAM7
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2D.html" title="enum embassy_stm32::interrupt::typelevel::DMA2D">DMA2D</a></div><div class="desc docblock-short">DMA2D
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM0.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM0">DMA2_STREAM0</a></div><div class="desc docblock-short">DMA2_STREAM0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM1.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM1">DMA2_STREAM1</a></div><div class="desc docblock-short">DMA2_STREAM1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM2.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM2">DMA2_STREAM2</a></div><div class="desc docblock-short">DMA2_STREAM2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM3.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM3">DMA2_STREAM3</a></div><div class="desc docblock-short">DMA2_STREAM3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM4.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM4">DMA2_STREAM4</a></div><div class="desc docblock-short">DMA2_STREAM4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM5.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM5">DMA2_STREAM5</a></div><div class="desc docblock-short">DMA2_STREAM5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM6.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM6">DMA2_STREAM6</a></div><div class="desc docblock-short">DMA2_STREAM6
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMA2_STREAM7.html" title="enum embassy_stm32::interrupt::typelevel::DMA2_STREAM7">DMA2_STREAM7</a></div><div class="desc docblock-short">DMA2_STREAM7
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMAMUX1_OVR.html" title="enum embassy_stm32::interrupt::typelevel::DMAMUX1_OVR">DMAMUX1_OVR</a></div><div class="desc docblock-short">DMAMUX1_OVR
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DMAMUX2_OVR.html" title="enum embassy_stm32::interrupt::typelevel::DMAMUX2_OVR">DMAMUX2_OVR</a></div><div class="desc docblock-short">DMAMUX2_OVR
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.DTS.html" title="enum embassy_stm32::interrupt::typelevel::DTS">DTS</a></div><div class="desc docblock-short">DTS
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.ECC.html" title="enum embassy_stm32::interrupt::typelevel::ECC">ECC</a></div><div class="desc docblock-short">ECC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI0.html" title="enum embassy_stm32::interrupt::typelevel::EXTI0">EXTI0</a></div><div class="desc docblock-short">EXTI0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI1.html" title="enum embassy_stm32::interrupt::typelevel::EXTI1">EXTI1</a></div><div class="desc docblock-short">EXTI1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI2.html" title="enum embassy_stm32::interrupt::typelevel::EXTI2">EXTI2</a></div><div class="desc docblock-short">EXTI2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI3.html" title="enum embassy_stm32::interrupt::typelevel::EXTI3">EXTI3</a></div><div class="desc docblock-short">EXTI3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI4.html" title="enum embassy_stm32::interrupt::typelevel::EXTI4">EXTI4</a></div><div class="desc docblock-short">EXTI4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI9_5.html" title="enum embassy_stm32::interrupt::typelevel::EXTI9_5">EXTI9_5</a></div><div class="desc docblock-short">EXTI9_5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.EXTI15_10.html" title="enum embassy_stm32::interrupt::typelevel::EXTI15_10">EXTI15_10</a></div><div class="desc docblock-short">EXTI15_10
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FDCAN1_IT0.html" title="enum embassy_stm32::interrupt::typelevel::FDCAN1_IT0">FDCAN1_IT0</a></div><div class="desc docblock-short">FDCAN1_IT0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FDCAN1_IT1.html" title="enum embassy_stm32::interrupt::typelevel::FDCAN1_IT1">FDCAN1_IT1</a></div><div class="desc docblock-short">FDCAN1_IT1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FDCAN2_IT0.html" title="enum embassy_stm32::interrupt::typelevel::FDCAN2_IT0">FDCAN2_IT0</a></div><div class="desc docblock-short">FDCAN2_IT0
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FDCAN2_IT1.html" title="enum embassy_stm32::interrupt::typelevel::FDCAN2_IT1">FDCAN2_IT1</a></div><div class="desc docblock-short">FDCAN2_IT1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FDCAN_CAL.html" title="enum embassy_stm32::interrupt::typelevel::FDCAN_CAL">FDCAN_CAL</a></div><div class="desc docblock-short">FDCAN_CAL
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FLASH.html" title="enum embassy_stm32::interrupt::typelevel::FLASH">FLASH</a></div><div class="desc docblock-short">FLASH
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FMC.html" title="enum embassy_stm32::interrupt::typelevel::FMC">FMC</a></div><div class="desc docblock-short">FMC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.FPU.html" title="enum embassy_stm32::interrupt::typelevel::FPU">FPU</a></div><div class="desc docblock-short">FPU
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.GFXMMU.html" title="enum embassy_stm32::interrupt::typelevel::GFXMMU">GFXMMU</a></div><div class="desc docblock-short">GFXMMU
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.HSEM1.html" title="enum embassy_stm32::interrupt::typelevel::HSEM1">HSEM1</a></div><div class="desc docblock-short">HSEM1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C1_ER.html" title="enum embassy_stm32::interrupt::typelevel::I2C1_ER">I2C1_ER</a></div><div class="desc docblock-short">I2C1_ER
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C1_EV.html" title="enum embassy_stm32::interrupt::typelevel::I2C1_EV">I2C1_EV</a></div><div class="desc docblock-short">I2C1_EV
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C2_ER.html" title="enum embassy_stm32::interrupt::typelevel::I2C2_ER">I2C2_ER</a></div><div class="desc docblock-short">I2C2_ER
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C2_EV.html" title="enum embassy_stm32::interrupt::typelevel::I2C2_EV">I2C2_EV</a></div><div class="desc docblock-short">I2C2_EV
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C3_ER.html" title="enum embassy_stm32::interrupt::typelevel::I2C3_ER">I2C3_ER</a></div><div class="desc docblock-short">I2C3_ER
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C3_EV.html" title="enum embassy_stm32::interrupt::typelevel::I2C3_EV">I2C3_EV</a></div><div class="desc docblock-short">I2C3_EV
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C4_ER.html" title="enum embassy_stm32::interrupt::typelevel::I2C4_ER">I2C4_ER</a></div><div class="desc docblock-short">I2C4_ER
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.I2C4_EV.html" title="enum embassy_stm32::interrupt::typelevel::I2C4_EV">I2C4_EV</a></div><div class="desc docblock-short">I2C4_EV
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.JPEG.html" title="enum embassy_stm32::interrupt::typelevel::JPEG">JPEG</a></div><div class="desc docblock-short">JPEG
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.LPTIM1.html" title="enum embassy_stm32::interrupt::typelevel::LPTIM1">LPTIM1</a></div><div class="desc docblock-short">LPTIM1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.LPTIM2.html" title="enum embassy_stm32::interrupt::typelevel::LPTIM2">LPTIM2</a></div><div class="desc docblock-short">LPTIM2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.LPTIM3.html" title="enum embassy_stm32::interrupt::typelevel::LPTIM3">LPTIM3</a></div><div class="desc docblock-short">LPTIM3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.LPUART1.html" title="enum embassy_stm32::interrupt::typelevel::LPUART1">LPUART1</a></div><div class="desc docblock-short">LPUART1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.LTDC.html" title="enum embassy_stm32::interrupt::typelevel::LTDC">LTDC</a></div><div class="desc docblock-short">LTDC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.LTDC_ER.html" title="enum embassy_stm32::interrupt::typelevel::LTDC_ER">LTDC_ER</a></div><div class="desc docblock-short">LTDC_ER
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.MDIOS.html" title="enum embassy_stm32::interrupt::typelevel::MDIOS">MDIOS</a></div><div class="desc docblock-short">MDIOS
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.MDIOS_WKUP.html" title="enum embassy_stm32::interrupt::typelevel::MDIOS_WKUP">MDIOS_WKUP</a></div><div class="desc docblock-short">MDIOS_WKUP
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.MDMA.html" title="enum embassy_stm32::interrupt::typelevel::MDMA">MDMA</a></div><div class="desc docblock-short">MDMA
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.OCTOSPI1.html" title="enum embassy_stm32::interrupt::typelevel::OCTOSPI1">OCTOSPI1</a></div><div class="desc docblock-short">OCTOSPI1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.OCTOSPI2.html" title="enum embassy_stm32::interrupt::typelevel::OCTOSPI2">OCTOSPI2</a></div><div class="desc docblock-short">OCTOSPI2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.OTG_HS.html" title="enum embassy_stm32::interrupt::typelevel::OTG_HS">OTG_HS</a></div><div class="desc docblock-short">OTG_HS
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.OTG_HS_EP1_IN.html" title="enum embassy_stm32::interrupt::typelevel::OTG_HS_EP1_IN">OTG_HS_EP1_IN</a></div><div class="desc docblock-short">OTG_HS_EP1_IN
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.OTG_HS_EP1_OUT.html" title="enum embassy_stm32::interrupt::typelevel::OTG_HS_EP1_OUT">OTG_HS_EP1_OUT</a></div><div class="desc docblock-short">OTG_HS_EP1_OUT
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.OTG_HS_WKUP.html" title="enum embassy_stm32::interrupt::typelevel::OTG_HS_WKUP">OTG_HS_WKUP</a></div><div class="desc docblock-short">OTG_HS_WKUP
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.PVD_PVM.html" title="enum embassy_stm32::interrupt::typelevel::PVD_PVM">PVD_PVM</a></div><div class="desc docblock-short">PVD_PVM
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.RCC.html" title="enum embassy_stm32::interrupt::typelevel::RCC">RCC</a></div><div class="desc docblock-short">RCC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.RNG.html" title="enum embassy_stm32::interrupt::typelevel::RNG">RNG</a></div><div class="desc docblock-short">RNG
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.RTC_ALARM.html" title="enum embassy_stm32::interrupt::typelevel::RTC_ALARM">RTC_ALARM</a></div><div class="desc docblock-short">RTC_ALARM
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.RTC_TAMP_STAMP_CSS_LSE.html" title="enum embassy_stm32::interrupt::typelevel::RTC_TAMP_STAMP_CSS_LSE">RTC_TAMP_STAMP_CSS_LSE</a></div><div class="desc docblock-short">RTC_TAMP_STAMP_CSS_LSE
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.RTC_WKUP.html" title="enum embassy_stm32::interrupt::typelevel::RTC_WKUP">RTC_WKUP</a></div><div class="desc docblock-short">RTC_WKUP
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SAI1.html" title="enum embassy_stm32::interrupt::typelevel::SAI1">SAI1</a></div><div class="desc docblock-short">SAI1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SAI2.html" title="enum embassy_stm32::interrupt::typelevel::SAI2">SAI2</a></div><div class="desc docblock-short">SAI2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SDMMC1.html" title="enum embassy_stm32::interrupt::typelevel::SDMMC1">SDMMC1</a></div><div class="desc docblock-short">SDMMC1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SDMMC2.html" title="enum embassy_stm32::interrupt::typelevel::SDMMC2">SDMMC2</a></div><div class="desc docblock-short">SDMMC2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPDIF_RX.html" title="enum embassy_stm32::interrupt::typelevel::SPDIF_RX">SPDIF_RX</a></div><div class="desc docblock-short">SPDIF_RX
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPI1.html" title="enum embassy_stm32::interrupt::typelevel::SPI1">SPI1</a></div><div class="desc docblock-short">SPI1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPI2.html" title="enum embassy_stm32::interrupt::typelevel::SPI2">SPI2</a></div><div class="desc docblock-short">SPI2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPI3.html" title="enum embassy_stm32::interrupt::typelevel::SPI3">SPI3</a></div><div class="desc docblock-short">SPI3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPI4.html" title="enum embassy_stm32::interrupt::typelevel::SPI4">SPI4</a></div><div class="desc docblock-short">SPI4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPI5.html" title="enum embassy_stm32::interrupt::typelevel::SPI5">SPI5</a></div><div class="desc docblock-short">SPI5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SPI6.html" title="enum embassy_stm32::interrupt::typelevel::SPI6">SPI6</a></div><div class="desc docblock-short">SPI6
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.SWPMI1.html" title="enum embassy_stm32::interrupt::typelevel::SWPMI1">SWPMI1</a></div><div class="desc docblock-short">SWPMI1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM1_BRK.html" title="enum embassy_stm32::interrupt::typelevel::TIM1_BRK">TIM1_BRK</a></div><div class="desc docblock-short">TIM1_BRK
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM1_CC.html" title="enum embassy_stm32::interrupt::typelevel::TIM1_CC">TIM1_CC</a></div><div class="desc docblock-short">TIM1_CC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM1_TRG_COM.html" title="enum embassy_stm32::interrupt::typelevel::TIM1_TRG_COM">TIM1_TRG_COM</a></div><div class="desc docblock-short">TIM1_TRG_COM
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM1_UP.html" title="enum embassy_stm32::interrupt::typelevel::TIM1_UP">TIM1_UP</a></div><div class="desc docblock-short">TIM1_UP
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM2.html" title="enum embassy_stm32::interrupt::typelevel::TIM2">TIM2</a></div><div class="desc docblock-short">TIM2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM3.html" title="enum embassy_stm32::interrupt::typelevel::TIM3">TIM3</a></div><div class="desc docblock-short">TIM3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM4.html" title="enum embassy_stm32::interrupt::typelevel::TIM4">TIM4</a></div><div class="desc docblock-short">TIM4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM5.html" title="enum embassy_stm32::interrupt::typelevel::TIM5">TIM5</a></div><div class="desc docblock-short">TIM5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM6_DAC.html" title="enum embassy_stm32::interrupt::typelevel::TIM6_DAC">TIM6_DAC</a></div><div class="desc docblock-short">TIM6_DAC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM7.html" title="enum embassy_stm32::interrupt::typelevel::TIM7">TIM7</a></div><div class="desc docblock-short">TIM7
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM8_BRK_TIM12.html" title="enum embassy_stm32::interrupt::typelevel::TIM8_BRK_TIM12">TIM8_BRK_TIM12</a></div><div class="desc docblock-short">TIM8_BRK_TIM12
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM8_CC.html" title="enum embassy_stm32::interrupt::typelevel::TIM8_CC">TIM8_CC</a></div><div class="desc docblock-short">TIM8_CC
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM8_TRG_COM_TIM14.html" title="enum embassy_stm32::interrupt::typelevel::TIM8_TRG_COM_TIM14">TIM8_TRG_COM_TIM14</a></div><div class="desc docblock-short">TIM8_TRG_COM_TIM14
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM8_UP_TIM13.html" title="enum embassy_stm32::interrupt::typelevel::TIM8_UP_TIM13">TIM8_UP_TIM13</a></div><div class="desc docblock-short">TIM8_UP_TIM13
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM15.html" title="enum embassy_stm32::interrupt::typelevel::TIM15">TIM15</a></div><div class="desc docblock-short">TIM15
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM16.html" title="enum embassy_stm32::interrupt::typelevel::TIM16">TIM16</a></div><div class="desc docblock-short">TIM16
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.TIM17.html" title="enum embassy_stm32::interrupt::typelevel::TIM17">TIM17</a></div><div class="desc docblock-short">TIM17
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.UART4.html" title="enum embassy_stm32::interrupt::typelevel::UART4">UART4</a></div><div class="desc docblock-short">UART4
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.UART5.html" title="enum embassy_stm32::interrupt::typelevel::UART5">UART5</a></div><div class="desc docblock-short">UART5
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.UART7.html" title="enum embassy_stm32::interrupt::typelevel::UART7">UART7</a></div><div class="desc docblock-short">UART7
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.UART8.html" title="enum embassy_stm32::interrupt::typelevel::UART8">UART8</a></div><div class="desc docblock-short">UART8
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.UART9.html" title="enum embassy_stm32::interrupt::typelevel::UART9">UART9</a></div><div class="desc docblock-short">UART9
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.USART1.html" title="enum embassy_stm32::interrupt::typelevel::USART1">USART1</a></div><div class="desc docblock-short">USART1
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.USART2.html" title="enum embassy_stm32::interrupt::typelevel::USART2">USART2</a></div><div class="desc docblock-short">USART2
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.USART3.html" title="enum embassy_stm32::interrupt::typelevel::USART3">USART3</a></div><div class="desc docblock-short">USART3
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.USART6.html" title="enum embassy_stm32::interrupt::typelevel::USART6">USART6</a></div><div class="desc docblock-short">USART6
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.USART10.html" title="enum embassy_stm32::interrupt::typelevel::USART10">USART10</a></div><div class="desc docblock-short">USART10
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.WAKEUP_PIN.html" title="enum embassy_stm32::interrupt::typelevel::WAKEUP_PIN">WAKEUP_PIN</a></div><div class="desc docblock-short">WAKEUP_PIN
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.WWDG.html" title="enum embassy_stm32::interrupt::typelevel::WWDG">WWDG</a></div><div class="desc docblock-short">WWDG
typelevel interrupt.</div></li><li><div class="item-name"><a class="enum" href="enum.WWDG_RST.html" title="enum embassy_stm32::interrupt::typelevel::WWDG_RST">WWDG_RST</a></div><div class="desc docblock-short">WWDG_RST
typelevel interrupt.</div></li></ul><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="trait" href="trait.Binding.html" title="trait embassy_stm32::interrupt::typelevel::Binding">Binding</a></div><div class="desc docblock-short">Compile-time assertion that an interrupt has been bound to a handler.</div></li><li><div class="item-name"><a class="trait" href="trait.Handler.html" title="trait embassy_stm32::interrupt::typelevel::Handler">Handler</a></div><div class="desc docblock-short">Interrupt handler trait.</div></li><li><div class="item-name"><a class="trait" href="trait.Interrupt.html" title="trait embassy_stm32::interrupt::typelevel::Interrupt">Interrupt</a></div><div class="desc docblock-short">Type-level interrupt.</div></li></ul></section></div></main></body></html>