[
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"top_Hw14_1.InstMem.memory",
    "fileName":"src/main/resource/Hw14-1/m_code.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"top_Hw14_1.DataMem.memory",
    "fileName":"src/main/resource/Hw14-1/data.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top_Hw14_1|DMA>io"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"chisel3.util.experimental.LoadMemoryTransform"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"firrtl.VerilogEmitter"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  }
]