INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schemotechnika/project_colloquium/project_colloquium.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schemotechnika/project_colloquium/project_colloquium.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3248] data object 'clk' is already declared [D:/schemotechnika/project_colloquium/project_colloquium.srcs/sim_1/new/test.v:9]
WARNING: [VRFC 10-9364] second declaration of 'clk' is ignored [D:/schemotechnika/project_colloquium/project_colloquium.srcs/sim_1/new/test.v:9]
