Project Information                      d:\maxplus2\max2lib\lab3\plmt_dc6.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/12/2010 21:52:19

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_dc6  EP1800ILC-70     7        48       0       48          100%
plmt_dc1  EP910ILC-12      7        16       0       16          66 %

TOTAL:                     14       64       0       64          88 %

User Pins:                 7        64       0  



Project Information                      d:\maxplus2\max2lib\lab3\plmt_dc6.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Warning: No superset bus at connection -- "A[5..0]"
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                      d:\maxplus2\max2lib\lab3\plmt_dc6.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'A5'
Connect: {plmt_dc6@48,  plmt_dc1@25}

For node name 'A4'
Connect: {plmt_dc6@49,  plmt_dc1@26}

For node name 'A3'
Connect: {plmt_dc6@50,  plmt_dc1@27}

For node name 'A2'
Connect: {plmt_dc6@54,  plmt_dc1@41}

For node name 'A1'
Connect: {plmt_dc6@55,  plmt_dc1@42}

For node name 'A0'
Connect: {plmt_dc6@56,  plmt_dc1@43}

For node name 'E'
Connect: {plmt_dc6@22,  plmt_dc1@21}


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

***** Logic for device 'plmt_dc6' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
         Q  Q  Q  1  1  2  2  2  N  1  1  1  1  1  2  2  3  
         1  4  7  0  7  1  5  9  D  1  2  3  4  8  2  6  0  
       -----------------------------------------------------_ 
     /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
Q60 | 10                                                  60 | Q49 
Q56 | 11                                                  59 | Q53 
Q52 | 12                                                  58 | Q57 
Q48 | 13                                                  57 | Q61 
GND | 14                                                  56 | A0 
GND | 15                                                  55 | A1 
GND | 16                                                  54 | A2 
GND | 17                                                  53 | GND 
VCC | 18                   EP1800ILC-70                   52 | VCC 
GND | 19                                                  51 | GND 
GND | 20                                                  50 | A3 
GND | 21                                                  49 | A4 
  E | 22                                                  48 | A5 
Q63 | 23                                                  47 | Q50 
Q59 | 24                                                  46 | Q54 
Q55 | 25                                                  45 | Q58 
Q51 | 26                                                  44 | Q62 
    |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
      ------------------------------------------------------ 
         Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
         3  2  2  2  1  9  6  3  N  3  2  2  1  1  8  5  2  
         2  8  4  0  6           D  1  7  3  9  5           


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12    12/12(100%)  12/12(100%) 
B:    LC13 - LC24    12/12(100%)  12/12(100%) 
C:    LC25 - LC36    12/12(100%)  12/12(100%) 
D:    LC37 - LC48    12/12(100%)  12/12(100%) 


Total dedicated input pins used:                 7/16     ( 43%)
Total I/O pins used:                            48/48     (100%)
Total logic cells used:                         48/48     (100%)
Average fan-in:                                  7.00
Total fan-in:                                   336

Total input pins required:                       7
Total output pins required:                     48
Total bidirectional pins required:               0
Total logic cells required:                     48
Total flipflops required:                        0

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0   48    0  A0
  55      -   -       INPUT              0    0   48    0  A1
  54      -   -       INPUT              0    0   48    0  A2
  50      -   -       INPUT              0    0   48    0  A3
  49      -   -       INPUT              0    0   48    0  A4
  48      -   -       INPUT              0    0   48    0  A5
  22      -   -       INPUT              0    0   48    0  E


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT              7    0    0    0  Q1
  43     32    C     OUTPUT              7    0    0    0  Q2
  34     24    B     OUTPUT              7    0    0    0  Q3
   8      7    A     OUTPUT              7    0    0    0  Q4
  42     31    C     OUTPUT              7    0    0    0  Q5
  33     23    B     OUTPUT              7    0    0    0  Q6
   7      6    A     OUTPUT              7    0    0    0  Q7
  41     30    C     OUTPUT              7    0    0    0  Q8
  32     22    B     OUTPUT              7    0    0    0  Q9
   6      5    A     OUTPUT              7    0    0    0  Q10
  68     48    D     OUTPUT              7    0    0    0  Q11
  67     47    D     OUTPUT              7    0    0    0  Q12
  66     46    D     OUTPUT              7    0    0    0  Q13
  65     45    D     OUTPUT              7    0    0    0  Q14
  40     29    C     OUTPUT              7    0    0    0  Q15
  31     21    B     OUTPUT              7    0    0    0  Q16
   5      4    A     OUTPUT              7    0    0    0  Q17
  64     44    D     OUTPUT              7    0    0    0  Q18
  39     28    C     OUTPUT              7    0    0    0  Q19
  30     20    B     OUTPUT              7    0    0    0  Q20
   4      3    A     OUTPUT              7    0    0    0  Q21
  63     43    D     OUTPUT              7    0    0    0  Q22
  38     27    C     OUTPUT              7    0    0    0  Q23
  29     19    B     OUTPUT              7    0    0    0  Q24
   3      2    A     OUTPUT              7    0    0    0  Q25
  62     42    D     OUTPUT              7    0    0    0  Q26
  37     26    C     OUTPUT              7    0    0    0  Q27
  28     18    B     OUTPUT              7    0    0    0  Q28
   2      1    A     OUTPUT              7    0    0    0  Q29
  61     41    D     OUTPUT              7    0    0    0  Q30
  36     25    C     OUTPUT              7    0    0    0  Q31
  27     17    B     OUTPUT              7    0    0    0  Q32
  13     12    A     OUTPUT              7    0    0    0  Q48
  60     40    D     OUTPUT              7    0    0    0  Q49
  47     36    C     OUTPUT              7    0    0    0  Q50
  26     16    B     OUTPUT              7    0    0    0  Q51
  12     11    A     OUTPUT              7    0    0    0  Q52
  59     39    D     OUTPUT              7    0    0    0  Q53
  46     35    C     OUTPUT              7    0    0    0  Q54
  25     15    B     OUTPUT              7    0    0    0  Q55
  11     10    A     OUTPUT              7    0    0    0  Q56
  58     38    D     OUTPUT              7    0    0    0  Q57
  45     34    C     OUTPUT              7    0    0    0  Q58
  24     14    B     OUTPUT              7    0    0    0  Q59
  10      9    A     OUTPUT              7    0    0    0  Q60
  57     37    D     OUTPUT              7    0    0    0  Q61
  44     33    C     OUTPUT              7    0    0    0  Q62
  23     13    B     OUTPUT              7    0    0    0  Q63


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'A'
        +----------------------- LC8 Q1
        | +--------------------- LC7 Q4
        | | +------------------- LC6 Q7
        | | | +----------------- LC5 Q10
        | | | | +--------------- LC4 Q17
        | | | | | +------------- LC3 Q21
        | | | | | | +----------- LC2 Q25
        | | | | | | | +--------- LC1 Q29
        | | | | | | | | +------- LC12 Q48
        | | | | | | | | | +----- LC11 Q52
        | | | | | | | | | | +--- LC10 Q56
        | | | | | | | | | | | +- LC9 Q60
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | 
LC8  -> - - - - - - - - - - - - | <-- Q1
LC7  -> - - - - - - - - - - - - | <-- Q4
LC6  -> - - - - - - - - - - - - | <-- Q7
LC5  -> - - - - - - - - - - - - | <-- Q10
LC4  -> - - - - - - - - - - - - | <-- Q17
LC3  -> - - - - - - - - - - - - | <-- Q21
LC2  -> - - - - - - - - - - - - | <-- Q25
LC1  -> - - - - - - - - - - - - | <-- Q29
LC12 -> - - - - - - - - - - - - | <-- Q48
LC11 -> - - - - - - - - - - - - | <-- Q52
LC10 -> - - - - - - - - - - - - | <-- Q56
LC9  -> - - - - - - - - - - - - | <-- Q60

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A0
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A1
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A2
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A3
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A4
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A5
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- E


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 Q3
        | +--------------------- LC23 Q6
        | | +------------------- LC22 Q9
        | | | +----------------- LC21 Q16
        | | | | +--------------- LC20 Q20
        | | | | | +------------- LC19 Q24
        | | | | | | +----------- LC18 Q28
        | | | | | | | +--------- LC17 Q32
        | | | | | | | | +------- LC16 Q51
        | | | | | | | | | +----- LC15 Q55
        | | | | | | | | | | +--- LC14 Q59
        | | | | | | | | | | | +- LC13 Q63
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- Q3
LC23 -> - - - - - - - - - - - - | <-- Q6
LC22 -> - - - - - - - - - - - - | <-- Q9
LC21 -> - - - - - - - - - - - - | <-- Q16
LC20 -> - - - - - - - - - - - - | <-- Q20
LC19 -> - - - - - - - - - - - - | <-- Q24
LC18 -> - - - - - - - - - - - - | <-- Q28
LC17 -> - - - - - - - - - - - - | <-- Q32
LC16 -> - - - - - - - - - - - - | <-- Q51
LC15 -> - - - - - - - - - - - - | <-- Q55
LC14 -> - - - - - - - - - - - - | <-- Q59
LC13 -> - - - - - - - - - - - - | <-- Q63

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A0
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A1
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A2
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A3
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A4
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A5
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- E


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'C'
        +----------------------- LC32 Q2
        | +--------------------- LC31 Q5
        | | +------------------- LC30 Q8
        | | | +----------------- LC29 Q15
        | | | | +--------------- LC28 Q19
        | | | | | +------------- LC27 Q23
        | | | | | | +----------- LC26 Q27
        | | | | | | | +--------- LC25 Q31
        | | | | | | | | +------- LC36 Q50
        | | | | | | | | | +----- LC35 Q54
        | | | | | | | | | | +--- LC34 Q58
        | | | | | | | | | | | +- LC33 Q62
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | 
LC32 -> - - - - - - - - - - - - | <-- Q2
LC31 -> - - - - - - - - - - - - | <-- Q5
LC30 -> - - - - - - - - - - - - | <-- Q8
LC29 -> - - - - - - - - - - - - | <-- Q15
LC28 -> - - - - - - - - - - - - | <-- Q19
LC27 -> - - - - - - - - - - - - | <-- Q23
LC26 -> - - - - - - - - - - - - | <-- Q27
LC25 -> - - - - - - - - - - - - | <-- Q31
LC36 -> - - - - - - - - - - - - | <-- Q50
LC35 -> - - - - - - - - - - - - | <-- Q54
LC34 -> - - - - - - - - - - - - | <-- Q58
LC33 -> - - - - - - - - - - - - | <-- Q62

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A0
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A1
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A2
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A3
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A4
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A5
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- E


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC48 Q11
        | +--------------------- LC47 Q12
        | | +------------------- LC46 Q13
        | | | +----------------- LC45 Q14
        | | | | +--------------- LC44 Q18
        | | | | | +------------- LC43 Q22
        | | | | | | +----------- LC42 Q26
        | | | | | | | +--------- LC41 Q30
        | | | | | | | | +------- LC40 Q49
        | | | | | | | | | +----- LC39 Q53
        | | | | | | | | | | +--- LC38 Q57
        | | | | | | | | | | | +- LC37 Q61
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC48 -> - - - - - - - - - - - - | <-- Q11
LC47 -> - - - - - - - - - - - - | <-- Q12
LC46 -> - - - - - - - - - - - - | <-- Q13
LC45 -> - - - - - - - - - - - - | <-- Q14
LC44 -> - - - - - - - - - - - - | <-- Q18
LC43 -> - - - - - - - - - - - - | <-- Q22
LC42 -> - - - - - - - - - - - - | <-- Q26
LC41 -> - - - - - - - - - - - - | <-- Q30
LC40 -> - - - - - - - - - - - - | <-- Q49
LC39 -> - - - - - - - - - - - - | <-- Q53
LC38 -> - - - - - - - - - - - - | <-- Q57
LC37 -> - - - - - - - - - - - - | <-- Q61

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A0
55   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A1
54   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A2
50   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A3
49   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A4
48   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A5
22   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- E


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc6

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A2       : INPUT;
A3       : INPUT;
A4       : INPUT;
A5       : INPUT;
E        : INPUT;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC008, type is output.
 Q1      = LCELL( _EQ001);
  _EQ001 =  A0 & !A1 & !A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC032, type is output.
 Q2      = LCELL( _EQ002);
  _EQ002 = !A0 &  A1 & !A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC024, type is output.
 Q3      = LCELL( _EQ003);
  _EQ003 =  A0 &  A1 & !A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC007, type is output.
 Q4      = LCELL( _EQ004);
  _EQ004 = !A0 & !A1 &  A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC031, type is output.
 Q5      = LCELL( _EQ005);
  _EQ005 =  A0 & !A1 &  A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC023, type is output.
 Q6      = LCELL( _EQ006);
  _EQ006 = !A0 &  A1 &  A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC006, type is output.
 Q7      = LCELL( _EQ007);
  _EQ007 =  A0 &  A1 &  A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q8' 
-- Equation name is 'Q8', location is LC030, type is output.
 Q8      = LCELL( _EQ008);
  _EQ008 = !A0 & !A1 & !A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q9' 
-- Equation name is 'Q9', location is LC022, type is output.
 Q9      = LCELL( _EQ009);
  _EQ009 =  A0 & !A1 & !A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q10' 
-- Equation name is 'Q10', location is LC005, type is output.
 Q10     = LCELL( _EQ010);
  _EQ010 = !A0 &  A1 & !A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q11' 
-- Equation name is 'Q11', location is LC048, type is output.
 Q11     = LCELL( _EQ011);
  _EQ011 =  A0 &  A1 & !A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q12' 
-- Equation name is 'Q12', location is LC047, type is output.
 Q12     = LCELL( _EQ012);
  _EQ012 = !A0 & !A1 &  A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q13' 
-- Equation name is 'Q13', location is LC046, type is output.
 Q13     = LCELL( _EQ013);
  _EQ013 =  A0 & !A1 &  A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q14' 
-- Equation name is 'Q14', location is LC045, type is output.
 Q14     = LCELL( _EQ014);
  _EQ014 = !A0 &  A1 &  A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q15' 
-- Equation name is 'Q15', location is LC029, type is output.
 Q15     = LCELL( _EQ015);
  _EQ015 =  A0 &  A1 &  A2 &  A3 & !A4 & !A5 &  E;

-- Node name is 'Q16' 
-- Equation name is 'Q16', location is LC021, type is output.
 Q16     = LCELL( _EQ016);
  _EQ016 = !A0 & !A1 & !A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q17' 
-- Equation name is 'Q17', location is LC004, type is output.
 Q17     = LCELL( _EQ017);
  _EQ017 =  A0 & !A1 & !A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q18' 
-- Equation name is 'Q18', location is LC044, type is output.
 Q18     = LCELL( _EQ018);
  _EQ018 = !A0 &  A1 & !A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q19' 
-- Equation name is 'Q19', location is LC028, type is output.
 Q19     = LCELL( _EQ019);
  _EQ019 =  A0 &  A1 & !A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q20' 
-- Equation name is 'Q20', location is LC020, type is output.
 Q20     = LCELL( _EQ020);
  _EQ020 = !A0 & !A1 &  A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q21' 
-- Equation name is 'Q21', location is LC003, type is output.
 Q21     = LCELL( _EQ021);
  _EQ021 =  A0 & !A1 &  A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q22' 
-- Equation name is 'Q22', location is LC043, type is output.
 Q22     = LCELL( _EQ022);
  _EQ022 = !A0 &  A1 &  A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q23' 
-- Equation name is 'Q23', location is LC027, type is output.
 Q23     = LCELL( _EQ023);
  _EQ023 =  A0 &  A1 &  A2 & !A3 &  A4 & !A5 &  E;

-- Node name is 'Q24' 
-- Equation name is 'Q24', location is LC019, type is output.
 Q24     = LCELL( _EQ024);
  _EQ024 = !A0 & !A1 & !A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q25' 
-- Equation name is 'Q25', location is LC002, type is output.
 Q25     = LCELL( _EQ025);
  _EQ025 =  A0 & !A1 & !A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q26' 
-- Equation name is 'Q26', location is LC042, type is output.
 Q26     = LCELL( _EQ026);
  _EQ026 = !A0 &  A1 & !A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q27' 
-- Equation name is 'Q27', location is LC026, type is output.
 Q27     = LCELL( _EQ027);
  _EQ027 =  A0 &  A1 & !A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q28' 
-- Equation name is 'Q28', location is LC018, type is output.
 Q28     = LCELL( _EQ028);
  _EQ028 = !A0 & !A1 &  A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q29' 
-- Equation name is 'Q29', location is LC001, type is output.
 Q29     = LCELL( _EQ029);
  _EQ029 =  A0 & !A1 &  A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q30' 
-- Equation name is 'Q30', location is LC041, type is output.
 Q30     = LCELL( _EQ030);
  _EQ030 = !A0 &  A1 &  A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q31' 
-- Equation name is 'Q31', location is LC025, type is output.
 Q31     = LCELL( _EQ031);
  _EQ031 =  A0 &  A1 &  A2 &  A3 &  A4 & !A5 &  E;

-- Node name is 'Q32' 
-- Equation name is 'Q32', location is LC017, type is output.
 Q32     = LCELL( _EQ032);
  _EQ032 = !A0 & !A1 & !A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q48' 
-- Equation name is 'Q48', location is LC012, type is output.
 Q48     = LCELL( _EQ033);
  _EQ033 = !A0 & !A1 & !A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q49' 
-- Equation name is 'Q49', location is LC040, type is output.
 Q49     = LCELL( _EQ034);
  _EQ034 =  A0 & !A1 & !A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q50' 
-- Equation name is 'Q50', location is LC036, type is output.
 Q50     = LCELL( _EQ035);
  _EQ035 = !A0 &  A1 & !A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q51' 
-- Equation name is 'Q51', location is LC016, type is output.
 Q51     = LCELL( _EQ036);
  _EQ036 =  A0 &  A1 & !A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q52' 
-- Equation name is 'Q52', location is LC011, type is output.
 Q52     = LCELL( _EQ037);
  _EQ037 = !A0 & !A1 &  A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q53' 
-- Equation name is 'Q53', location is LC039, type is output.
 Q53     = LCELL( _EQ038);
  _EQ038 =  A0 & !A1 &  A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q54' 
-- Equation name is 'Q54', location is LC035, type is output.
 Q54     = LCELL( _EQ039);
  _EQ039 = !A0 &  A1 &  A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q55' 
-- Equation name is 'Q55', location is LC015, type is output.
 Q55     = LCELL( _EQ040);
  _EQ040 =  A0 &  A1 &  A2 & !A3 &  A4 &  A5 &  E;

-- Node name is 'Q56' 
-- Equation name is 'Q56', location is LC010, type is output.
 Q56     = LCELL( _EQ041);
  _EQ041 = !A0 & !A1 & !A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q57' 
-- Equation name is 'Q57', location is LC038, type is output.
 Q57     = LCELL( _EQ042);
  _EQ042 =  A0 & !A1 & !A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q58' 
-- Equation name is 'Q58', location is LC034, type is output.
 Q58     = LCELL( _EQ043);
  _EQ043 = !A0 &  A1 & !A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q59' 
-- Equation name is 'Q59', location is LC014, type is output.
 Q59     = LCELL( _EQ044);
  _EQ044 =  A0 &  A1 & !A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q60' 
-- Equation name is 'Q60', location is LC009, type is output.
 Q60     = LCELL( _EQ045);
  _EQ045 = !A0 & !A1 &  A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q61' 
-- Equation name is 'Q61', location is LC037, type is output.
 Q61     = LCELL( _EQ046);
  _EQ046 =  A0 & !A1 &  A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q62' 
-- Equation name is 'Q62', location is LC033, type is output.
 Q62     = LCELL( _EQ047);
  _EQ047 = !A0 &  A1 &  A2 &  A3 &  A4 &  A5 &  E;

-- Node name is 'Q63' 
-- Equation name is 'Q63', location is LC013, type is output.
 Q63     = LCELL( _EQ048);
  _EQ048 =  A0 &  A1 &  A2 &  A3 &  A4 &  A5 &  E;



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

***** Logic for device 'plmt_dc1' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                               
                                               
                                               
                                               
              Q  G  G  G  G  V  V           Q  
              4  N  N  N  N  C  C  A  A  A  4  
              3  D  D  D  D  C  C  0  1  2  4  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
     Q42 |  7                                39 | N.C. 
     Q41 |  8                                38 | Q45 
     Q40 |  9                                37 | Q46 
     Q39 | 10                                36 | Q47 
     Q38 | 11                                35 | RESERVED 
     Q37 | 12          EP910ILC-12           34 | RESERVED 
     Q36 | 13                                33 | RESERVED 
     Q35 | 14                                32 | RESERVED 
     Q34 | 15                                31 | RESERVED 
     Q33 | 16                                30 | RESERVED 
    N.C. | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              Q  G  G  E  G  G  G  A  A  A  R  
              0  N  N     N  N  N  5  4  3  E  
                 D  D     D  D  D           S  
                                            E  
                                            R  
                                            V  
                                            E  
                                            D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   4/12( 33%) 
B:    LC13 - LC24    12/12(100%)  12/12(100%) 


Total dedicated input pins used:                 7/12     ( 58%)
Total I/O pins used:                            16/24     ( 66%)
Total logic cells used:                         16/24     ( 66%)
Average fan-in:                                  7.00
Total fan-in:                                   112

Total input pins required:                       7
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     16
Total flipflops required:                        0

Synthesized logic cells:                         0/  24   (  0%)



Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0   16    0  A0
  42      -   -       INPUT              0    0   16    0  A1
  41      -   -       INPUT              0    0   16    0  A2
  27      -   -       INPUT              0    0   16    0  A3
  26      -   -       INPUT              0    0   16    0  A4
  25      -   -       INPUT              0    0   16    0  A5
  21      -   -       INPUT              0    0   16    0  E


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B     OUTPUT              7    0    0    0  Q0
  16     23    B     OUTPUT              7    0    0    0  Q33
  15     22    B     OUTPUT              7    0    0    0  Q34
  14     21    B     OUTPUT              7    0    0    0  Q35
  13     20    B     OUTPUT              7    0    0    0  Q36
  12     19    B     OUTPUT              7    0    0    0  Q37
  11     18    B     OUTPUT              7    0    0    0  Q38
  10     17    B     OUTPUT              7    0    0    0  Q39
   9     16    B     OUTPUT              7    0    0    0  Q40
   8     15    B     OUTPUT              7    0    0    0  Q41
   7     14    B     OUTPUT              7    0    0    0  Q42
   6     13    B     OUTPUT              7    0    0    0  Q43
  40      1    A     OUTPUT              7    0    0    0  Q44
  38      2    A     OUTPUT              7    0    0    0  Q45
  37      3    A     OUTPUT              7    0    0    0  Q46
  36      4    A     OUTPUT              7    0    0    0  Q47


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC1 Q44
        | +----- LC2 Q45
        | | +--- LC3 Q46
        | | | +- LC4 Q47
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC1  -> - - - - | <-- Q44
LC2  -> - - - - | <-- Q45
LC3  -> - - - - | <-- Q46
LC4  -> - - - - | <-- Q47

Pin
43   -> @ @ @ @ | <-- A0
42   -> @ @ @ @ | <-- A1
41   -> @ @ @ @ | <-- A2
27   -> @ @ @ @ | <-- A3
26   -> @ @ @ @ | <-- A4
25   -> @ @ @ @ | <-- A5
21   -> @ @ @ @ | <-- E


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC24 Q0
        | +--------------------- LC23 Q33
        | | +------------------- LC22 Q34
        | | | +----------------- LC21 Q35
        | | | | +--------------- LC20 Q36
        | | | | | +------------- LC19 Q37
        | | | | | | +----------- LC18 Q38
        | | | | | | | +--------- LC17 Q39
        | | | | | | | | +------- LC16 Q40
        | | | | | | | | | +----- LC15 Q41
        | | | | | | | | | | +--- LC14 Q42
        | | | | | | | | | | | +- LC13 Q43
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - - | <-- Q0
LC23 -> - - - - - - - - - - - - | <-- Q33
LC22 -> - - - - - - - - - - - - | <-- Q34
LC21 -> - - - - - - - - - - - - | <-- Q35
LC20 -> - - - - - - - - - - - - | <-- Q36
LC19 -> - - - - - - - - - - - - | <-- Q37
LC18 -> - - - - - - - - - - - - | <-- Q38
LC17 -> - - - - - - - - - - - - | <-- Q39
LC16 -> - - - - - - - - - - - - | <-- Q40
LC15 -> - - - - - - - - - - - - | <-- Q41
LC14 -> - - - - - - - - - - - - | <-- Q42
LC13 -> - - - - - - - - - - - - | <-- Q43

Pin
43   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A0
42   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A1
41   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A2
27   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A3
26   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A4
25   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- A5
21   -> @ @ @ @ @ @ @ @ @ @ @ @ | <-- E


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             d:\maxplus2\max2lib\lab3\plmt_dc6.rpt
plmt_dc1

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A2       : INPUT;
A3       : INPUT;
A4       : INPUT;
A5       : INPUT;
E        : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC024, type is output.
 Q0      = LCELL( _EQ001);
  _EQ001 = !A0 & !A1 & !A2 & !A3 & !A4 & !A5 &  E;

-- Node name is 'Q33' 
-- Equation name is 'Q33', location is LC023, type is output.
 Q33     = LCELL( _EQ002);
  _EQ002 =  A0 & !A1 & !A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q34' 
-- Equation name is 'Q34', location is LC022, type is output.
 Q34     = LCELL( _EQ003);
  _EQ003 = !A0 &  A1 & !A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q35' 
-- Equation name is 'Q35', location is LC021, type is output.
 Q35     = LCELL( _EQ004);
  _EQ004 =  A0 &  A1 & !A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q36' 
-- Equation name is 'Q36', location is LC020, type is output.
 Q36     = LCELL( _EQ005);
  _EQ005 = !A0 & !A1 &  A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q37' 
-- Equation name is 'Q37', location is LC019, type is output.
 Q37     = LCELL( _EQ006);
  _EQ006 =  A0 & !A1 &  A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q38' 
-- Equation name is 'Q38', location is LC018, type is output.
 Q38     = LCELL( _EQ007);
  _EQ007 = !A0 &  A1 &  A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q39' 
-- Equation name is 'Q39', location is LC017, type is output.
 Q39     = LCELL( _EQ008);
  _EQ008 =  A0 &  A1 &  A2 & !A3 & !A4 &  A5 &  E;

-- Node name is 'Q40' 
-- Equation name is 'Q40', location is LC016, type is output.
 Q40     = LCELL( _EQ009);
  _EQ009 = !A0 & !A1 & !A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q41' 
-- Equation name is 'Q41', location is LC015, type is output.
 Q41     = LCELL( _EQ010);
  _EQ010 =  A0 & !A1 & !A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q42' 
-- Equation name is 'Q42', location is LC014, type is output.
 Q42     = LCELL( _EQ011);
  _EQ011 = !A0 &  A1 & !A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q43' 
-- Equation name is 'Q43', location is LC013, type is output.
 Q43     = LCELL( _EQ012);
  _EQ012 =  A0 &  A1 & !A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q44' 
-- Equation name is 'Q44', location is LC001, type is output.
 Q44     = LCELL( _EQ013);
  _EQ013 = !A0 & !A1 &  A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q45' 
-- Equation name is 'Q45', location is LC002, type is output.
 Q45     = LCELL( _EQ014);
  _EQ014 =  A0 & !A1 &  A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q46' 
-- Equation name is 'Q46', location is LC003, type is output.
 Q46     = LCELL( _EQ015);
  _EQ015 = !A0 &  A1 &  A2 &  A3 & !A4 &  A5 &  E;

-- Node name is 'Q47' 
-- Equation name is 'Q47', location is LC004, type is output.
 Q47     = LCELL( _EQ016);
  _EQ016 =  A0 &  A1 &  A2 &  A3 & !A4 &  A5 &  E;



Project Information                      d:\maxplus2\max2lib\lab3\plmt_dc6.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,975K
