# Lab 6
In this Lab, we will attempt to build a 3-bit ripple counter (schematic below) using the DFlip Flop with a reset input and simulate it with a testbench to verify correct operation. <br/>
![alt text](https://i.imgur.com/msAX0o0.png)

The assertion of the reset brings the counter outputs to ‘000’ <br/>

The simulation run in Vivado is provided below. <br/>
![alt text](https://i.imgur.com/fx0bF2R.png)


