module test;
  reg [31:0] A,B;
  wire [31:0] S;
  
  xor32bits m32b1(A,B,S);
  
  initial begin 
    A = 32'b00000100000000100000000000001100; 
    B = 32'b00010100000100010001000100011111; 
    #10 $stop; 
  end 
  initial
    $monitor("At time %t, S = %h",
             $time, S);
endmodule