v 20110115 2
C 43900 46100 1 0 0 nmosEnhancementA.sym
{
T 44500 46600 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 46500 46100 1 0 1 nmosEnhancementA.sym
{
T 45900 46600 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 45000 45900 1 270 0 kControlledCurrentSource.sym
{
T 46000 45300 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
C 44500 47100 1 90 0 resistor-1.sym
{
T 44100 47400 5 10 0 0 90 0 1
device=RESISTOR
}
C 46100 47100 1 90 0 resistor-1.sym
{
T 45700 47400 5 10 0 0 90 0 1
device=RESISTOR
}
C 44200 48000 1 0 0 voltageSource.sym
C 45800 48000 1 0 0 voltageSource.sym
C 45400 45000 1 180 0 voltageSource.sym
C 42400 45300 1 0 0 kvoltageVertical.sym
{
T 42400 46300 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 47600 45300 1 0 0 kvoltageVertical.sym
{
T 47600 46300 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 42500 45000 1 0 0 gnd-1.sym
C 47700 45000 1 0 0 gnd-1.sym
N 44400 47100 44400 46900 4
N 46000 47100 46000 46900 4
N 44400 46100 44400 46000 4
N 44400 46000 46000 46000 4
N 46000 46000 46000 46100 4
N 45200 45900 45200 46000 4
N 43900 46500 42600 46500 4
N 42600 46500 42600 46200 4
N 46500 46500 47800 46500 4
N 47800 46500 47800 46200 4
C 44400 47100 1 270 0 kpin.sym
C 46000 46900 1 90 0 kpin.sym
B 41400 43900 8300 5000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
