#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0xaaab1e66ded0 .scope module, "stimulus" "stimulus" 2 3;
 .timescale 0 0;
v0xaaab1e68ff30_0 .var "clock", 0 0;
v0xaaab1e690060_0 .var "reset", 0 0;
v0xaaab1e690120_0 .net "zero", 0 0, v0xaaab1e68db40_0;  1 drivers
S_0xaaab1e640130 .scope module, "test_processor" "PROCESSOR" 2 10, 3 11 0, S_0xaaab1e66ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "zero";
v0xaaab1e68f9d0_0 .net "alu_control", 3 0, v0xaaab1e68ccc0_0;  1 drivers
v0xaaab1e68fab0_0 .net "clock", 0 0, v0xaaab1e68ff30_0;  1 drivers
v0xaaab1e68fb70_0 .net "instruction_code", 31 0, L_0xaaab1e6a09c0;  1 drivers
v0xaaab1e68fc10_0 .net "regwrite", 0 0, v0xaaab1e68d040_0;  1 drivers
v0xaaab1e68fcb0_0 .net "reset", 0 0, v0xaaab1e690060_0;  1 drivers
v0xaaab1e68fe30_0 .net "zero", 0 0, v0xaaab1e68db40_0;  alias, 1 drivers
L_0xaaab1e6a0bf0 .part L_0xaaab1e6a09c0, 25, 7;
L_0xaaab1e6a0d20 .part L_0xaaab1e6a09c0, 12, 3;
L_0xaaab1e6a0dc0 .part L_0xaaab1e6a09c0, 0, 7;
L_0xaaab1e6a1400 .part L_0xaaab1e6a09c0, 15, 5;
L_0xaaab1e6a14d0 .part L_0xaaab1e6a09c0, 20, 5;
L_0xaaab1e6a1570 .part L_0xaaab1e6a09c0, 7, 5;
S_0xaaab1e6402c0 .scope module, "IFU_module" "IFU" 3 21, 4 8 0, S_0xaaab1e640130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Instruction_Code";
v0xaaab1e68c7b0_0 .net "Instruction_Code", 31 0, L_0xaaab1e6a09c0;  alias, 1 drivers
v0xaaab1e68c870_0 .var "PC", 31 0;
v0xaaab1e68c910_0 .net "clock", 0 0, v0xaaab1e68ff30_0;  alias, 1 drivers
v0xaaab1e68c9b0_0 .net "reset", 0 0, v0xaaab1e690060_0;  alias, 1 drivers
E_0xaaab1e64f760 .event posedge, v0xaaab1e68c670_0, v0xaaab1e68c910_0;
S_0xaaab1e652b00 .scope module, "instr_mem" "INST_MEM" 4 15, 5 6 0, S_0xaaab1e6402c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Instruction_Code";
v0xaaab1e652d30_0 .net "Instruction_Code", 31 0, L_0xaaab1e6a09c0;  alias, 1 drivers
v0xaaab1e68bbe0 .array "Memory", 0 31, 7 0;
v0xaaab1e68bca0_0 .net "PC", 31 0, v0xaaab1e68c870_0;  1 drivers
v0xaaab1e68bd60_0 .net *"_ivl_0", 7 0, L_0xaaab1e6901c0;  1 drivers
v0xaaab1e68be40_0 .net *"_ivl_10", 31 0, L_0xaaab1e6a04f0;  1 drivers
v0xaaab1e68bf70_0 .net *"_ivl_12", 7 0, L_0xaaab1e6a0660;  1 drivers
L_0xffff0c8b00a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab1e68c050_0 .net/2u *"_ivl_14", 31 0, L_0xffff0c8b00a8;  1 drivers
v0xaaab1e68c130_0 .net *"_ivl_16", 31 0, L_0xaaab1e6a0760;  1 drivers
v0xaaab1e68c210_0 .net *"_ivl_18", 7 0, L_0xaaab1e6a0920;  1 drivers
L_0xffff0c8b0018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab1e68c2f0_0 .net/2u *"_ivl_2", 31 0, L_0xffff0c8b0018;  1 drivers
v0xaaab1e68c3d0_0 .net *"_ivl_4", 31 0, L_0xaaab1e6a02a0;  1 drivers
v0xaaab1e68c4b0_0 .net *"_ivl_6", 7 0, L_0xaaab1e6a0450;  1 drivers
L_0xffff0c8b0060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab1e68c590_0 .net/2u *"_ivl_8", 31 0, L_0xffff0c8b0060;  1 drivers
v0xaaab1e68c670_0 .net "reset", 0 0, v0xaaab1e690060_0;  alias, 1 drivers
E_0xaaab1e64eb80 .event anyedge, v0xaaab1e68c670_0;
L_0xaaab1e6901c0 .array/port v0xaaab1e68bbe0, L_0xaaab1e6a02a0;
L_0xaaab1e6a02a0 .arith/sum 32, v0xaaab1e68c870_0, L_0xffff0c8b0018;
L_0xaaab1e6a0450 .array/port v0xaaab1e68bbe0, L_0xaaab1e6a04f0;
L_0xaaab1e6a04f0 .arith/sum 32, v0xaaab1e68c870_0, L_0xffff0c8b0060;
L_0xaaab1e6a0660 .array/port v0xaaab1e68bbe0, L_0xaaab1e6a0760;
L_0xaaab1e6a0760 .arith/sum 32, v0xaaab1e68c870_0, L_0xffff0c8b00a8;
L_0xaaab1e6a0920 .array/port v0xaaab1e68bbe0, v0xaaab1e68c870_0;
L_0xaaab1e6a09c0 .concat [ 8 8 8 8], L_0xaaab1e6a0920, L_0xaaab1e6a0660, L_0xaaab1e6a0450, L_0xaaab1e6901c0;
S_0xaaab1e68ca90 .scope module, "control_module" "CONTROL" 3 23, 6 5 0, S_0xaaab1e640130;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 1 "regwrite_control";
v0xaaab1e68ccc0_0 .var "alu_control", 3 0;
v0xaaab1e68cdc0_0 .net "funct3", 2 0, L_0xaaab1e6a0d20;  1 drivers
v0xaaab1e68cea0_0 .net "funct7", 6 0, L_0xaaab1e6a0bf0;  1 drivers
v0xaaab1e68cf60_0 .net "opcode", 6 0, L_0xaaab1e6a0dc0;  1 drivers
v0xaaab1e68d040_0 .var "regwrite_control", 0 0;
E_0xaaab1e64ee90 .event anyedge, v0xaaab1e68cf60_0, v0xaaab1e68cea0_0, v0xaaab1e68cdc0_0;
S_0xaaab1e68d1f0 .scope module, "datapath_module" "DATAPATH" 3 25, 7 4 0, S_0xaaab1e640130;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /INPUT 1 "regwrite";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 1 "zero_flag";
v0xaaab1e68efb0_0 .net "alu_control", 3 0, v0xaaab1e68ccc0_0;  alias, 1 drivers
v0xaaab1e68f090_0 .net "clock", 0 0, v0xaaab1e68ff30_0;  alias, 1 drivers
v0xaaab1e68f1a0_0 .net "read_data1", 31 0, L_0xaaab1e6a0340;  1 drivers
v0xaaab1e68f290_0 .net "read_data2", 31 0, L_0xaaab1e6a1340;  1 drivers
v0xaaab1e68f380_0 .net "read_reg_num1", 4 0, L_0xaaab1e6a1400;  1 drivers
v0xaaab1e68f490_0 .net "read_reg_num2", 4 0, L_0xaaab1e6a14d0;  1 drivers
v0xaaab1e68f530_0 .net "regwrite", 0 0, v0xaaab1e68d040_0;  alias, 1 drivers
v0xaaab1e68f620_0 .net "reset", 0 0, v0xaaab1e690060_0;  alias, 1 drivers
v0xaaab1e68f6c0_0 .net "write_data", 31 0, v0xaaab1e68d8b0_0;  1 drivers
v0xaaab1e68f760_0 .net "write_reg", 4 0, L_0xaaab1e6a1570;  1 drivers
v0xaaab1e68f820_0 .net "zero_flag", 0 0, v0xaaab1e68db40_0;  alias, 1 drivers
S_0xaaab1e68d4f0 .scope module, "alu_module" "ALU" 7 34, 8 11 0, S_0xaaab1e68d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0xaaab1e68d7a0_0 .net "alu_control", 3 0, v0xaaab1e68ccc0_0;  alias, 1 drivers
v0xaaab1e68d8b0_0 .var "alu_result", 31 0;
v0xaaab1e68d970_0 .net "in1", 31 0, L_0xaaab1e6a0340;  alias, 1 drivers
v0xaaab1e68da60_0 .net "in2", 31 0, L_0xaaab1e6a1340;  alias, 1 drivers
v0xaaab1e68db40_0 .var "zero_flag", 0 0;
E_0xaaab1e64fa80 .event anyedge, v0xaaab1e68ccc0_0, v0xaaab1e68d970_0, v0xaaab1e68da60_0, v0xaaab1e68d8b0_0;
S_0xaaab1e68dcf0 .scope module, "reg_file_module" "REG_FILE" 7 21, 9 16 0, S_0xaaab1e68d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_0xaaab1e6a0340 .functor BUFZ 32, L_0xaaab1e6a0e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaab1e6a1340 .functor BUFZ 32, L_0xaaab1e6a1090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xaaab1e68e060_0 .net *"_ivl_0", 31 0, L_0xaaab1e6a0e60;  1 drivers
v0xaaab1e68e160_0 .net *"_ivl_10", 6 0, L_0xaaab1e6a1130;  1 drivers
L_0xffff0c8b0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab1e68e240_0 .net *"_ivl_13", 1 0, L_0xffff0c8b0138;  1 drivers
v0xaaab1e68e300_0 .net *"_ivl_2", 6 0, L_0xaaab1e6a0f00;  1 drivers
L_0xffff0c8b00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaab1e68e3e0_0 .net *"_ivl_5", 1 0, L_0xffff0c8b00f0;  1 drivers
v0xaaab1e68e510_0 .net *"_ivl_8", 31 0, L_0xaaab1e6a1090;  1 drivers
v0xaaab1e68e5f0_0 .net "clock", 0 0, v0xaaab1e68ff30_0;  alias, 1 drivers
v0xaaab1e68e690_0 .var/i "i", 31 0;
v0xaaab1e68e750_0 .net "read_data1", 31 0, L_0xaaab1e6a0340;  alias, 1 drivers
v0xaaab1e68e840_0 .net "read_data2", 31 0, L_0xaaab1e6a1340;  alias, 1 drivers
v0xaaab1e68e910_0 .net "read_reg_num1", 4 0, L_0xaaab1e6a1400;  alias, 1 drivers
v0xaaab1e68e9d0_0 .net "read_reg_num2", 4 0, L_0xaaab1e6a14d0;  alias, 1 drivers
v0xaaab1e68eab0 .array "reg_memory", 0 31, 31 0;
v0xaaab1e68eb70_0 .net "regwrite", 0 0, v0xaaab1e68d040_0;  alias, 1 drivers
v0xaaab1e68ec40_0 .net "reset", 0 0, v0xaaab1e690060_0;  alias, 1 drivers
v0xaaab1e68ece0_0 .net "write_data", 31 0, v0xaaab1e68d8b0_0;  alias, 1 drivers
v0xaaab1e68ed80_0 .net "write_reg", 4 0, L_0xaaab1e6a1570;  alias, 1 drivers
E_0xaaab1e62c1d0 .event posedge, v0xaaab1e68c910_0;
E_0xaaab1e66eed0 .event posedge, v0xaaab1e68c670_0;
L_0xaaab1e6a0e60 .array/port v0xaaab1e68eab0, L_0xaaab1e6a0f00;
L_0xaaab1e6a0f00 .concat [ 5 2 0 0], L_0xaaab1e6a1400, L_0xffff0c8b00f0;
L_0xaaab1e6a1090 .array/port v0xaaab1e68eab0, L_0xaaab1e6a1130;
L_0xaaab1e6a1130 .concat [ 5 2 0 0], L_0xaaab1e6a14d0, L_0xffff0c8b0138;
    .scope S_0xaaab1e652b00;
T_0 ;
    %wait E_0xaaab1e64eb80;
    %load/vec4 v0xaaab1e68c670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 123, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 156, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 189, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 95, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 247, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68bbe0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xaaab1e6402c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab1e68c870_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0xaaab1e6402c0;
T_2 ;
    %wait E_0xaaab1e64f760;
    %load/vec4 v0xaaab1e68c9b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab1e68c870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaab1e68c870_0;
    %addi 4, 0, 32;
    %assign/vec4 v0xaaab1e68c870_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaab1e68ca90;
T_3 ;
    %wait E_0xaaab1e64ee90;
    %load/vec4 v0xaaab1e68cf60_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab1e68d040_0, 0, 1;
    %load/vec4 v0xaaab1e68cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0xaaab1e68cea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0xaaab1e68cea0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
T_3.12 ;
T_3.11 ;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaab1e68ccc0_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab1e68dcf0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab1e68e690_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0xaaab1e68dcf0;
T_5 ;
    %wait E_0xaaab1e66eed0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 35, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 36, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 37, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 38, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 39, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 48, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %pushi/vec4 49, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaab1e68dcf0;
T_6 ;
    %wait E_0xaaab1e62c1d0;
    %load/vec4 v0xaaab1e68eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaaab1e68ece0_0;
    %load/vec4 v0xaaab1e68ed80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xaaab1e68eab0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaab1e68d4f0;
T_7 ;
    %wait E_0xaaab1e64fa80;
    %load/vec4 v0xaaab1e68d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %and;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %or;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %add;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %sub;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %cmp/u;
    %jmp/0xz  T_7.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
T_7.11 ;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0xaaab1e68d970_0;
    %ix/getv 4, v0xaaab1e68da60_0;
    %shiftl 4;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0xaaab1e68d970_0;
    %ix/getv 4, v0xaaab1e68da60_0;
    %shiftr 4;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %mul;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0xaaab1e68d970_0;
    %load/vec4 v0xaaab1e68da60_0;
    %xor;
    %store/vec4 v0xaaab1e68d8b0_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v0xaaab1e68d8b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab1e68db40_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab1e68db40_0, 0, 1;
T_7.13 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaab1e66ded0;
T_8 ;
    %vpi_call 2 13 "$dumpfile", "output_wave.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaab1e66ded0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xaaab1e66ded0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab1e690060_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab1e690060_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xaaab1e66ded0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab1e68ff30_0, 0, 1;
T_10.0 ;
    %delay 20, 0;
    %load/vec4 v0xaaab1e68ff30_0;
    %inv;
    %store/vec4 v0xaaab1e68ff30_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0xaaab1e66ded0;
T_11 ;
    %delay 300, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPU_tb.sv";
    "./CPU.sv";
    "./IFU.sv";
    "./Instruction_Mem.sv";
    "./Control.sv";
    "./Data_Path.sv";
    "./ALU.sv";
    "./Reg_file.sv";
