

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Mon Jan 08 15:42:40 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   00103C                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _port_regs
    56   00103C  80                 	db	128
    57   00103D  0F                 	db	15
    58   00103E  81                 	db	129
    59   00103F  0F                 	db	15
    60   001040  82                 	db	130
    61   001041  0F                 	db	15
    62   001042  83                 	db	131
    63   001043  0F                 	db	15
    64   001044  84                 	db	132
    65   001045  0F                 	db	15
    66                           
    67                           ;initializer for _lat_regs
    68   001046  89                 	db	137
    69   001047  0F                 	db	15
    70   001048  8A                 	db	138
    71   001049  0F                 	db	15
    72   00104A  8B                 	db	139
    73   00104B  0F                 	db	15
    74   00104C  8C                 	db	140
    75   00104D  0F                 	db	15
    76   00104E  8D                 	db	141
    77   00104F  0F                 	db	15
    78                           
    79                           ;initializer for _tris_regs
    80   001050  92                 	db	146
    81   001051  0F                 	db	15
    82   001052  93                 	db	147
    83   001053  0F                 	db	15
    84   001054  94                 	db	148
    85   001055  0F                 	db	15
    86   001056  95                 	db	149
    87   001057  0F                 	db	15
    88   001058  96                 	db	150
    89   001059  0F                 	db	15
    90   000000                     _INTCON2bits	set	4081
    91   000000                     _PORTE	set	3972
    92   000000                     _PORTD	set	3971
    93   000000                     _PORTC	set	3970
    94   000000                     _PORTB	set	3969
    95   000000                     _PORTA	set	3968
    96   000000                     _LATA	set	3977
    97   000000                     _TRISA	set	3986
    98   000000                     _INTCON3bits	set	4080
    99   000000                     _INTCONbits	set	4082
   100   000000                     _TRISE	set	3990
   101   000000                     _TRISD	set	3989
   102   000000                     _TRISC	set	3988
   103   000000                     _TRISB	set	3987
   104   000000                     _LATE	set	3981
   105   000000                     _LATD	set	3980
   106   000000                     _LATC	set	3979
   107   000000                     _LATB	set	3978
   108                           
   109                           	psect	smallconst
   110   001000                     __psmallconst:
   111                           	callstack 0
   112   001000  00                 	db	0
   113   001001                     STR_1:
   114   001001  25                 	db	37
   115   001002  69                 	db	105	;'i'
   116   001003  00                 	db	0
   117   001004  00                 	db	0	; dummy byte at the end
   118   000000                     
   119                           ; #config settings
   120                           
   121                           	psect	cinit
   122   001006                     __pcinit:
   123                           	callstack 0
   124   001006                     start_initialization:
   125                           	callstack 0
   126   001006                     __initialization:
   127                           	callstack 0
   128                           
   129                           ; Initialize objects allocated to COMRAM (30 bytes)
   130                           ; load TBLPTR registers with __pidataCOMRAM
   131   001006  0E3C               	movlw	low __pidataCOMRAM
   132   001008  6EF6               	movwf	tblptrl,c
   133   00100A  0E10               	movlw	high __pidataCOMRAM
   134   00100C  6EF7               	movwf	tblptrh,c
   135   00100E  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   136   001010  6EF8               	movwf	tblptru,c
   137   001012  EE00  F001         	lfsr	0,__pdataCOMRAM
   138   001016  EE10 F01E          	lfsr	1,30
   139   00101A                     copy_data0:
   140   00101A  0009               	tblrd		*+
   141   00101C  CFF5 FFEE          	movff	tablat,postinc0
   142   001020  50E5               	movf	postdec1,w,c
   143   001022  50E1               	movf	fsr1l,w,c
   144   001024  E1FA               	bnz	copy_data0
   145                           
   146                           ; Clear objects allocated to COMRAM (7 bytes)
   147   001026  EE00  F01F         	lfsr	0,__pbssCOMRAM
   148   00102A  0E07               	movlw	7
   149   00102C                     clear_0:
   150   00102C  6AEE               	clrf	postinc0,c
   151   00102E  06E8               	decf	wreg,f,c
   152   001030  E1FD               	bnz	clear_0
   153   001032                     end_of_initialization:
   154                           	callstack 0
   155   001032                     __end_of__initialization:
   156                           	callstack 0
   157   001032  0E00               	movlw	low (__Lmediumconst shr (0+16))
   158   001034  6EF8               	movwf	tblptru,c
   159   001036  0100               	movlb	0
   160   001038  EF2D  F008         	goto	_main	;jump to C main() function
   161                           
   162                           	psect	bssCOMRAM
   163   00001F                     __pbssCOMRAM:
   164                           	callstack 0
   165   00001F                     relayOFF@F3056:
   166                           	callstack 0
   167   00001F                     	ds	1
   168   000020                     relayON@F3051:
   169                           	callstack 0
   170   000020                     	ds	1
   171   000021                     relayInit@F3046:
   172                           	callstack 0
   173   000021                     	ds	1
   174   000022                     led_toggle@F3068:
   175                           	callstack 0
   176   000022                     	ds	1
   177   000023                     led_off@F3063:
   178                           	callstack 0
   179   000023                     	ds	1
   180   000024                     led_on@F3058:
   181                           	callstack 0
   182   000024                     	ds	1
   183   000025                     led_init@F3053:
   184                           	callstack 0
   185   000025                     	ds	1
   186                           
   187                           	psect	dataCOMRAM
   188   000001                     __pdataCOMRAM:
   189                           	callstack 0
   190   000001                     _port_regs:
   191                           	callstack 0
   192   000001                     	ds	10
   193   00000B                     _lat_regs:
   194                           	callstack 0
   195   00000B                     	ds	10
   196   000015                     _tris_regs:
   197                           	callstack 0
   198   000015                     	ds	10
   199                           
   200                           	psect	cstackCOMRAM
   201   000026                     __pcstackCOMRAM:
   202                           	callstack 0
   203   000026                     
   204                           ; 2 bytes @ 0x0
   205   000026                     	ds	2
   206   000028                     
   207                           ; 3 bytes @ 0x2
   208   000028                     	ds	3
   209   00002B                     
   210                           ; 1 bytes @ 0x5
   211 ;;
   212 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   213 ;;
   214 ;; *************** function _main *****************
   215 ;; Defined at:
   216 ;;		line 15 in file "Application.c"
   217 ;; Parameters:    Size  Location     Type
   218 ;;  argc            2    0[COMRAM] int 
   219 ;;  argv            3    2[COMRAM] PTR PTR unsigned char 
   220 ;; Auto vars:     Size  Location     Type
   221 ;;  ret             1    0        unsigned char 
   222 ;; Return value:  Size  Location     Type
   223 ;;                  2    0[COMRAM] int 
   224 ;; Registers used:
   225 ;;		wreg, status,2
   226 ;; Tracked objects:
   227 ;;		On entry : 0/0
   228 ;;		On exit  : 0/0
   229 ;;		Unchanged: 0/0
   230 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   231 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   232 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   233 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   234 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   235 ;;Total ram usage:        5 bytes
   236 ;; This function calls:
   237 ;;		Nothing
   238 ;; This function is called by:
   239 ;;		Startup code after reset
   240 ;; This function uses a non-reentrant model
   241 ;;
   242                           
   243                           	psect	text0
   244   00105A                     __ptext0:
   245                           	callstack 0
   246   00105A                     _main:
   247                           	callstack 31
   248   00105A                     l434:
   249   00105A  EF2D  F008         	goto	l434
   250   00105E  EF00  F000         	goto	start
   251   001062                     __end_of_main:
   252                           	callstack 0
   253                           
   254                           	psect	rparam
   255   000000                     
   256                           	psect	config
   257                           
   258                           ; Padding undefined space
   259   300000                     	org	3145728
   260   300000  FF                 	db	255
   261                           
   262                           ;Config register CONFIG1H @ 0x300001
   263                           ;	Oscillator Selection bits
   264                           ;	OSC = HS, HS oscillator
   265                           ;	Fail-Safe Clock Monitor Enable bit
   266                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   267                           ;	Internal/External Oscillator Switchover bit
   268                           ;	IESO = OFF, Oscillator Switchover mode disabled
   269   300001                     	org	3145729
   270   300001  02                 	db	2
   271                           
   272                           ;Config register CONFIG2L @ 0x300002
   273                           ;	Power-up Timer Enable bit
   274                           ;	PWRT = OFF, PWRT disabled
   275                           ;	Brown-out Reset Enable bits
   276                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   277                           ;	Brown Out Reset Voltage bits
   278                           ;	BORV = 1, 
   279   300002                     	org	3145730
   280   300002  09                 	db	9
   281                           
   282                           ;Config register CONFIG2H @ 0x300003
   283                           ;	Watchdog Timer Enable bit
   284                           ;	WDT = ON, WDT enabled
   285                           ;	Watchdog Timer Postscale Select bits
   286                           ;	WDTPS = 32768, 1:32768
   287   300003                     	org	3145731
   288   300003  1F                 	db	31
   289                           
   290                           ; Padding undefined space
   291   300004                     	org	3145732
   292   300004  FF                 	db	255
   293                           
   294                           ;Config register CONFIG3H @ 0x300005
   295                           ;	CCP2 MUX bit
   296                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   297                           ;	PORTB A/D Enable bit
   298                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   299                           ;	Low-Power Timer1 Oscillator Enable bit
   300                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   301                           ;	MCLR Pin Enable bit
   302                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   303   300005                     	org	3145733
   304   300005  81                 	db	129
   305                           
   306                           ;Config register CONFIG4L @ 0x300006
   307                           ;	Stack Full/Underflow Reset Enable bit
   308                           ;	STVREN = ON, Stack full/underflow will cause Reset
   309                           ;	Single-Supply ICSP Enable bit
   310                           ;	LVP = OFF, Single-Supply ICSP disabled
   311                           ;	Extended Instruction Set Enable bit
   312                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   313                           ;	Background Debugger Enable bit
   314                           ;	DEBUG = 0x1, unprogrammed default
   315   300006                     	org	3145734
   316   300006  81                 	db	129
   317                           
   318                           ; Padding undefined space
   319   300007                     	org	3145735
   320   300007  FF                 	db	255
   321                           
   322                           ;Config register CONFIG5L @ 0x300008
   323                           ;	Code Protection bit
   324                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   325                           ;	Code Protection bit
   326                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   327                           ;	Code Protection bit
   328                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   329                           ;	Code Protection bit
   330                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   331   300008                     	org	3145736
   332   300008  0F                 	db	15
   333                           
   334                           ;Config register CONFIG5H @ 0x300009
   335                           ;	Boot Block Code Protection bit
   336                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   337                           ;	Data EEPROM Code Protection bit
   338                           ;	CPD = OFF, Data EEPROM not code-protected
   339   300009                     	org	3145737
   340   300009  C0                 	db	192
   341                           
   342                           ;Config register CONFIG6L @ 0x30000A
   343                           ;	Write Protection bit
   344                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   345                           ;	Write Protection bit
   346                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   347                           ;	Write Protection bit
   348                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   349                           ;	Write Protection bit
   350                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   351   30000A                     	org	3145738
   352   30000A  0F                 	db	15
   353                           
   354                           ;Config register CONFIG6H @ 0x30000B
   355                           ;	Configuration Register Write Protection bit
   356                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   357                           ;	Boot Block Write Protection bit
   358                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   359                           ;	Data EEPROM Write Protection bit
   360                           ;	WRTD = OFF, Data EEPROM not write-protected
   361   30000B                     	org	3145739
   362   30000B  E0                 	db	224
   363                           
   364                           ;Config register CONFIG7L @ 0x30000C
   365                           ;	Table Read Protection bit
   366                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   367                           ;	Table Read Protection bit
   368                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   369                           ;	Table Read Protection bit
   370                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   371                           ;	Table Read Protection bit
   372                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   373   30000C                     	org	3145740
   374   30000C  0F                 	db	15
   375                           
   376                           ;Config register CONFIG7H @ 0x30000D
   377                           ;	Boot Block Table Read Protection bit
   378                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   379   30000D                     	org	3145741
   380   30000D  40                 	db	64
   381                           tosu	equ	0xFFF
   382                           tosh	equ	0xFFE
   383                           tosl	equ	0xFFD
   384                           stkptr	equ	0xFFC
   385                           pclatu	equ	0xFFB
   386                           pclath	equ	0xFFA
   387                           pcl	equ	0xFF9
   388                           tblptru	equ	0xFF8
   389                           tblptrh	equ	0xFF7
   390                           tblptrl	equ	0xFF6
   391                           tablat	equ	0xFF5
   392                           prodh	equ	0xFF4
   393                           prodl	equ	0xFF3
   394                           indf0	equ	0xFEF
   395                           postinc0	equ	0xFEE
   396                           postdec0	equ	0xFED
   397                           preinc0	equ	0xFEC
   398                           plusw0	equ	0xFEB
   399                           fsr0h	equ	0xFEA
   400                           fsr0l	equ	0xFE9
   401                           wreg	equ	0xFE8
   402                           indf1	equ	0xFE7
   403                           postinc1	equ	0xFE6
   404                           postdec1	equ	0xFE5
   405                           preinc1	equ	0xFE4
   406                           plusw1	equ	0xFE3
   407                           fsr1h	equ	0xFE2
   408                           fsr1l	equ	0xFE1
   409                           bsr	equ	0xFE0
   410                           indf2	equ	0xFDF
   411                           postinc2	equ	0xFDE
   412                           postdec2	equ	0xFDD
   413                           preinc2	equ	0xFDC
   414                           plusw2	equ	0xFDB
   415                           fsr2h	equ	0xFDA
   416                           fsr2l	equ	0xFD9
   417                           status	equ	0xFD8

Data Sizes:
    Strings     3
    Constant    0
    Data        30
    BSS         7
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      5      42
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    f$.$buffer	PTR unsigned char  size(2) Largest target is 0

    f$.$source	PTR const unsigned char  size(2) Largest target is 0

    interrupt_INTx_Disable@obj$callback_function	PTR FTN()void  size(2) Largest target is 0

    interrupt_INTx_Edge_Init@obj$callback_function	PTR FTN()void  size(2) Largest target is 0

    interrupt_INTx_Enable@obj$callback_function	PTR FTN()void  size(2) Largest target is 0

    interrupt_INTx_Priority_Init@obj$callback_function	PTR FTN()void  size(2) Largest target is 0

    keypadInit@pad$keypadMatrix	PTR unsigned char [6][4] size(2) Largest target is 0

    keypadReadValue@pad$keypadMatrix	PTR unsigned char [6][4] size(2) Largest target is 0

    lat_regs	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_regs	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    S1446$buffer	PTR unsigned char  size(2) Largest target is 0

    S1446$source	PTR const unsigned char  size(2) Largest target is 0

    S151$keypadMatrix	PTR unsigned char [6][4] size(2) Largest target is 0

    S774$callback_function	PTR FTN()void  size(2) Largest target is 0

    sp__memset	PTR void  size(2) Largest target is 0

    tris_regs	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRhll[1]), TRISC(BITBIGSFRhll[1]), TRISD(BITBIGSFRhll[1]), 
		 -> TRISE(BITBIGSFRhll[1]), 

    vfprintf$0	PTR struct _IO_FILE size(1) Largest target is 12
		 -> sprintf@f(COMRAM[12]), 

    vfprintf$1	PTR const unsigned char  size(1) Largest target is 3
		 -> STR_1(CODE[3]), STR_2(CODE[3]), STR_3(CODE[3]), 

    vfprintf$2	PTR PTR void  size(1) Largest target is 1
		 -> sprintf@ap(COMRAM[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 6     1      5       1
                                              0 COMRAM     5     0      5
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      41        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      5      2A       1       33.1%
BITBIGSFRhll        59      0       0      38        0.0%
BITBIGSFRhh          D      0       0      37        0.0%
BITBIGSFRlh          4      0       0      39        0.0%
BITBIGSFRll          4      0       0      40        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2A      26        0.0%
DATA                 0      0      2A       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Mon Jan 08 15:42:40 2024

                    l434 105A                      l435 105A                      wreg 0FE8  
            led_on@F3058 0024                     l2228 105A                     STR_1 1001  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main 105A  
                   fsr1l 0FE1                     start 0000             ___param_bank 0000  
                  ?_main 0026             led_off@F3063 0023                    _PORTA 0F80  
                  _PORTB 0F81                    _PORTC 0F82                    _PORTD 0F83  
                  _PORTE 0F84                    _TRISA 0F92                    _TRISB 0F93  
                  _TRISC 0F94                    _TRISD 0F95                    _TRISE 0F96  
                  tablat 0FF5          __initialization 1006             __end_of_main 1062  
                 ??_main 002B            __activetblptr 0002                   clear_0 102C  
                 isa$std 0001            relayOFF@F3056 001F            led_init@F3053 0025  
           __pdataCOMRAM 0001             __mediumconst 0000                   tblptrh 0FF7  
                 tblptrl 0FF6                   tblptru 0FF8               __accesstop 0080  
__end_of__initialization 1032            ___rparam_used 0001           __pcstackCOMRAM 0026  
        led_toggle@F3068 0022                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1006                  __ramtop 1000  
                __ptext0 105A     end_of_initialization 1032            __Lmediumconst 0000  
                postdec1 0FE5                  postinc0 0FEE            __pidataCOMRAM 103C  
    start_initialization 1006             relayON@F3051 0020              __pbssCOMRAM 001F  
            __smallconst 1000           relayInit@F3046 0021                _port_regs 0001  
              _tris_regs 0015              _INTCON2bits 0FF1              _INTCON3bits 0FF0  
              copy_data0 101A                 __Hrparam 0000                 __Lrparam 0000  
               _lat_regs 000B                 isa$xinst 0000                 main@argc 0026  
               main@argv 0028               _INTCONbits 0FF2  
