#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010109e0 .scope module, "FD2" "FD2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
o0000000001037fa8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000010355b0_0 .net "D", 1 0, o0000000001037fa8;  0 drivers
v0000000001033fd0_0 .net "Q", 1 0, L_000000000108ccb0;  1 drivers
o0000000001037cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001035650_0 .net "clock", 0 0, o0000000001037cd8;  0 drivers
o0000000001037d08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010349d0_0 .net "en", 0 0, o0000000001037d08;  0 drivers
o0000000001037d38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001034930_0 .net "reset", 0 0, o0000000001037d38;  0 drivers
L_000000000108c170 .part o0000000001037fa8, 0, 1;
L_000000000108cc10 .part o0000000001037fa8, 1, 1;
L_000000000108ccb0 .concat8 [ 1 1 0 0], v00000000010351f0_0, v0000000001035290_0;
S_000000000101dd60 .scope module, "N1" "FD1" 2 15, 2 3 0, S_00000000010109e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001034a70_0 .net "D", 0 0, L_000000000108c170;  1 drivers
v00000000010351f0_0 .var "Q", 0 0;
v0000000001034b10_0 .net "clock", 0 0, o0000000001037cd8;  alias, 0 drivers
v0000000001034750_0 .net "en", 0 0, o0000000001037d08;  alias, 0 drivers
v0000000001033c10_0 .net "reset", 0 0, o0000000001037d38;  alias, 0 drivers
E_000000000102f3c0/0 .event edge, v0000000001034750_0;
E_000000000102f3c0/1 .event posedge, v0000000001033c10_0, v0000000001034b10_0;
E_000000000102f3c0 .event/or E_000000000102f3c0/0, E_000000000102f3c0/1;
S_0000000001017b80 .scope module, "N2" "FD1" 2 16, 2 3 0, S_00000000010109e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001034c50_0 .net "D", 0 0, L_000000000108cc10;  1 drivers
v0000000001035290_0 .var "Q", 0 0;
v0000000001035510_0 .net "clock", 0 0, o0000000001037cd8;  alias, 0 drivers
v0000000001034d90_0 .net "en", 0 0, o0000000001037d08;  alias, 0 drivers
v0000000001035330_0 .net "reset", 0 0, o0000000001037d38;  alias, 0 drivers
S_00000000010363e0 .scope module, "FD4" "FD4" 2 19;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
o00000000010386c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000001035470_0 .net "D", 3 0, o00000000010386c8;  0 drivers
v00000000010344d0_0 .net "Q", 3 0, L_000000000108bd10;  1 drivers
o0000000001038158 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001035790_0 .net "clock", 0 0, o0000000001038158;  0 drivers
o0000000001038188 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001033cb0_0 .net "en", 0 0, o0000000001038188;  0 drivers
o00000000010381b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010356f0_0 .net "reset", 0 0, o00000000010381b8;  0 drivers
L_000000000108cdf0 .part o00000000010386c8, 0, 1;
L_000000000108bef0 .part o00000000010386c8, 1, 1;
L_000000000108b950 .part o00000000010386c8, 2, 1;
L_000000000108ca30 .part o00000000010386c8, 3, 1;
L_000000000108bd10 .concat8 [ 1 1 1 1], v00000000010358d0_0, v0000000001034cf0_0, v0000000001035a10_0, v0000000001034430_0;
S_0000000001017d10 .scope module, "N1" "FD1" 2 20, 2 3 0, S_00000000010363e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001033d50_0 .net "D", 0 0, L_000000000108cdf0;  1 drivers
v00000000010358d0_0 .var "Q", 0 0;
v0000000001034070_0 .net "clock", 0 0, o0000000001038158;  alias, 0 drivers
v0000000001034bb0_0 .net "en", 0 0, o0000000001038188;  alias, 0 drivers
v0000000001034110_0 .net "reset", 0 0, o00000000010381b8;  alias, 0 drivers
E_000000000102f440/0 .event edge, v0000000001034bb0_0;
E_000000000102f440/1 .event posedge, v0000000001034110_0, v0000000001034070_0;
E_000000000102f440 .event/or E_000000000102f440/0, E_000000000102f440/1;
S_000000000101a240 .scope module, "N2" "FD1" 2 21, 2 3 0, S_00000000010363e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001034890_0 .net "D", 0 0, L_000000000108bef0;  1 drivers
v0000000001034cf0_0 .var "Q", 0 0;
v0000000001034f70_0 .net "clock", 0 0, o0000000001038158;  alias, 0 drivers
v0000000001035970_0 .net "en", 0 0, o0000000001038188;  alias, 0 drivers
v0000000001034610_0 .net "reset", 0 0, o00000000010381b8;  alias, 0 drivers
S_000000000101a3d0 .scope module, "N3" "FD1" 2 22, 2 3 0, S_00000000010363e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001035010_0 .net "D", 0 0, L_000000000108b950;  1 drivers
v0000000001035a10_0 .var "Q", 0 0;
v0000000001034e30_0 .net "clock", 0 0, o0000000001038158;  alias, 0 drivers
v0000000001034ed0_0 .net "en", 0 0, o0000000001038188;  alias, 0 drivers
v0000000001035ab0_0 .net "reset", 0 0, o00000000010381b8;  alias, 0 drivers
S_000000000118d340 .scope module, "N4" "FD1" 2 23, 2 3 0, S_00000000010363e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000010350b0_0 .net "D", 0 0, L_000000000108ca30;  1 drivers
v0000000001034430_0 .var "Q", 0 0;
v0000000001035150_0 .net "clock", 0 0, o0000000001038158;  alias, 0 drivers
v00000000010346b0_0 .net "en", 0 0, o0000000001038188;  alias, 0 drivers
v00000000010353d0_0 .net "reset", 0 0, o00000000010381b8;  alias, 0 drivers
S_0000000001037810 .scope module, "FFT" "FFT" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
L_0000000001033a20 .functor NOT 1, v0000000001033e90_0, C4<0>, C4<0>, C4<0>;
v00000000010347f0_0 .net "NOTQ", 0 0, L_0000000001033a20;  1 drivers
v00000000010342f0_0 .net "Q", 0 0, v0000000001033e90_0;  1 drivers
o0000000001038878 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001034390_0 .net "clock", 0 0, o0000000001038878;  0 drivers
o00000000010388a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001034570_0 .net "en", 0 0, o00000000010388a8;  0 drivers
o00000000010388d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000102b700_0 .net "reset", 0 0, o00000000010388d8;  0 drivers
S_000000000118d4d0 .scope module, "N5" "FD1" 2 29, 2 3 0, S_0000000001037810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000001033df0_0 .net "D", 0 0, L_0000000001033a20;  alias, 1 drivers
v0000000001033e90_0 .var "Q", 0 0;
v0000000001033f30_0 .net "clock", 0 0, o0000000001038878;  alias, 0 drivers
v00000000010341b0_0 .net "en", 0 0, o00000000010388a8;  alias, 0 drivers
v0000000001034250_0 .net "reset", 0 0, o00000000010388d8;  alias, 0 drivers
E_000000000102f480/0 .event edge, v00000000010341b0_0;
E_000000000102f480/1 .event posedge, v0000000001034250_0, v0000000001033f30_0;
E_000000000102f480 .event/or E_000000000102f480/0, E_000000000102f480/1;
S_0000000001024c80 .scope module, "buffer" "buffer" 2 42;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o0000000001038ab8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000102bb60_0 name=_s0
o0000000001038ae8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000102b840_0 .net "enable", 0 0, o0000000001038ae8;  0 drivers
o0000000001038b18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000000000102bca0_0 .net "in", 3 0, o0000000001038b18;  0 drivers
v000000000102bf20_0 .net "out", 3 0, L_000000000108c8f0;  1 drivers
L_000000000108c8f0 .functor MUXZ 4, o0000000001038ab8, o0000000001038b18, o0000000001038ae8, C4<>;
S_0000000001024e10 .scope module, "microcode" "microcode" 2 46;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "INPUT";
    .port_info 1 /OUTPUT 13 "OUTPUT";
o0000000001038c08 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000102b020_0 .net "INPUT", 6 0, o0000000001038c08;  0 drivers
v000000000102b8e0_0 .var "OUTPUT", 12 0;
E_000000000102f4c0 .event edge, v000000000102b020_0;
S_000000000101dbd0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v000000000108b810_0 .var "EN", 0 0;
v000000000108c990_0 .var "J", 0 0;
v000000000108b310_0 .var "K", 0 0;
v000000000108aff0_0 .net "QJK", 0 0, v000000000102b2a0_0;  1 drivers
v000000000108b4f0_0 .var "clock", 0 0;
v000000000108cd50_0 .var "reset", 0 0;
S_000000000108ad70 .scope module, "E5" "FFJK" 3 13, 2 32 0, S_000000000101dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "Q";
L_0000000001033b00 .functor NOT 1, v000000000102b2a0_0, C4<0>, C4<0>, C4<0>;
L_0000000001033780 .functor NOT 1, v000000000108b310_0, C4<0>, C4<0>, C4<0>;
L_0000000001033710 .functor AND 1, L_0000000001033780, v000000000102b2a0_0, C4<1>, C4<1>;
L_0000000001033400 .functor AND 1, v000000000108c990_0, L_0000000001033b00, C4<1>, C4<1>;
L_0000000001033550 .functor OR 1, L_0000000001033710, L_0000000001033400, C4<0>, C4<0>;
v000000000108ba90_0 .net "AND1", 0 0, L_0000000001033710;  1 drivers
v000000000108af50_0 .net "AND2", 0 0, L_0000000001033400;  1 drivers
v000000000108bb30_0 .net "D", 0 0, L_0000000001033550;  1 drivers
v000000000108c210_0 .net "J", 0 0, v000000000108c990_0;  1 drivers
v000000000108bbd0_0 .net "K", 0 0, v000000000108b310_0;  1 drivers
v000000000108c2b0_0 .net "NOTK", 0 0, L_0000000001033780;  1 drivers
v000000000108bf90_0 .net "NOTQ", 0 0, L_0000000001033b00;  1 drivers
v000000000108b770_0 .net "Q", 0 0, v000000000102b2a0_0;  alias, 1 drivers
v000000000108b8b0_0 .net "clock", 0 0, v000000000108b4f0_0;  1 drivers
v000000000108c530_0 .net "en", 0 0, v000000000108b810_0;  1 drivers
v000000000108c0d0_0 .net "reset", 0 0, v000000000108cd50_0;  1 drivers
S_00000000010157f0 .scope module, "N7" "FD1" 2 39, 2 3 0, S_000000000108ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v000000000102b0c0_0 .net "D", 0 0, L_0000000001033550;  alias, 1 drivers
v000000000102b2a0_0 .var "Q", 0 0;
v000000000108b3b0_0 .net "clock", 0 0, v000000000108b4f0_0;  alias, 1 drivers
v000000000108b6d0_0 .net "en", 0 0, v000000000108b810_0;  alias, 1 drivers
v000000000108c7b0_0 .net "reset", 0 0, v000000000108cd50_0;  alias, 1 drivers
E_000000000102fb00/0 .event edge, v000000000108b6d0_0;
E_000000000102fb00/1 .event posedge, v000000000108c7b0_0, v000000000108b3b0_0;
E_000000000102fb00 .event/or E_000000000102fb00/0, E_000000000102fb00/1;
    .scope S_000000000101dd60;
T_0 ;
    %wait E_000000000102f3c0;
    %load/vec4 v0000000001033c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010351f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001034750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000001034a70_0;
    %assign/vec4 v00000000010351f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001017b80;
T_1 ;
    %wait E_000000000102f3c0;
    %load/vec4 v0000000001035330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001035290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001034d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000001034c50_0;
    %assign/vec4 v0000000001035290_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001017d10;
T_2 ;
    %wait E_000000000102f440;
    %load/vec4 v0000000001034110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010358d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001034bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000001033d50_0;
    %assign/vec4 v00000000010358d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000101a240;
T_3 ;
    %wait E_000000000102f440;
    %load/vec4 v0000000001034610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001034cf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001035970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000001034890_0;
    %assign/vec4 v0000000001034cf0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000101a3d0;
T_4 ;
    %wait E_000000000102f440;
    %load/vec4 v0000000001035ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001035a10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001034ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000001035010_0;
    %assign/vec4 v0000000001035a10_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000118d340;
T_5 ;
    %wait E_000000000102f440;
    %load/vec4 v00000000010353d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001034430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010346b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000010350b0_0;
    %assign/vec4 v0000000001034430_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000118d4d0;
T_6 ;
    %wait E_000000000102f480;
    %load/vec4 v0000000001034250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001033e90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010341b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000001033df0_0;
    %assign/vec4 v0000000001033e90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001024e10;
T_7 ;
    %wait E_000000000102f4c0;
    %load/vec4 v000000000102b020_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.0 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.1 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.2 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.3 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.4 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.5 ;
    %pushi/vec4 578, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.6 ;
    %pushi/vec4 4704, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.7 ;
    %pushi/vec4 1666, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.8 ;
    %pushi/vec4 1668, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.9 ;
    %pushi/vec4 5792, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.10 ;
    %pushi/vec4 4152, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.11 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.12 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 1730, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 5856, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 9, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1794, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 5920, 0, 13;
    %assign/vec4 v000000000102b8e0_0, 0;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000010157f0;
T_8 ;
    %wait E_000000000102fb00;
    %load/vec4 v000000000108c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000102b2a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000108b6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000000000102b0c0_0;
    %assign/vec4 v000000000102b2a0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000101dbd0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v000000000108b4f0_0;
    %inv;
    %assign/vec4 v000000000108b4f0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000101dbd0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b4f0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 3 20 "$display", " FLIP FLOP JK  " {0 0 0};
    %vpi_call 3 21 "$display", "clk en J K  | Q " {0 0 0};
    %vpi_call 3 22 "$display", "---------|----" {0 0 0};
    %vpi_call 3 23 "$monitor", "%b %b %b %b| %b ", v000000000108b4f0_0, v000000000108b810_0, v000000000108c990_0, v000000000108b310_0, v000000000108aff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108cd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108cd50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108cd50_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108c990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108c990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000101dbd0;
T_11 ;
    %delay 16, 0;
    %vpi_call 3 33 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000000000101dbd0;
T_12 ;
    %vpi_call 3 35 "$dumpfile", "Ejercicio3_tb.vcd" {0 0 0};
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000101dbd0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Lab09.v";
    "Ejercicio3_tb.v";
