$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # carry_in $end
  $var wire 16 $ in_a [15:0] $end
  $var wire 16 % in_b [15:0] $end
  $var wire 4 & select [3:0] $end
  $var wire 1 ' mode $end
  $var wire 1 ( carry_out $end
  $var wire 1 ) compare $end
  $var wire 16 * alu_out [15:0] $end
  $scope module ALU $end
   $var wire 1 # carry_in $end
   $var wire 16 $ in_a [15:0] $end
   $var wire 16 % in_b [15:0] $end
   $var wire 4 & select [3:0] $end
   $var wire 1 ' mode $end
   $var wire 1 ( carry_out $end
   $var wire 1 ) compare $end
   $var wire 16 * alu_out [15:0] $end
   $var wire 16 + alu_result [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b0000000000000101 $
b0000000000000011 %
b0001 &
0'
0(
0)
b0000000000001000 *
b0000000000001000 +
#18446744073709551615
b0000000000001101 $
b0000000000101101 %
b0011 &
b1111111111111111 *
b1111111111111111 +
