ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ux_hcd_stm32_entry.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._ux_hcd_stm32_entry,"ax",%progbits
  20              		.align	1
  21              		.global	_ux_hcd_stm32_entry
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_ux_hcd_stm32_entry:
  27              	.LVL0:
  28              	.LFB143:
  29              		.file 1 "Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c"
   1:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
   2:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
   3:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
   5:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  10:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  11:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  12:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  13:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  14:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  15:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**                                                                       */
  16:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /** USBX Component                                                        */
  17:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**                                                                       */
  18:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**   STM32 Controller Driver                                             */
  19:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**                                                                       */
  20:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  21:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  22:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  23:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  24:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /* Include necessary system files.  */
  25:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  26:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** #define UX_SOURCE_CODE
  27:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** #define UX_HCD_STM32_SOURCE_CODE
  28:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  29:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** #include "ux_api.h"
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 2


  30:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** #include "ux_hcd_stm32.h"
  31:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** #include "ux_host_stack.h"
  32:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  33:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  34:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  35:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  FUNCTION                                               RELEASE        */
  36:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  37:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_entry                                 PORTABLE C      */
  38:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                           6.1.10       */
  39:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  AUTHOR                                                                */
  40:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  41:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    Chaoqiong Xiao, Microsoft Corporation                               */
  42:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  43:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  DESCRIPTION                                                           */
  44:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  45:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    This function dispatch the HCD function internally to the STM32     */
  46:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    controller driver.                                                  */
  47:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  48:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  INPUT                                                                 */
  49:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  50:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    HCD                                   Pointer to HCD                */
  51:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    function                              Function for driver to perform*/
  52:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    parameter                             Pointer to parameter(s)       */
  53:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  54:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  OUTPUT                                                                */
  55:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  56:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    Completion Status                                                   */
  57:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  58:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  CALLS                                                                 */
  59:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  60:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_asynchronous_endpoint_create  Create async endpoint   */
  61:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_asynchronous_endpoint_destroy Destroy async endpoint  */
  62:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_controller_disable            Disable controller      */
  63:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_endpoint_reset                Reset endpoint          */
  64:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_frame_number_get              Get frame number        */
  65:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_interrupt_endpoint_create     Create endpoint         */
  66:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_periodic_endpoint_destroy     Destroy endpoint        */
  67:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_periodic_schedule             Schedule periodic       */
  68:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_port_enable                   Enable port             */
  69:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_port_disable                  Disable port            */
  70:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_port_reset                    Reset port              */
  71:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_port_resume                   Resume port             */
  72:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_port_status_get               Get port status         */
  73:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_port_suspend                  Suspend port            */
  74:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_power_down_port               Power down port         */
  75:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_power_on_port                 Power on port           */
  76:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_request_transfer              Request transfer        */
  77:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    _ux_hcd_stm32_transfer_abort                Abort transfer          */
  78:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  79:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  CALLED BY                                                             */
  80:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  81:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    Host Stack                                                          */
  82:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  83:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  RELEASE HISTORY                                                       */
  84:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  85:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*    DATE              NAME                      DESCRIPTION             */
  86:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 3


  87:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
  88:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
  89:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                            refined macros names,       */
  90:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                            resulting in version 6.1.10 */
  91:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /*                                                                        */
  92:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** /**************************************************************************/
  93:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** UINT  _ux_hcd_stm32_entry(UX_HCD *hcd, UINT function, VOID *parameter)
  94:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** {
  30              		.loc 1 94 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 94 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 0B46     		mov	r3, r1
  41 0004 1146     		mov	r1, r2
  42              	.LVL1:
  95:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  96:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** UINT                status;
  43              		.loc 1 96 1 is_stmt 1 view .LVU2
  97:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** UX_HCD_STM32       *hcd_stm32;
  44              		.loc 1 97 1 view .LVU3
  98:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** UX_INTERRUPT_SAVE_AREA
  45              		.loc 1 98 1 view .LVU4
  99:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 100:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 101:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     /* Check the status of the controller.  */
 102:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     if (hcd -> ux_hcd_status == UX_UNUSED)
  46              		.loc 1 102 5 view .LVU5
  47              		.loc 1 102 13 is_stmt 0 view .LVU6
  48 0006 026C     		ldr	r2, [r0, #64]
  49              	.LVL2:
  50              		.loc 1 102 8 view .LVU7
  51 0008 72B1     		cbz	r2, .L25
 103:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     {
 104:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 105:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* Error trap. */
 106:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_CONTROLLER_UNKNO
 107:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 108:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
 109:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0,
 110:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 111:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         return(UX_CONTROLLER_UNKNOWN);
 112:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     }
 113:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 114:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     /* Get the pointer to the STM32 HCD.  */
 115:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     hcd_stm32 =  (UX_HCD_STM32 *) hcd -> ux_hcd_controller_hardware;
  52              		.loc 1 115 5 is_stmt 1 view .LVU8
  53              		.loc 1 115 15 is_stmt 0 view .LVU9
  54 000a 446F     		ldr	r4, [r0, #116]
  55              	.LVL3:
 116:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 117:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     /* look at the function and route it.  */
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 4


 118:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     switch(function)
  56              		.loc 1 118 5 is_stmt 1 view .LVU10
  57 000c 013B     		subs	r3, r3, #1
  58              	.LVL4:
  59              		.loc 1 118 5 is_stmt 0 view .LVU11
  60 000e 112B     		cmp	r3, #17
  61 0010 64D8     		bhi	.L4
  62 0012 DFE803F0 		tbb	[pc, r3]
  63              	.L6:
  64 0016 10       		.byte	(.L22-.L6)/2
  65 0017 14       		.byte	(.L21-.L6)/2
  66 0018 18       		.byte	(.L20-.L6)/2
  67 0019 1C       		.byte	(.L19-.L6)/2
  68 001a 20       		.byte	(.L18-.L6)/2
  69 001b 24       		.byte	(.L17-.L6)/2
  70 001c 28       		.byte	(.L16-.L6)/2
  71 001d 2C       		.byte	(.L15-.L6)/2
  72 001e 30       		.byte	(.L14-.L6)/2
  73 001f 34       		.byte	(.L13-.L6)/2
  74 0020 63       		.byte	(.L4-.L6)/2
  75 0021 38       		.byte	(.L12-.L6)/2
  76 0022 3C       		.byte	(.L11-.L6)/2
  77 0023 40       		.byte	(.L10-.L6)/2
  78 0024 44       		.byte	(.L9-.L6)/2
  79 0025 48       		.byte	(.L8-.L6)/2
  80 0026 4C       		.byte	(.L7-.L6)/2
  81 0027 5A       		.byte	(.L5-.L6)/2
  82              	.LVL5:
  83              		.p2align 1
  84              	.L25:
 106:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  85              		.loc 1 106 9 is_stmt 1 view .LVU12
  86 0028 5522     		movs	r2, #85
  87 002a 0121     		movs	r1, #1
  88              	.LVL6:
 106:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  89              		.loc 1 106 9 is_stmt 0 view .LVU13
  90 002c 0220     		movs	r0, #2
  91              	.LVL7:
 106:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
  92              		.loc 1 106 9 view .LVU14
  93 002e FFF7FEFF 		bl	_ux_system_error_handler
  94              	.LVL8:
 111:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     }
  95              		.loc 1 111 9 is_stmt 1 view .LVU15
 111:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     }
  96              		.loc 1 111 15 is_stmt 0 view .LVU16
  97 0032 5520     		movs	r0, #85
  98              	.L1:
 119:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     {
 120:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 121:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_DISABLE_CONTROLLER:
 122:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 123:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_controller_disable(hcd_stm32);
 124:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 125:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 126:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 5


 127:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_GET_PORT_STATUS:
 128:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 129:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_port_status_get(hcd_stm32, (ULONG) parameter);
 130:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 131:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 132:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 133:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_ENABLE_PORT:
 134:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 135:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_port_enable(hcd_stm32, (ULONG) parameter);
 136:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 137:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 138:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 139:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_DISABLE_PORT:
 140:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 141:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_port_disable(hcd_stm32, (ULONG) parameter);
 142:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 143:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 144:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 145:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_POWER_ON_PORT:
 146:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 147:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_power_on_port(hcd_stm32, (ULONG) parameter);
 148:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 149:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 150:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 151:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_POWER_DOWN_PORT:
 152:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 153:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_power_down_port(hcd_stm32, (ULONG) parameter);
 154:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 155:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 156:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 157:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_SUSPEND_PORT:
 158:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 159:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_port_suspend(hcd_stm32, (ULONG) parameter);
 160:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 161:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 162:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 163:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_RESUME_PORT:
 164:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 165:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_port_resume(hcd_stm32, (UINT) parameter);
 166:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 167:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 168:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 169:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_RESET_PORT:
 170:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 171:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_port_reset(hcd_stm32, (ULONG) parameter);
 172:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 173:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 174:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 175:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_GET_FRAME_NUMBER:
 176:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 177:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_frame_number_get(hcd_stm32, (ULONG *) parameter);
 178:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 179:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 180:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 181:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_TRANSFER_REQUEST:
 182:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 183:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_request_transfer(hcd_stm32, (UX_TRANSFER *) parameter);
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 6


 184:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 185:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 186:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 187:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_TRANSFER_ABORT:
 188:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 189:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_transfer_abort(hcd_stm32, (UX_TRANSFER *) parameter);
 190:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 191:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 192:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 193:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_CREATE_ENDPOINT:
 194:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 195:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_endpoint_create(hcd_stm32, (UX_ENDPOINT*) parameter);
 196:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 197:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 198:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_DESTROY_ENDPOINT:
 199:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 200:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_endpoint_destroy(hcd_stm32, (UX_ENDPOINT*) parameter);
 201:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 202:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 203:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_RESET_ENDPOINT:
 204:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 205:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  _ux_hcd_stm32_endpoint_reset(hcd_stm32, (UX_ENDPOINT*) parameter);
 206:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 207:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 208:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_PROCESS_DONE_QUEUE:
 209:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 210:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* Process periodic queue.  */
 211:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         _ux_hcd_stm32_periodic_schedule(hcd_stm32);
 212:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 213:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* Reset the SOF flag.  */
 214:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         UX_DISABLE
 215:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 216:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         UX_RESTORE
 217:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 218:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  UX_SUCCESS;
 219:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 220:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 221:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     case UX_HCD_UNINITIALIZE:
 222:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 223:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* free HCD resources */
 224:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         if (hcd_stm32 != UX_NULL)
 225:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         {
 226:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****           _ux_utility_memory_free(hcd_stm32 -> ux_hcd_stm32_ed_list);
 227:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****           _ux_utility_memory_free(hcd_stm32);
 228:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         }
 229:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 230:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  UX_SUCCESS;
 231:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 232:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 233:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     default:
 234:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 235:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* Error trap. */
 236:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_FUNCTION_NOT_SUP
 237:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 238:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
 239:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS
 240:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 7


 241:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         /* Unknown request, return an error.  */
 242:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         status =  UX_FUNCTION_NOT_SUPPORTED;
 243:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 244:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 245:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     }
 246:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 247:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     /* Return completion status.  */
 248:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****     return(status);
 249:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** }
  99              		.loc 1 249 1 view .LVU17
 100 0034 10BD     		pop	{r4, pc}
 101              	.LVL9:
 102              	.L22:
 123:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 103              		.loc 1 123 9 is_stmt 1 view .LVU18
 123:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 104              		.loc 1 123 19 is_stmt 0 view .LVU19
 105 0036 2046     		mov	r0, r4
 106              	.LVL10:
 123:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 107              		.loc 1 123 19 view .LVU20
 108 0038 FFF7FEFF 		bl	_ux_hcd_stm32_controller_disable
 109              	.LVL11:
 124:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 110              		.loc 1 124 9 is_stmt 1 view .LVU21
 111 003c FAE7     		b	.L1
 112              	.LVL12:
 113              	.L21:
 129:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 114              		.loc 1 129 9 view .LVU22
 129:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 115              		.loc 1 129 19 is_stmt 0 view .LVU23
 116 003e 2046     		mov	r0, r4
 117              	.LVL13:
 129:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 118              		.loc 1 129 19 view .LVU24
 119 0040 FFF7FEFF 		bl	_ux_hcd_stm32_port_status_get
 120              	.LVL14:
 130:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 121              		.loc 1 130 9 is_stmt 1 view .LVU25
 122 0044 F6E7     		b	.L1
 123              	.LVL15:
 124              	.L20:
 135:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 125              		.loc 1 135 9 view .LVU26
 135:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 126              		.loc 1 135 19 is_stmt 0 view .LVU27
 127 0046 2046     		mov	r0, r4
 128              	.LVL16:
 135:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 129              		.loc 1 135 19 view .LVU28
 130 0048 FFF7FEFF 		bl	_ux_hcd_stm32_port_enable
 131              	.LVL17:
 136:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 132              		.loc 1 136 9 is_stmt 1 view .LVU29
 133 004c F2E7     		b	.L1
 134              	.LVL18:
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 8


 135              	.L19:
 141:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 136              		.loc 1 141 9 view .LVU30
 141:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 137              		.loc 1 141 19 is_stmt 0 view .LVU31
 138 004e 2046     		mov	r0, r4
 139              	.LVL19:
 141:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 140              		.loc 1 141 19 view .LVU32
 141 0050 FFF7FEFF 		bl	_ux_hcd_stm32_port_disable
 142              	.LVL20:
 142:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 143              		.loc 1 142 9 is_stmt 1 view .LVU33
 144 0054 EEE7     		b	.L1
 145              	.LVL21:
 146              	.L18:
 147:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 147              		.loc 1 147 9 view .LVU34
 147:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 148              		.loc 1 147 19 is_stmt 0 view .LVU35
 149 0056 2046     		mov	r0, r4
 150              	.LVL22:
 147:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 151              		.loc 1 147 19 view .LVU36
 152 0058 FFF7FEFF 		bl	_ux_hcd_stm32_power_on_port
 153              	.LVL23:
 148:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 154              		.loc 1 148 9 is_stmt 1 view .LVU37
 155 005c EAE7     		b	.L1
 156              	.LVL24:
 157              	.L17:
 153:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 158              		.loc 1 153 9 view .LVU38
 153:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 159              		.loc 1 153 19 is_stmt 0 view .LVU39
 160 005e 2046     		mov	r0, r4
 161              	.LVL25:
 153:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 162              		.loc 1 153 19 view .LVU40
 163 0060 FFF7FEFF 		bl	_ux_hcd_stm32_power_down_port
 164              	.LVL26:
 154:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 165              		.loc 1 154 9 is_stmt 1 view .LVU41
 166 0064 E6E7     		b	.L1
 167              	.LVL27:
 168              	.L16:
 159:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 169              		.loc 1 159 9 view .LVU42
 159:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 170              		.loc 1 159 19 is_stmt 0 view .LVU43
 171 0066 2046     		mov	r0, r4
 172              	.LVL28:
 159:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 173              		.loc 1 159 19 view .LVU44
 174 0068 FFF7FEFF 		bl	_ux_hcd_stm32_port_suspend
 175              	.LVL29:
 160:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 9


 176              		.loc 1 160 9 is_stmt 1 view .LVU45
 177 006c E2E7     		b	.L1
 178              	.LVL30:
 179              	.L15:
 165:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 180              		.loc 1 165 9 view .LVU46
 165:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 181              		.loc 1 165 19 is_stmt 0 view .LVU47
 182 006e 2046     		mov	r0, r4
 183              	.LVL31:
 165:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 184              		.loc 1 165 19 view .LVU48
 185 0070 FFF7FEFF 		bl	_ux_hcd_stm32_port_resume
 186              	.LVL32:
 166:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 187              		.loc 1 166 9 is_stmt 1 view .LVU49
 188 0074 DEE7     		b	.L1
 189              	.LVL33:
 190              	.L14:
 171:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 191              		.loc 1 171 9 view .LVU50
 171:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 192              		.loc 1 171 19 is_stmt 0 view .LVU51
 193 0076 2046     		mov	r0, r4
 194              	.LVL34:
 171:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 195              		.loc 1 171 19 view .LVU52
 196 0078 FFF7FEFF 		bl	_ux_hcd_stm32_port_reset
 197              	.LVL35:
 172:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 198              		.loc 1 172 9 is_stmt 1 view .LVU53
 199 007c DAE7     		b	.L1
 200              	.LVL36:
 201              	.L13:
 177:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 202              		.loc 1 177 9 view .LVU54
 177:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 203              		.loc 1 177 19 is_stmt 0 view .LVU55
 204 007e 2046     		mov	r0, r4
 205              	.LVL37:
 177:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 206              		.loc 1 177 19 view .LVU56
 207 0080 FFF7FEFF 		bl	_ux_hcd_stm32_frame_number_get
 208              	.LVL38:
 178:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 209              		.loc 1 178 9 is_stmt 1 view .LVU57
 210 0084 D6E7     		b	.L1
 211              	.LVL39:
 212              	.L12:
 183:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 213              		.loc 1 183 9 view .LVU58
 183:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 214              		.loc 1 183 19 is_stmt 0 view .LVU59
 215 0086 2046     		mov	r0, r4
 216              	.LVL40:
 183:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 217              		.loc 1 183 19 view .LVU60
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 10


 218 0088 FFF7FEFF 		bl	_ux_hcd_stm32_request_transfer
 219              	.LVL41:
 184:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 220              		.loc 1 184 9 is_stmt 1 view .LVU61
 221 008c D2E7     		b	.L1
 222              	.LVL42:
 223              	.L11:
 189:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 224              		.loc 1 189 9 view .LVU62
 189:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 225              		.loc 1 189 19 is_stmt 0 view .LVU63
 226 008e 2046     		mov	r0, r4
 227              	.LVL43:
 189:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 228              		.loc 1 189 19 view .LVU64
 229 0090 FFF7FEFF 		bl	_ux_hcd_stm32_transfer_abort
 230              	.LVL44:
 190:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 231              		.loc 1 190 9 is_stmt 1 view .LVU65
 232 0094 CEE7     		b	.L1
 233              	.LVL45:
 234              	.L10:
 195:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 235              		.loc 1 195 9 view .LVU66
 195:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 236              		.loc 1 195 19 is_stmt 0 view .LVU67
 237 0096 2046     		mov	r0, r4
 238              	.LVL46:
 195:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 239              		.loc 1 195 19 view .LVU68
 240 0098 FFF7FEFF 		bl	_ux_hcd_stm32_endpoint_create
 241              	.LVL47:
 196:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 242              		.loc 1 196 9 is_stmt 1 view .LVU69
 243 009c CAE7     		b	.L1
 244              	.LVL48:
 245              	.L9:
 200:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 246              		.loc 1 200 9 view .LVU70
 200:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 247              		.loc 1 200 19 is_stmt 0 view .LVU71
 248 009e 2046     		mov	r0, r4
 249              	.LVL49:
 200:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 250              		.loc 1 200 19 view .LVU72
 251 00a0 FFF7FEFF 		bl	_ux_hcd_stm32_endpoint_destroy
 252              	.LVL50:
 201:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 253              		.loc 1 201 9 is_stmt 1 view .LVU73
 254 00a4 C6E7     		b	.L1
 255              	.LVL51:
 256              	.L8:
 205:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 257              		.loc 1 205 9 view .LVU74
 205:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 258              		.loc 1 205 19 is_stmt 0 view .LVU75
 259 00a6 2046     		mov	r0, r4
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 11


 260              	.LVL52:
 205:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 261              		.loc 1 205 19 view .LVU76
 262 00a8 FFF7FEFF 		bl	_ux_hcd_stm32_endpoint_reset
 263              	.LVL53:
 206:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 264              		.loc 1 206 9 is_stmt 1 view .LVU77
 265 00ac C2E7     		b	.L1
 266              	.LVL54:
 267              	.L7:
 211:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 268              		.loc 1 211 9 view .LVU78
 269 00ae 2046     		mov	r0, r4
 270              	.LVL55:
 211:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 271              		.loc 1 211 9 is_stmt 0 view .LVU79
 272 00b0 FFF7FEFF 		bl	_ux_hcd_stm32_periodic_schedule
 273              	.LVL56:
 214:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 274              		.loc 1 214 9 is_stmt 1 view .LVU80
 275              	.LBB10:
 276              	.LBI10:
 277              		.file 2 "Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
   1:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
   2:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   3:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   5:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  10:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  11:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  12:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  13:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  14:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  15:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  16:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  18:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  20:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  21:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  22:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  23:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  24:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  25:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  26:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  28:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M4/GNU     */
  29:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                           6.1.12       */
  30:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  31:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  33:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 12


  35:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  37:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  46:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  49:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  51:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  53:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  04-25-2022      Scott Larson            Modified comments and added   */
  60:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            volatile to registers,      */
  61:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.11 */
  62:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  07-29-2022      Scott Larson            Modified comments and         */
  63:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            described BASEPRI usage,    */
  64:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.12 */
  65:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  66:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  67:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  68:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  69:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_H
  70:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  71:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  72:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  73:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  74:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  75:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  76:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  77:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  78:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  79:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_user.h"
  80:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  81:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  82:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  83:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  84:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  85:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <stdlib.h>
  86:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <string.h>
  87:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  88:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  89:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  90:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  91:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 13


  92:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <yvals.h>
  93:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  94:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  95:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  96:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
  97:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  98:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  99:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 100:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 101:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 102:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
 103:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
 104:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
 105:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 106:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 107:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef __GNUC__
 108:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 109:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 110:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 111:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 112:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 113:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define VOID                                    void
 114:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 115:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 116:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef int                                     INT;
 117:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 118:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef long                                    LONG;
 119:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 120:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 121:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 122:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 123:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 124:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 125:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 126:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 127:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 128:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 129:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 130:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 131:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 132:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 133:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 134:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 135:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 136:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 137:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 138:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 139:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 140:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 141:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 142:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 143:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 144:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 145:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 146:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 147:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 148:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 14


 149:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 150:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 151:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 152:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* By default, ThreadX for Cortex-M uses the PRIMASK register to enable/disable interrupts.
 153:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** If using BASEPRI is desired, define the following two symbols for both c and assembly files:
 154:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** TX_PORT_USE_BASEPRI - This tells ThreadX to use BASEPRI instead of PRIMASK.
 155:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** TX_PORT_BASEPRI = (priority_mask << (8 - number_priority_bits)) - this defines the maximum priority
 156:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** Any interrupt with a higher priority than priority_mask will not be masked, thus the interrupt will
 157:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** */
 158:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 159:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 160:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 161:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 162:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 163:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 164:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 165:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 166:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 167:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    source constants would be:
 168:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 169:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0x0a800024)
 170:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 171:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 172:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** */
 173:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 174:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 175:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 176:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0xE0001004)
 177:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 178:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 179:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 180:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 181:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 182:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 183:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 184:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 185:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 186:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 187:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
 188:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 189:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 190:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 191:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 192:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 193:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 194:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 195:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 196:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 197:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 198:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 199:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 200:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 201:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 202:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 203:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 204:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 205:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 15


 206:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 207:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 208:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 209:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 210:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    a function call.  */
 211:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 212:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 213:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 214:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 215:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 216:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 217:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 218:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 219:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 220:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 221:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 222:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 223:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    logic.  */
 224:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 225:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 226:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 227:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 228:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 229:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 230:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 231:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 232:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 233:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 234:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
 235:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 236:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 237:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 238:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 239:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 240:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 241:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 242:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 243:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 244:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 245:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 246:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 247:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 248:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 249:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 250:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 251:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 252:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 253:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 254:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 255:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 256:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 257:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 258:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 259:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 260:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 261:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 262:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 16


 263:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 264:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 265:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 266:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 267:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 268:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 269:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 270:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 271:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 272:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 273:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 274:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 275:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 276:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 277:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 278:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 279:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 280:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 281:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 282:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 283:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 284:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 285:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 286:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 287:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 288:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 289:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 290:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 291:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 292:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 293:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 294:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 295:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 296:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 297:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 298:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 299:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 300:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 301:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 302:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 303:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 304:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 305:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 306:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 307:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 308:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 309:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 310:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 311:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 312:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 313:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 314:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 315:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 316:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 317:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 318:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 319:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 17


 320:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 321:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 322:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 323:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 324:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 325:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 326:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 327:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 328:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 329:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 330:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 331:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 332:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 333:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 334:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 335:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 336:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 337:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 338:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 339:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 340:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 341:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 342:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 343:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 344:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 345:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 346:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 347:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 348:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 349:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 350:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 351:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 352:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 353:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 354:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 355:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 356:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 357:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 358:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 359:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 360:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 361:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 362:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 363:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 364:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 365:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 366:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 367:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 368:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 369:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 370:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 371:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 372:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 373:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 374:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 375:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 376:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 18


 377:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 378:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 379:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 380:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 381:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 382:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 383:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 384:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 385:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 386:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 387:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 388:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 389:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 390:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 391:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 392:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 393:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((volatile ULONG *) 0xE00
 394:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 395:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 396:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 397:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 398:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 399:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 400:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 401:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 402:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 403:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 404:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 405:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
 406:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 407:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 408:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 409:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 410:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 411:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 412:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 413:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 414:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 415:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 416:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 417:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 418:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 419:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 420:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 421:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 422:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 423:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 424:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 425:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 426:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 427:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 428:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 429:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 430:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 431:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 432:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 433:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 19


 434:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 435:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 436:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 437:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 438:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 439:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 440:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 441:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 442:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 443:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 444:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 445:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 446:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 447:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 448:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 449:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 450:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 451:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 452:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 453:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 454:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 455:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 456:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 457:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 458:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 459:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 460:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 461:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 462:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 463:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 464:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 465:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 466:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 467:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 468:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 469:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 470:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 471:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 472:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 473:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 474:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 475:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 476:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 477:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 478:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 479:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 480:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 481:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 482:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 483:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 484:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 485:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 486:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 487:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 488:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 489:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 490:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 20


 491:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 492:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 493:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 494:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 495:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 496:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 497:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 498:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 499:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 500:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 501:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 502:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 503:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 504:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 505:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 506:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 507:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 508:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 509:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 510:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 511:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 512:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 513:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 514:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 515:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 516:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 517:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 518:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 519:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 520:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 521:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 522:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 523:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 524:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 525:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 526:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 527:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 528:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 529:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 530:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 531:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 532:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 533:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 534:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 535:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 536:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 537:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 538:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 539:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 540:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 541:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 542:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 543:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 544:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 545:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 546:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 547:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int posture;
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 21


 548:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 549:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 550:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 551:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 552:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 553:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(posture);
 554:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 555:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 556:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 557:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 558:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 559:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 560:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 561:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 562:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 563:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 564:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 565:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 566:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 567:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 568:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 569:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 570:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 571:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 572:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 573:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 574:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 575:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 576:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 577:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 578:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
 278              		.loc 2 578 63 view .LVU81
 279              	.LBB11:
 579:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 580:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int int_posture;
 280              		.loc 2 580 1 view .LVU82
 581:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 582:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
 281              		.loc 2 582 5 view .LVU83
 282              	.LBB12:
 283              	.LBI12:
 545:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 284              		.loc 2 545 63 view .LVU84
 285              	.LBB13:
 547:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 286              		.loc 2 547 1 view .LVU85
 551:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 287              		.loc 2 551 5 view .LVU86
 288              		.syntax unified
 289              	@ 551 "Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 290 00b4 EFF31082 		MRS  r2, PRIMASK 
 291              	@ 0 "" 2
 292              	.LVL57:
 553:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 293              		.loc 2 553 5 view .LVU87
 553:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 294              		.loc 2 553 5 is_stmt 0 view .LVU88
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 22


 295              		.thumb
 296              		.syntax unified
 297              	.LBE13:
 298              	.LBE12:
 583:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 584:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 585:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 586:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 587:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
 299              		.loc 2 587 5 is_stmt 1 view .LVU89
 300              		.syntax unified
 301              	@ 587 "Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 302 00b8 72B6     		CPSID i
 303              	@ 0 "" 2
 588:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 589:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(int_posture);
 304              		.loc 2 589 5 view .LVU90
 305              	.LVL58:
 306              		.loc 2 589 5 is_stmt 0 view .LVU91
 307              		.thumb
 308              		.syntax unified
 309              	.LBE11:
 310              	.LBE10:
 215:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         UX_RESTORE
 311              		.loc 1 215 9 is_stmt 1 view .LVU92
 215:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         UX_RESTORE
 312              		.loc 1 215 51 is_stmt 0 view .LVU93
 313 00ba 636C     		ldr	r3, [r4, #68]
 314 00bc 23F00403 		bic	r3, r3, #4
 315 00c0 6364     		str	r3, [r4, #68]
 216:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 316              		.loc 1 216 9 is_stmt 1 view .LVU94
 317              	.LVL59:
 318              	.LBB14:
 319              	.LBI14:
 568:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 320              		.loc 2 568 55 view .LVU95
 321              	.LBB15:
 574:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 322              		.loc 2 574 5 view .LVU96
 323              		.syntax unified
 324              	@ 574 "Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 325 00c2 82F31088 		MSR  PRIMASK,r2
 326              	@ 0 "" 2
 327              	.LVL60:
 574:Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 328              		.loc 2 574 5 is_stmt 0 view .LVU97
 329              		.thumb
 330              		.syntax unified
 331              	.LBE15:
 332              	.LBE14:
 218:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 333              		.loc 1 218 9 is_stmt 1 view .LVU98
 219:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 334              		.loc 1 219 9 view .LVU99
 218:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 335              		.loc 1 218 16 is_stmt 0 view .LVU100
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 23


 336 00c6 0020     		movs	r0, #0
 219:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 337              		.loc 1 219 9 view .LVU101
 338 00c8 B4E7     		b	.L1
 339              	.LVL61:
 340              	.L5:
 224:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         {
 341              		.loc 1 224 9 is_stmt 1 view .LVU102
 224:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         {
 342              		.loc 1 224 12 is_stmt 0 view .LVU103
 343 00ca 74B1     		cbz	r4, .L23
 226:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****           _ux_utility_memory_free(hcd_stm32);
 344              		.loc 1 226 11 is_stmt 1 view .LVU104
 345 00cc 6068     		ldr	r0, [r4, #4]
 346              	.LVL62:
 226:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****           _ux_utility_memory_free(hcd_stm32);
 347              		.loc 1 226 11 is_stmt 0 view .LVU105
 348 00ce FFF7FEFF 		bl	_ux_utility_memory_free
 349              	.LVL63:
 227:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         }
 350              		.loc 1 227 11 is_stmt 1 view .LVU106
 351 00d2 2046     		mov	r0, r4
 352 00d4 FFF7FEFF 		bl	_ux_utility_memory_free
 353              	.LVL64:
 230:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 354              		.loc 1 230 16 is_stmt 0 view .LVU107
 355 00d8 0020     		movs	r0, #0
 356 00da ABE7     		b	.L1
 357              	.LVL65:
 358              	.L4:
 236:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 359              		.loc 1 236 9 is_stmt 1 view .LVU108
 360 00dc 5422     		movs	r2, #84
 361 00de 0121     		movs	r1, #1
 362              	.LVL66:
 236:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 363              		.loc 1 236 9 is_stmt 0 view .LVU109
 364 00e0 0220     		movs	r0, #2
 365              	.LVL67:
 236:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 366              		.loc 1 236 9 view .LVU110
 367 00e2 FFF7FEFF 		bl	_ux_system_error_handler
 368              	.LVL68:
 242:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 369              		.loc 1 242 9 is_stmt 1 view .LVU111
 243:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 370              		.loc 1 243 9 view .LVU112
 242:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 371              		.loc 1 242 16 is_stmt 0 view .LVU113
 372 00e6 5420     		movs	r0, #84
 243:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c **** 
 373              		.loc 1 243 9 view .LVU114
 374 00e8 A4E7     		b	.L1
 375              	.LVL69:
 376              	.L23:
 230:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 377              		.loc 1 230 16 view .LVU115
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 24


 378 00ea 0020     		movs	r0, #0
 379              	.LVL70:
 230:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_entry.c ****         break;
 380              		.loc 1 230 16 view .LVU116
 381 00ec A2E7     		b	.L1
 382              		.cfi_endproc
 383              	.LFE143:
 385              		.text
 386              	.Letext0:
 387              		.file 3 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 388              		.file 4 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 389              		.file 5 "Middlewares/ST/threadx/common/inc/tx_api.h"
 390              		.file 6 "Middlewares/ST/usbx/common/core/inc/ux_api.h"
 391              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 392              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 393              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 394              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_hcd.h"
 395              		.file 11 "Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32.h"
 396              		.file 12 "Middlewares/ST/usbx/common/core/inc/ux_utility.h"
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 ux_hcd_stm32_entry.c
C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s:20     .text._ux_hcd_stm32_entry:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s:26     .text._ux_hcd_stm32_entry:00000000 _ux_hcd_stm32_entry
C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s:64     .text._ux_hcd_stm32_entry:00000016 $d
C:\Users\HP\AppData\Local\Temp\ccIzAm0u.s:83     .text._ux_hcd_stm32_entry:00000028 $t

UNDEFINED SYMBOLS
_ux_system_error_handler
_ux_hcd_stm32_controller_disable
_ux_hcd_stm32_port_status_get
_ux_hcd_stm32_port_enable
_ux_hcd_stm32_port_disable
_ux_hcd_stm32_power_on_port
_ux_hcd_stm32_power_down_port
_ux_hcd_stm32_port_suspend
_ux_hcd_stm32_port_resume
_ux_hcd_stm32_port_reset
_ux_hcd_stm32_frame_number_get
_ux_hcd_stm32_request_transfer
_ux_hcd_stm32_transfer_abort
_ux_hcd_stm32_endpoint_create
_ux_hcd_stm32_endpoint_destroy
_ux_hcd_stm32_endpoint_reset
_ux_hcd_stm32_periodic_schedule
_ux_utility_memory_free
