<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <array name="PFB" offset="0x100000" stride="0x1000" length="1" variants="NV3:NV10">
            <reg32 offset="0x000" name="BOOT_0" variants="NV3:NV3T">
                <bitfield low="0" high="1" name="RAM_AMOUNT">
                    <value value="0" name="1MB"> SGRAM, 32-bit bus, 2^8 columns, 2^9 rows, 2 internal banks, 1 external bank </value>
                    <value value="1" name="2MB"> SGRAM, 64-bit bus, 2^8 columns, 2^9 rows, 2 internal banks, 1 external bank </value>
                    <value value="2" name="4MB"> see below </value>
                </bitfield>
                <bitfield pos="2" name="4MB_BUS_WIDTH">
                    <value value="0" name="64"> SGRAM, 64-bit bus, 2^8 columns, 2^9 rows, 2 internal banks, 2 external banks </value>
                    <value value="1" name="128"> SGRAM, 128-bit bus, 2^8 columns, 2^9 rows, 2 internal banks, 1 external bank </value>
                </bitfield>
            </reg32>
            <reg32 offset="0x000" name="BOOT_0" variants="NV3T:NV4">
                <bitfield low="0" high="1" name="RAM_AMOUNT">
                    <value value="0" name="8MB_SG"/>
                    <value value="1" name="2MB_SG"/>
                    <value value="2" name="4MB_SG"/>
                    <value value="3" name="8MB_SDR"/>
                </bitfield>
                <bitfield pos="2" name="RAM_WIDTH">
                    <value value="0" name="64"/>
                    <value value="1" name="128"/>
                </bitfield>
                <bitfield pos="3" name="BANKS">
                    <value value="0" name="2"/>
                    <value value="1" name="4"/> swaps bits 32-63 and 64-95 of memory bus </bitfield>
                <bitfield pos="4" name="BUS_SWAP"/>
                <bitfield pos="5" name="8MB"/>
            </reg32>
            <reg32 offset="0x000" name="BOOT_0" variants="NV4:NV10">
                <bitfield low="0" high="1" name="RAM_AMOUNT">
                    <value value="0" name="32MB"/>
                    <value value="1" name="4MB"/>
                    <value value="2" name="8MB"/>
                    <value value="3" name="16MB"/>
                </bitfield>
                <bitfield pos="2" name="RAM_WIDTH_128"/>
                <bitfield low="3" high="5" name="UNK3"/>
            </reg32>
            <reg32 offset="0x044" name="UNK044"/>
            <reg32 offset="0x080" name="DEBUG_0">
                <bitfield pos="0" name="PAGE_MODE_DISABLE"/>
                <bitfield pos="4" name="REFRESH_DISABLE"/>
                <bitfield low="8" high="13" name="REFRESH_COUNTX64"/>
                <bitfield pos="14" name="REFRESH_SLOW_CLK" variants="NV4:NV10"/>
                <bitfield pos="15" name="SAFE_MODE" variants="NV4:NV10"/>
                <bitfield pos="16" name="ALOM_ENABLE" variants="NV4:NV10"/>
                <bitfield pos="20" name="CASOE_DISABLE"/>
                <bitfield pos="28" name="CKE_INVERT"/>
                <bitfield pos="29" name="REFINC_ENABLE"/>
                <bitfield pos="30" name="SAVE_POWER_DISABLE"/>
            </reg32>
            <reg32 offset="0x0c0" name="UNK0C0"/>
            <reg32 offset="0x100" name="UNK100" variants="NV3:NV4"/>
            <reg32 offset="0x200" name="CONFIG_0">
                <bitfield low="0" high="5" name="RESOLUTION" shr="5"/>
                <bitfield low="8" high="9" name="PIXEL_DEPTH">
                    <value value="1" name="8"/>
                    <value value="2" name="16"/>
                    <value value="3" name="32"/>
                </bitfield>
                <bitfield pos="12" name="TILING_DISABLED"/>
                <bitfield pos="13" name="TILING_TETRIS"/>
                <bitfield pos="14" name="TILING_VAR"/>
                <bitfield low="15" high="17" name="TETRIS_MODE"/>
                <bitfield low="18" high="19" name="TETRIS_SHIFT"/>
                <bitfield low="20" high="22" name="BANK_SWAP"/>
                <bitfield low="24" high="27" name="PRAMIN_WR_MASK" variants="NV4:NV10"/>
                <bitfield pos="28" name="PRAMIN_WR_DISABLE" variants="NV4:NV10">
                    <doc>If set, all writes to VRAM from address VRAM_SIZE-(PRAMIN_WR_MASK+1)*0x10000
			until the end of VRAM are ignored.</doc>
                </bitfield>
                <bitfield pos="29" name="SCRAMBLE_ENABLE" variants="NV4:NV10">
                    <doc>If set, all VRAM acceses are remapped via SCRAMBLE table. If not set,
			scrambling is ignored.</doc>
                </bitfield>
            </reg32>
            <reg32 offset="0x204" name="CONFIG_1"/>
            <reg32 offset="0x208" name="FIFO_CTL" variants="NV4:NV10"/>
            <reg32 offset="0x20c" name="FIFO_DATA" variants="NV4:NV10"/>
            <reg32 offset="0x300" name="RTL" variants="NV4:NV10"/>
            <reg32 offset="0x400" name="SCRAMBLE" length="8" variants="NV4:NV10">
                <doc>If enabled in CONFIG_0, bits 20-24 of all VRAM addresses
		are looked up in this table, and the value looked up replaces
		them. The table is write-only.</doc>
                <bitfield low="0" high="4" name="0"/>
                <bitfield low="8" high="12" name="1"/>
                <bitfield low="16" high="20" name="2"/>
                <bitfield low="24" high="28" name="3"/>
            </reg32>
        </array>
    </domain>
</database>
