$date
	Sun Dec 10 20:14:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit_shift_tb_synth $end
$var wire 1 ! ERROR $end
$var wire 8 " o_y [7:0] $end
$var reg 8 # i_argA [7:0] $end
$var reg 8 $ i_argB [7:0] $end
$scope module uut $end
$var wire 1 ! ERROR $end
$var wire 1 % _00_ $end
$var wire 1 & _01_ $end
$var wire 1 ' _02_ $end
$var wire 1 ( _03_ $end
$var wire 1 ) _04_ $end
$var wire 1 * _05_ $end
$var wire 1 + _06_ $end
$var wire 1 , _07_ $end
$var wire 1 - _08_ $end
$var wire 1 . _10_ $end
$var wire 1 / _11_ $end
$var wire 1 0 _12_ $end
$var wire 1 1 _15_ $end
$var wire 1 2 _16_ $end
$var wire 1 3 _19_ $end
$var wire 1 4 _20_ $end
$var wire 1 5 _24_ $end
$var wire 1 6 _28_ $end
$var wire 1 7 _32_ $end
$var wire 8 8 i_argA [7:0] $end
$var wire 8 9 i_argB [7:0] $end
$var wire 8 : o_y [7:0] $end
$var wire 1 ; _35_ $end
$var wire 1 < _34_ $end
$var wire 1 = _33_ $end
$var wire 1 > _31_ $end
$var wire 1 ? _30_ $end
$var wire 1 @ _29_ $end
$var wire 1 A _27_ $end
$var wire 1 B _26_ $end
$var wire 1 C _25_ $end
$var wire 1 D _23_ $end
$var wire 1 E _22_ $end
$var wire 1 F _21_ $end
$var wire 1 G _18_ $end
$var wire 1 H _17_ $end
$var wire 1 I _14_ $end
$var wire 1 J _13_ $end
$var wire 1 K _09_ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1K
1J
1I
1H
1G
1F
1E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
b0 :
b11111011 9
b1000 8
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
0%
b11111011 $
b1000 #
b0 "
0!
$end
#10
0E
0B
0?
0<
0F
0C
0@
0=
02
04
05
06
07
0(
1%
0&
0'
b101 $
b101 9
b11111000 #
b11111000 8
#20
1B
1?
1<
1C
1@
1=
14
15
16
17
b1000 #
b1000 8
#30
