#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 11:02:49 2024
# Process ID: 52375
# Current directory: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/CEP/CEP.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/CEP/CEP.runs/synth_1/main.vds
# Journal file: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/CEP/CEP.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52380 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.621 ; gain = 78.023 ; free physical = 934 ; free virtual = 14230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/main.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_INDEX_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Adder4' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/Adder4.sv:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder4' (1#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/Adder4.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux2x1.sv:1]
INFO: [Synth 8-226] default block is never used [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux2x1.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (2#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux2x1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PCCounter' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/PCCounter.sv:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PCCounter' (3#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/PCCounter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/imem.sv:1]
	Parameter AddrWidth bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/inst.mem' is read successfully [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/imem.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'imem' (4#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/imem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'buff_sync' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff_sync.sv:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buff_sync' (5#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'buff' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff.sv:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buff' (6#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff.sv:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/register_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/register_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immediategeneration' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/immediategeneration.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immediategeneration' (8#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/immediategeneration.sv:1]
INFO: [Synth 8-6157] synthesizing module 'branch_cond' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/branch_cond.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond' (9#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/branch_cond.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/alu.sv:1]
	Parameter Data_Width bound to: 32 - type: integer 
	Parameter Op_Width bound to: 4 - type: integer 
	Parameter signed_add bound to: 4'b0000 
	Parameter signed_sub bound to: 4'b0001 
	Parameter bitwise_sll bound to: 4'b0010 
	Parameter set_less_than bound to: 4'b0011 
	Parameter set_less_than_unsigned bound to: 4'b0100 
	Parameter bitwise_xor bound to: 4'b0101 
	Parameter bitwise_srl bound to: 4'b0110 
	Parameter bitwise_sra bound to: 4'b0111 
	Parameter bitwise_or bound to: 4'b1000 
	Parameter bitwise_and bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LSU' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/LSU.sv:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LSU' (11#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/LSU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/dmem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'data.mem' is read successfully [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/dmem.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (12#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/dmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uartmux' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/uartmux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uartmux' (13#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/uartmux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:142]
WARNING: [Synth 8-6014] Unused sequential element inter_assert_reg was removed.  [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:46]
WARNING: [Synth 8-6014] Unused sequential element inter_assert_reg was removed.  [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:169]
WARNING: [Synth 8-87] always_comb on 'csr_rdata_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:126]
WARNING: [Synth 8-87] always_comb on 'csr_mip_wr_flag_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:143]
WARNING: [Synth 8-87] always_comb on 'csr_mie_wr_flag_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:144]
WARNING: [Synth 8-87] always_comb on 'csr_mstatus_wr_flag_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:145]
WARNING: [Synth 8-87] always_comb on 'csr_mcause_wr_flag_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:146]
WARNING: [Synth 8-87] always_comb on 'csr_mtvec_wr_flag_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:147]
WARNING: [Synth 8-3848] Net csr_pre_evec in module/entity csr does not have driver. [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'csr' (14#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mux3x1' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux_WB.sv:1]
INFO: [Synth 8-226] default block is never used [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux_WB.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mux3x1' (15#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux_WB.sv:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:2]
INFO: [Synth 8-226] default block is never used [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:65]
WARNING: [Synth 8-87] always_comb on 'write_en_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:28]
WARNING: [Synth 8-87] always_comb on 'read_en_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:29]
WARNING: [Synth 8-87] always_comb on 'sel_A_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:32]
WARNING: [Synth 8-87] always_comb on 'sel_B_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:33]
WARNING: [Synth 8-87] always_comb on 'PCen_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:34]
WARNING: [Synth 8-87] always_comb on 'alu_op_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:38]
WARNING: [Synth 8-87] always_comb on 'is_mret_reg' did not result in combinational logic [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'controller' (16#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/forward_unit.sv:2]
	Parameter Width bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net stall in module/entity forward_unit does not have driver. [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/forward_unit.sv:8]
WARNING: [Synth 8-3848] Net stall_MW in module/entity forward_unit does not have driver. [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/forward_unit.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (17#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/forward_unit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ctrl_buff' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/ctrl_buff.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_buff' (18#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/ctrl_buff.sv:1]
WARNING: [Synth 8-3848] Net resst in module/entity main does not have driver. [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/main.sv:139]
WARNING: [Synth 8-3848] Net uartout in module/entity main does not have driver. [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/main.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'main' (19#1) [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/main.sv:1]
WARNING: [Synth 8-3331] design forward_unit has unconnected port stall
WARNING: [Synth 8-3331] design forward_unit has unconnected port stall_MW
WARNING: [Synth 8-3331] design forward_unit has unconnected port reg_wrMW
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[31]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[30]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[29]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[28]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[27]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[26]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[25]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[14]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[13]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[12]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[11]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[10]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[9]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[8]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[7]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[6]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[5]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[4]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[3]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[2]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[1]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_FD[0]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[31]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[30]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[29]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[28]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[27]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[26]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[25]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[24]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[23]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[22]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[21]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[20]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[19]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[18]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[17]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[16]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[15]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[14]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[13]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[12]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[6]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[5]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[4]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[3]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[2]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[1]
WARNING: [Synth 8-3331] design forward_unit has unconnected port ir_EM[0]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[31]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[30]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[29]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[28]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[27]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[26]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[25]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[24]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[23]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[22]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[21]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[20]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[19]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[18]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[17]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[16]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[15]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[14]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[13]
WARNING: [Synth 8-3331] design csr has unconnected port csr_addr32[12]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[31]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[30]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[29]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[28]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[27]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[26]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[25]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[24]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[23]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[22]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[21]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[20]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[19]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[18]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[17]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[16]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[15]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[14]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[13]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[12]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[11]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port read_en
WARNING: [Synth 8-3331] design LSU has unconnected port dbus_addr[27]
WARNING: [Synth 8-3331] design LSU has unconnected port dbus_addr[26]
WARNING: [Synth 8-3331] design LSU has unconnected port dbus_addr[25]
WARNING: [Synth 8-3331] design LSU has unconnected port dbus_addr[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1276.246 ; gain = 122.648 ; free physical = 933 ; free virtual = 14231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1276.246 ; gain = 122.648 ; free physical = 935 ; free virtual = 14233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.250 ; gain = 130.652 ; free physical = 935 ; free virtual = 14233
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory_array" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/alu.sv:25]
INFO: [Synth 8-5546] ROM "csr_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wb_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "br_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_reg_rdpin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "is_mret" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_mret" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'csr_mie_wr_flag_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mstatus_wr_flag_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:145]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mip_wr_flag_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:143]
WARNING: [Synth 8-327] inferring latch for variable 'csr_rdata_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:126]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mtvec_wr_flag_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mcause_wr_flag_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv:146]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:38]
WARNING: [Synth 8-327] inferring latch for variable 'PCen_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'read_en_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'write_en_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'sel_A_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'sel_B_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'is_mret_reg' [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv:200]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1301.273 ; gain = 147.676 ; free physical = 907 ; free virtual = 14203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  23 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Adder4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
Module buff_sync 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module buff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
Module immediategeneration 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
Module branch_cond 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module uartmux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module mux3x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module ctrl_buff 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause_wr_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ctrl_buff/rd_enMW_reg was removed.  [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/ctrl_buff.sv:12]
WARNING: [Synth 8-6014] Unused sequential element ctrl_buff/csr_reg_rdpin_MW_reg was removed.  [/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/ctrl_buff.sv:14]
INFO: [Synth 8-5587] ROM size for "ctrlr/reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ctrlr/wb_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ctrlr/br_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrlr/csr_reg_rdpin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrlr/alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ctrlr/alu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ctrlr/write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrlr/sel_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrlr/is_mret" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[0][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[1][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[2][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[3][31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[3][30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[3][29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (reg_file/registers_reg[3][28]) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1850 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.609 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1410.617 ; gain = 257.012 ; free physical = 765 ; free virtual = 14066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1493.633 ; gain = 340.035 ; free physical = 738 ; free virtual = 14037
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/CEP/CEP.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1517.645 ; gain = 0.000 ; free physical = 726 ; free virtual = 14025
INFO: [Common 17-206] Exiting Vivado at Mon May  6 11:03:24 2024...
