# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/alu_golden/alu_pkg.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/alu_golden/alu.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/ram/sdp_ram_pkg.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/new/d_ff.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/alu_golden/comp_two.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/alu_golden/output_control.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/alu_golden/alu_top.vhd" \
"../../../../ALU-FSM.srcs/sources_1/new/alu_fsm.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/utils/level_synchronizer.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/utils/debouncer.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/utils/reset_synchronizer.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/utils/input_conditioning.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/ram/sdp_ram.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/ram/arbitered_ram.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/sseg/sseg_arbiter.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/sseg/sseg_controller.vhd" \
"../../../../ALU-FSM.srcs/sources_1/imports/rtl/alu_fsm_top.vhd" \
"../../../../ALU-FSM.srcs/sim_1/new/alu_fsm_top_test.vhd" \

# Do not sort compile order
nosort
