// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/08/2022 18:32:40"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLK_10M,
	ENC_ABS_HOME,
	ENC_360,
	VSYNC,
	DE,
	nReset,
	LAT,
	SCLK,
	GSCLK,
	TESTCLK,
	SDO_0_0,
	SDO_0_1,
	SDO_0_2,
	SDO_0_3,
	SDO_1_0,
	SDO_1_1,
	SDO_1_2,
	SDO_1_3,
	SDO_2_0,
	SDO_2_1,
	SDO_2_2,
	SDO_2_3,
	SDO_3_0,
	SDO_3_1,
	SDO_3_2,
	SDO_3_3,
	SDO_4_0,
	SDO_4_1,
	SDO_4_2,
	SDO_4_3,
	SDO_5_0,
	SDO_5_1,
	SDO_5_2,
	SDO_5_3,
	SDO_6_0,
	SDO_6_1,
	SDO_6_2,
	SDO_6_3,
	SDO_7_0,
	SDO_7_1,
	SDO_7_2,
	SDO_7_3,
	SDO_8_0,
	SDO_8_1,
	SDO_8_2,
	SDO_8_3,
	SDO_9_0,
	SDO_9_1,
	SDO_9_2,
	SDO_9_3,
	SDO_10_0,
	SDO_10_1,
	SDO_10_2,
	SDO_10_3,
	SDO_11_0,
	SDO_11_1,
	SDO_11_2,
	SDO_11_3,
	STATE_CHECK,
	SDRAM_ADDR,
	SDRAM_BA,
	SDRAM_CAS_N,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CS_N,
	SDRAM_DQ,
	SDRAM_DQM,
	SDRAM_RAS_N,
	SDRAM_WE_N);
input 	CLK_10M;
input 	ENC_ABS_HOME;
input 	ENC_360;
input 	VSYNC;
input 	DE;
input 	nReset;
output 	LAT;
output 	SCLK;
output 	GSCLK;
output 	TESTCLK;
output 	SDO_0_0;
output 	SDO_0_1;
output 	SDO_0_2;
output 	SDO_0_3;
output 	SDO_1_0;
output 	SDO_1_1;
output 	SDO_1_2;
output 	SDO_1_3;
output 	SDO_2_0;
output 	SDO_2_1;
output 	SDO_2_2;
output 	SDO_2_3;
output 	SDO_3_0;
output 	SDO_3_1;
output 	SDO_3_2;
output 	SDO_3_3;
output 	SDO_4_0;
output 	SDO_4_1;
output 	SDO_4_2;
output 	SDO_4_3;
output 	SDO_5_0;
output 	SDO_5_1;
output 	SDO_5_2;
output 	SDO_5_3;
output 	SDO_6_0;
output 	SDO_6_1;
output 	SDO_6_2;
output 	SDO_6_3;
output 	SDO_7_0;
output 	SDO_7_1;
output 	SDO_7_2;
output 	SDO_7_3;
output 	SDO_8_0;
output 	SDO_8_1;
output 	SDO_8_2;
output 	SDO_8_3;
output 	SDO_9_0;
output 	SDO_9_1;
output 	SDO_9_2;
output 	SDO_9_3;
output 	SDO_10_0;
output 	SDO_10_1;
output 	SDO_10_2;
output 	SDO_10_3;
output 	SDO_11_0;
output 	SDO_11_1;
output 	SDO_11_2;
output 	SDO_11_3;
output 	[3:0] STATE_CHECK;
output 	[12:0] SDRAM_ADDR;
output 	[1:0] SDRAM_BA;
output 	SDRAM_CAS_N;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CS_N;
inout 	[15:0] SDRAM_DQ;
output 	[1:0] SDRAM_DQM;
output 	SDRAM_RAS_N;
output 	SDRAM_WE_N;

// Design Ports Information
// ENC_ABS_HOME	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENC_360	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LAT	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCLK	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSCLK	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TESTCLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][3]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][0]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][3]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][0]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][2]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][0]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][1]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][2]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][3]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][0]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][1]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][2]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][3]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][0]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][1]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][2]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][3]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][0]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][1]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][2]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][3]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][0]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][1]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][2]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][3]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][0]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][1]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][2]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][3]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][0]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][1]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][2]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][0]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][1]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][2]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][3]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[2]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[1]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[4]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[6]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[7]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[8]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[9]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[11]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_ADDR[12]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_BA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_BA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CAS_N	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CKE	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CLK	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_CS_N	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQM[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQM[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_RAS_N	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_WE_N	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[0]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[2]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[3]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[4]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[5]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[6]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[7]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[8]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[9]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[10]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[11]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[12]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[13]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[14]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDRAM_DQ[15]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// nReset	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_10M	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VSYNC	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DE	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VOXEL_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ENC_ABS_HOME~input_o ;
wire \ENC_360~input_o ;
wire \SDRAM_DQ[0]~input_o ;
wire \SDRAM_DQ[1]~input_o ;
wire \SDRAM_DQ[2]~input_o ;
wire \SDRAM_DQ[3]~input_o ;
wire \SDRAM_DQ[4]~input_o ;
wire \SDRAM_DQ[5]~input_o ;
wire \SDRAM_DQ[6]~input_o ;
wire \SDRAM_DQ[7]~input_o ;
wire \SDRAM_DQ[8]~input_o ;
wire \SDRAM_DQ[9]~input_o ;
wire \SDRAM_DQ[10]~input_o ;
wire \SDRAM_DQ[11]~input_o ;
wire \SDRAM_DQ[12]~input_o ;
wire \SDRAM_DQ[13]~input_o ;
wire \SDRAM_DQ[14]~input_o ;
wire \SDRAM_DQ[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \CLK_10M~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \sdram|new_sdram_controller_0|Add0~0_combout ;
wire \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \nReset~input_o ;
wire \nReset~inputclkctrl_outclk ;
wire \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \sdram|new_sdram_controller_0|Add0~1 ;
wire \sdram|new_sdram_controller_0|Add0~2_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~7_combout ;
wire \sdram|new_sdram_controller_0|Add0~3 ;
wire \sdram|new_sdram_controller_0|Add0~4_combout ;
wire \sdram|new_sdram_controller_0|Add0~5 ;
wire \sdram|new_sdram_controller_0|Add0~6_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter[3]~12_combout ;
wire \sdram|new_sdram_controller_0|Add0~7 ;
wire \sdram|new_sdram_controller_0|Add0~8_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~6_combout ;
wire \sdram|new_sdram_controller_0|Equal0~2_combout ;
wire \sdram|new_sdram_controller_0|Add0~9 ;
wire \sdram|new_sdram_controller_0|Add0~10_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~5_combout ;
wire \sdram|new_sdram_controller_0|Add0~11 ;
wire \sdram|new_sdram_controller_0|Add0~12_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~4_combout ;
wire \sdram|new_sdram_controller_0|Add0~13 ;
wire \sdram|new_sdram_controller_0|Add0~14_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~3_combout ;
wire \sdram|new_sdram_controller_0|Add0~15 ;
wire \sdram|new_sdram_controller_0|Add0~16_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter[8]~10_combout ;
wire \sdram|new_sdram_controller_0|Equal0~1_combout ;
wire \sdram|new_sdram_controller_0|Add0~17 ;
wire \sdram|new_sdram_controller_0|Add0~18_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter[9]~9_combout ;
wire \sdram|new_sdram_controller_0|Add0~19 ;
wire \sdram|new_sdram_controller_0|Add0~20_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~2_combout ;
wire \sdram|new_sdram_controller_0|Add0~21 ;
wire \sdram|new_sdram_controller_0|Add0~22_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~1_combout ;
wire \sdram|new_sdram_controller_0|Add0~23 ;
wire \sdram|new_sdram_controller_0|Add0~24_combout ;
wire \sdram|new_sdram_controller_0|refresh_counter~0_combout ;
wire \sdram|new_sdram_controller_0|Equal0~0_combout ;
wire \sdram|new_sdram_controller_0|Equal0~3_combout ;
wire \sdram|new_sdram_controller_0|i_next.000~0_combout ;
wire \sdram|new_sdram_controller_0|i_next.000~q ;
wire \sdram|new_sdram_controller_0|Selector7~0_combout ;
wire \sdram|new_sdram_controller_0|i_state.000~q ;
wire \sdram|new_sdram_controller_0|Selector6~0_combout ;
wire \sdram|new_sdram_controller_0|Selector5~0_combout ;
wire \sdram|new_sdram_controller_0|Selector4~0_combout ;
wire \sdram|new_sdram_controller_0|Selector4~1_combout ;
wire \sdram|new_sdram_controller_0|Selector18~1_combout ;
wire \sdram|new_sdram_controller_0|Selector16~0_combout ;
wire \sdram|new_sdram_controller_0|Selector8~0_combout ;
wire \sdram|new_sdram_controller_0|i_state.001~q ;
wire \sdram|new_sdram_controller_0|Selector16~1_combout ;
wire \sdram|new_sdram_controller_0|i_next.010~q ;
wire \sdram|new_sdram_controller_0|Selector9~0_combout ;
wire \sdram|new_sdram_controller_0|i_state.010~q ;
wire \sdram|new_sdram_controller_0|i_count[0]~3_combout ;
wire \sdram|new_sdram_controller_0|WideOr6~0_combout ;
wire \sdram|new_sdram_controller_0|i_count[0]~4_combout ;
wire \sdram|new_sdram_controller_0|i_count[1]~1_combout ;
wire \sdram|new_sdram_controller_0|i_count[1]~2_combout ;
wire \sdram|new_sdram_controller_0|Selector13~0_combout ;
wire \sdram|new_sdram_controller_0|Selector13~1_combout ;
wire \sdram|new_sdram_controller_0|Selector18~0_combout ;
wire \sdram|new_sdram_controller_0|Selector18~2_combout ;
wire \sdram|new_sdram_controller_0|i_next.111~q ;
wire \sdram|new_sdram_controller_0|Selector12~0_combout ;
wire \sdram|new_sdram_controller_0|i_state.111~q ;
wire \sdram|new_sdram_controller_0|Selector10~0_combout ;
wire \sdram|new_sdram_controller_0|Selector10~1_combout ;
wire \sdram|new_sdram_controller_0|i_state.011~q ;
wire \sdram|new_sdram_controller_0|i_count[0]~0_combout ;
wire \sdram|new_sdram_controller_0|Selector17~0_combout ;
wire \sdram|new_sdram_controller_0|i_next.101~q ;
wire \sdram|new_sdram_controller_0|i_state.101~0_combout ;
wire \sdram|new_sdram_controller_0|i_state.101~q ;
wire \sdram|new_sdram_controller_0|init_done~0_combout ;
wire \sdram|new_sdram_controller_0|init_done~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \state~44_combout ;
wire \state.00000000000000000000000000000001~q ;
wire \init~0_combout ;
wire \init~q ;
wire \state~43_combout ;
wire \state.00000000000000000000000000000010~q ;
wire \Add3~62_combout ;
wire \daisy_num~0_combout ;
wire \daisy_num~1_combout ;
wire \Add3~63 ;
wire \Add3~64_combout ;
wire \Add3~156_combout ;
wire \Add3~65 ;
wire \Add3~66_combout ;
wire \Add3~155_combout ;
wire \Add3~67 ;
wire \Add3~68_combout ;
wire \Add3~154_combout ;
wire \Add3~69 ;
wire \Add3~70_combout ;
wire \Add3~153_combout ;
wire \Add3~71 ;
wire \Add3~72_combout ;
wire \Add3~152_combout ;
wire \Add3~73 ;
wire \Add3~74_combout ;
wire \Add3~151_combout ;
wire \Add3~75 ;
wire \Add3~76_combout ;
wire \Add3~150_combout ;
wire \Add3~77 ;
wire \Add3~78_combout ;
wire \Add3~149_combout ;
wire \Add3~79 ;
wire \Add3~80_combout ;
wire \Add3~148_combout ;
wire \Add3~81 ;
wire \Add3~82_combout ;
wire \Add3~147_combout ;
wire \Add3~83 ;
wire \Add3~84_combout ;
wire \Add3~146_combout ;
wire \Add3~85 ;
wire \Add3~86_combout ;
wire \Add3~145_combout ;
wire \Add3~87 ;
wire \Add3~88_combout ;
wire \Add3~144_combout ;
wire \Add3~89 ;
wire \Add3~90_combout ;
wire \Add3~143_combout ;
wire \Add3~91 ;
wire \Add3~92_combout ;
wire \Add3~142_combout ;
wire \Add3~93 ;
wire \Add3~94_combout ;
wire \Add3~141_combout ;
wire \Add3~95 ;
wire \Add3~96_combout ;
wire \Add3~140_combout ;
wire \Add3~97 ;
wire \Add3~98_combout ;
wire \Add3~139_combout ;
wire \Add3~99 ;
wire \Add3~100_combout ;
wire \Add3~138_combout ;
wire \Add3~101 ;
wire \Add3~102_combout ;
wire \Add3~137_combout ;
wire \Equal8~4_combout ;
wire \Add3~103 ;
wire \Add3~104_combout ;
wire \Add3~136_combout ;
wire \Add3~105 ;
wire \Add3~106_combout ;
wire \Add3~135_combout ;
wire \Add3~107 ;
wire \Add3~108_combout ;
wire \Add3~134_combout ;
wire \Add3~109 ;
wire \Add3~110_combout ;
wire \Add3~133_combout ;
wire \Equal8~3_combout ;
wire \Equal8~6_combout ;
wire \Equal8~5_combout ;
wire \Equal8~8_combout ;
wire \Equal8~7_combout ;
wire \Equal8~9_combout ;
wire \Add3~111 ;
wire \Add3~112_combout ;
wire \Add3~130_combout ;
wire \Add3~113 ;
wire \Add3~114_combout ;
wire \Add3~129_combout ;
wire \Add3~115 ;
wire \Add3~116_combout ;
wire \Add3~132_combout ;
wire \Add3~117 ;
wire \Add3~118_combout ;
wire \Add3~131_combout ;
wire \Add3~119 ;
wire \Add3~120_combout ;
wire \Add3~128_combout ;
wire \Add3~121 ;
wire \Add3~122_combout ;
wire \Add3~127_combout ;
wire \Add3~123 ;
wire \Add3~124_combout ;
wire \Add3~126_combout ;
wire \Equal8~0_combout ;
wire \Equal8~1_combout ;
wire \Equal8~2_combout ;
wire \Equal8~10_combout ;
wire \state~40_combout ;
wire \state.00000000000000000000000000001011~q ;
wire \state~46_combout ;
wire \state.00000000000000000000000000000011~q ;
wire \WideOr2~0_combout ;
wire \SDO[11][0]~0_combout ;
wire \state.00000000000000000000000000001010~q ;
wire \Add2~0_combout ;
wire \bit_num~0_combout ;
wire \bit_num[0]~1_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Selector32~0_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Selector31~0_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Selector30~0_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Selector29~0_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Selector28~0_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Selector27~0_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Selector26~0_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \bit_num~3_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \bit_num~2_combout ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Selector23~0_combout ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Selector22~0_combout ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \Selector21~0_combout ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \Selector20~0_combout ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Selector19~0_combout ;
wire \Equal7~6_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \Selector18~0_combout ;
wire \Add2~31 ;
wire \Add2~32_combout ;
wire \Selector17~0_combout ;
wire \Add2~33 ;
wire \Add2~34_combout ;
wire \Selector16~0_combout ;
wire \Add2~35 ;
wire \Add2~36_combout ;
wire \Selector15~0_combout ;
wire \Equal7~5_combout ;
wire \Equal7~7_combout ;
wire \Equal7~9_combout ;
wire \Add2~37 ;
wire \Add2~38_combout ;
wire \Selector14~0_combout ;
wire \Add2~39 ;
wire \Add2~40_combout ;
wire \Selector13~0_combout ;
wire \Add2~41 ;
wire \Add2~42_combout ;
wire \Selector12~0_combout ;
wire \Add2~43 ;
wire \Add2~44_combout ;
wire \Selector11~0_combout ;
wire \Equal7~3_combout ;
wire \Add2~45 ;
wire \Add2~46_combout ;
wire \Selector10~0_combout ;
wire \Add2~47 ;
wire \Add2~48_combout ;
wire \Selector9~0_combout ;
wire \Add2~49 ;
wire \Add2~50_combout ;
wire \Selector8~0_combout ;
wire \Add2~51 ;
wire \Add2~52_combout ;
wire \Selector7~0_combout ;
wire \Equal7~2_combout ;
wire \Add2~53 ;
wire \Add2~54_combout ;
wire \Selector6~0_combout ;
wire \Add2~55 ;
wire \Add2~56_combout ;
wire \Selector5~0_combout ;
wire \Add2~57 ;
wire \Add2~58_combout ;
wire \Selector4~0_combout ;
wire \Add2~59 ;
wire \Add2~60_combout ;
wire \Selector3~0_combout ;
wire \Add2~61 ;
wire \Add2~62_combout ;
wire \Selector2~0_combout ;
wire \Equal7~0_combout ;
wire \Equal7~1_combout ;
wire \Equal7~4_combout ;
wire \Equal7~8_combout ;
wire \Equal7~10_combout ;
wire \state~41_combout ;
wire \state~42_combout ;
wire \state.00000000000000000000000000000000~q ;
wire \Selector1~0_combout ;
wire \Selector602~0_combout ;
wire \Selector602~1_combout ;
wire \need_new_slice~q ;
wire \read_request~0_combout ;
wire \read_request~q ;
wire \m_state[1]~4_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ;
wire \m_state[1]~2_combout ;
wire \m_state[0]~3_combout ;
wire \Equal6~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ;
wire \sdram|new_sdram_controller_0|active_rnw~feeder_combout ;
wire \sdram|new_sdram_controller_0|WideOr9~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ;
wire \sdram|new_sdram_controller_0|active_cs_n~0_combout ;
wire \sdram|new_sdram_controller_0|active_cs_n~1_combout ;
wire \sdram|new_sdram_controller_0|active_cs_n~q ;
wire \writeAddress[0]~28_combout ;
wire \writeAddress[20]~78_combout ;
wire \VSYNC~input_o ;
wire \writeAddress[20]~48_combout ;
wire \writeAddress[0]~29 ;
wire \writeAddress[1]~30_combout ;
wire \writeAddress[1]~31 ;
wire \writeAddress[2]~32_combout ;
wire \writeAddress[2]~33 ;
wire \writeAddress[3]~34_combout ;
wire \writeAddress[3]~35 ;
wire \writeAddress[4]~36_combout ;
wire \writeAddress[4]~37 ;
wire \writeAddress[5]~38_combout ;
wire \writeAddress[5]~39 ;
wire \writeAddress[6]~40_combout ;
wire \writeAddress[6]~41 ;
wire \writeAddress[7]~42_combout ;
wire \writeAddress[7]~43 ;
wire \writeAddress[8]~44_combout ;
wire \writeAddress[8]~45 ;
wire \writeAddress[9]~46_combout ;
wire \writeAddress[9]~47 ;
wire \writeAddress[10]~49_combout ;
wire \writeAddress[10]~50 ;
wire \writeAddress[11]~51_combout ;
wire \writeAddress[11]~52 ;
wire \writeAddress[12]~53_combout ;
wire \writeAddress[12]~54 ;
wire \writeAddress[13]~55_combout ;
wire \writeAddress[13]~56 ;
wire \writeAddress[14]~57_combout ;
wire \writeAddress[14]~58 ;
wire \writeAddress[15]~59_combout ;
wire \writeAddress[15]~60 ;
wire \writeAddress[16]~61_combout ;
wire \writeAddress[16]~62 ;
wire \writeAddress[17]~63_combout ;
wire \writeAddress[17]~64 ;
wire \writeAddress[18]~65_combout ;
wire \writeAddress[18]~66 ;
wire \writeAddress[19]~67_combout ;
wire \writeAddress[19]~68 ;
wire \writeAddress[20]~69_combout ;
wire \writeAddress[20]~70 ;
wire \writeAddress[21]~71_combout ;
wire \writeAddress[21]~72 ;
wire \writeAddress[22]~73_combout ;
wire \Address[22]~13_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout ;
wire \Address[21]~14_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout ;
wire \sdram|new_sdram_controller_0|pending~8_combout ;
wire \Address[16]~7_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout ;
wire \Address[15]~8_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout ;
wire \sdram|new_sdram_controller_0|pending~5_combout ;
wire \Address[19]~12_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout ;
wire \Address[20]~11_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout ;
wire \sdram|new_sdram_controller_0|pending~7_combout ;
wire \Address[18]~9_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout ;
wire \Address[17]~10_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout ;
wire \sdram|new_sdram_controller_0|pending~6_combout ;
wire \sdram|new_sdram_controller_0|pending~9_combout ;
wire \sdram|new_sdram_controller_0|pending~10_combout ;
wire \sdram|new_sdram_controller_0|m_next~20_combout ;
wire \sdram|new_sdram_controller_0|m_next~19_combout ;
wire \sdram|new_sdram_controller_0|Selector29~0_combout ;
wire \sdram|new_sdram_controller_0|m_state.000100000~q ;
wire \sdram|new_sdram_controller_0|Selector30~0_combout ;
wire \sdram|new_sdram_controller_0|Selector30~1_combout ;
wire \sdram|new_sdram_controller_0|m_state.001000000~q ;
wire \sdram|new_sdram_controller_0|Selector33~1_combout ;
wire \sdram|new_sdram_controller_0|Selector38~0_combout ;
wire \sdram|new_sdram_controller_0|Selector36~0_combout ;
wire \sdram|new_sdram_controller_0|Selector36~1_combout ;
wire \sdram|new_sdram_controller_0|m_next.010000000~q ;
wire \sdram|new_sdram_controller_0|Selector31~0_combout ;
wire \sdram|new_sdram_controller_0|m_state.010000000~q ;
wire \sdram|new_sdram_controller_0|Selector23~0_combout ;
wire \sdram|new_sdram_controller_0|ack_refresh_request~q ;
wire \sdram|new_sdram_controller_0|refresh_request~0_combout ;
wire \sdram|new_sdram_controller_0|refresh_request~q ;
wire \sdram|new_sdram_controller_0|Selector32~0_combout ;
wire \sdram|new_sdram_controller_0|Selector32~1_combout ;
wire \sdram|new_sdram_controller_0|m_state.100000000~q ;
wire \sdram|new_sdram_controller_0|active_rnw~1_combout ;
wire \sdram|new_sdram_controller_0|Selector33~0_combout ;
wire \sdram|new_sdram_controller_0|active_rnw~0_combout ;
wire \sdram|new_sdram_controller_0|active_rnw~2_combout ;
wire \sdram|new_sdram_controller_0|active_rnw~q ;
wire \sdram|new_sdram_controller_0|Selector34~2_combout ;
wire \sdram|new_sdram_controller_0|Selector34~3_combout ;
wire \sdram|new_sdram_controller_0|Selector34~4_combout ;
wire \sdram|new_sdram_controller_0|Selector34~5_combout ;
wire \sdram|new_sdram_controller_0|m_next.000001000~q ;
wire \sdram|new_sdram_controller_0|Selector27~0_combout ;
wire \sdram|new_sdram_controller_0|Selector27~2_combout ;
wire \sdram|new_sdram_controller_0|Selector27~3_combout ;
wire \sdram|new_sdram_controller_0|Selector27~5_combout ;
wire \sdram|new_sdram_controller_0|Selector27~6_combout ;
wire \sdram|new_sdram_controller_0|Selector27~4_combout ;
wire \sdram|new_sdram_controller_0|Selector27~7_combout ;
wire \sdram|new_sdram_controller_0|m_state.000001000~q ;
wire \sdram|new_sdram_controller_0|Selector34~6_combout ;
wire \sdram|new_sdram_controller_0|Selector26~0_combout ;
wire \sdram|new_sdram_controller_0|Selector26~1_combout ;
wire \sdram|new_sdram_controller_0|Selector26~2_combout ;
wire \sdram|new_sdram_controller_0|m_state.000000100~q ;
wire \sdram|new_sdram_controller_0|Selector27~1_combout ;
wire \sdram|new_sdram_controller_0|Selector35~0_combout ;
wire \sdram|new_sdram_controller_0|m_next.000010000~q ;
wire \sdram|new_sdram_controller_0|Selector28~0_combout ;
wire \sdram|new_sdram_controller_0|m_state.000010000~q ;
wire \sdram|new_sdram_controller_0|Selector38~3_combout ;
wire \sdram|new_sdram_controller_0|Selector38~4_combout ;
wire \sdram|new_sdram_controller_0|Selector38~5_combout ;
wire \sdram|new_sdram_controller_0|Selector38~1_combout ;
wire \sdram|new_sdram_controller_0|Selector39~1_combout ;
wire \sdram|new_sdram_controller_0|Selector39~2_combout ;
wire \sdram|new_sdram_controller_0|m_addr[7]~1_combout ;
wire \sdram|new_sdram_controller_0|Selector39~0_combout ;
wire \sdram|new_sdram_controller_0|Selector39~3_combout ;
wire \sdram|new_sdram_controller_0|Selector38~2_combout ;
wire \sdram|new_sdram_controller_0|Selector38~6_combout ;
wire \sdram|new_sdram_controller_0|Selector24~0_combout ;
wire \sdram|new_sdram_controller_0|Selector33~2_combout ;
wire \sdram|new_sdram_controller_0|Selector33~3_combout ;
wire \sdram|new_sdram_controller_0|Selector33~4_combout ;
wire \sdram|new_sdram_controller_0|m_next.000000001~q ;
wire \sdram|new_sdram_controller_0|Selector24~1_combout ;
wire \sdram|new_sdram_controller_0|Selector24~2_combout ;
wire \sdram|new_sdram_controller_0|m_state.000000001~q ;
wire \sdram|new_sdram_controller_0|Selector25~4_combout ;
wire \sdram|new_sdram_controller_0|Selector41~1_combout ;
wire \sdram|new_sdram_controller_0|Selector41~2_combout ;
wire \sdram|new_sdram_controller_0|f_pop~q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ;
wire \Address[14]~5_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout ;
wire \Address[13]~6_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout ;
wire \sdram|new_sdram_controller_0|pending~3_combout ;
wire \Address[9]~0_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout ;
wire \sdram|new_sdram_controller_0|pending~0_combout ;
wire \Address[10]~2_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout ;
wire \writeAddress[22]~74 ;
wire \writeAddress[23]~75_combout ;
wire \Address[23]~1_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout ;
wire \sdram|new_sdram_controller_0|pending~1_combout ;
wire \Address[12]~3_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout ;
wire \Address[11]~4_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout ;
wire \sdram|new_sdram_controller_0|pending~2_combout ;
wire \sdram|new_sdram_controller_0|pending~4_combout ;
wire \sdram|new_sdram_controller_0|Selector41~0_combout ;
wire \sdram|new_sdram_controller_0|f_select~combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout ;
wire \sdram|new_sdram_controller_0|Selector25~5_combout ;
wire \sdram|new_sdram_controller_0|m_state.000000010~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \DE~input_o ;
wire \refreshCnt~0_combout ;
wire \writeAddress[20]~77_combout ;
wire \refreshCnt~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout ;
wire \sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector115~0_combout ;
wire \sdram|new_sdram_controller_0|m_data[1]~0_combout ;
wire \sdram|new_sdram_controller_0|Selector115~1_combout ;
wire \sdram|new_sdram_controller_0|always5~0_combout ;
wire \sdram|new_sdram_controller_0|oe~q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout ;
wire \sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector114~0_combout ;
wire \sdram|new_sdram_controller_0|Selector114~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout ;
wire \sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector113~0_combout ;
wire \sdram|new_sdram_controller_0|Selector113~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_2_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout ;
wire \sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector112~0_combout ;
wire \sdram|new_sdram_controller_0|Selector112~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_3_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout ;
wire \sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector111~0_combout ;
wire \sdram|new_sdram_controller_0|Selector111~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_4_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout ;
wire \sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector110~0_combout ;
wire \sdram|new_sdram_controller_0|Selector110~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_5_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout ;
wire \sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector109~0_combout ;
wire \sdram|new_sdram_controller_0|Selector109~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_6_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout ;
wire \sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector108~0_combout ;
wire \sdram|new_sdram_controller_0|Selector108~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_7_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout ;
wire \sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector107~0_combout ;
wire \sdram|new_sdram_controller_0|Selector107~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_8_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout ;
wire \sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector106~0_combout ;
wire \sdram|new_sdram_controller_0|Selector106~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_9_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout ;
wire \sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector105~0_combout ;
wire \sdram|new_sdram_controller_0|Selector105~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_10_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout ;
wire \sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector104~0_combout ;
wire \sdram|new_sdram_controller_0|Selector104~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_11_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout ;
wire \sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector103~0_combout ;
wire \sdram|new_sdram_controller_0|Selector103~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_12_q ;
wire \sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout ;
wire \sdram|new_sdram_controller_0|Selector102~0_combout ;
wire \sdram|new_sdram_controller_0|Selector102~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_13_q ;
wire \sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout ;
wire \sdram|new_sdram_controller_0|Selector101~0_combout ;
wire \sdram|new_sdram_controller_0|Selector101~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_14_q ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout ;
wire \sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1_q ;
wire \sdram|new_sdram_controller_0|Selector100~0_combout ;
wire \sdram|new_sdram_controller_0|Selector100~1_combout ;
wire \sdram|new_sdram_controller_0|oe~_Duplicate_15_q ;
wire \Selector0~0_combout ;
wire \LAT~reg0_q ;
wire \Selector1~1_combout ;
wire \SCLK~reg0_q ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Mux3~95_combout ;
wire \data[104]~0_combout ;
wire \data[104]~1_combout ;
wire \state~45_combout ;
wire \Selector506~0_combout ;
wire \Selector600~0_combout ;
wire \Mux3~94_combout ;
wire \Mux3~96_combout ;
wire \Mux3~59_combout ;
wire \Mux3~102_combout ;
wire \Mux3~103_combout ;
wire \Mux3~97_combout ;
wire \Mux3~98_combout ;
wire \Mux3~99_combout ;
wire \Mux3~100_combout ;
wire \Mux3~101_combout ;
wire \Mux3~104_combout ;
wire \Mux3~55_combout ;
wire \Mux3~56_combout ;
wire \Mux3~54_combout ;
wire \Mux3~57_combout ;
wire \Mux3~39_combout ;
wire \Mux3~40_combout ;
wire \Mux3~41_combout ;
wire \Mux3~42_combout ;
wire \Mux3~51_combout ;
wire \Mux3~49_combout ;
wire \Mux3~50_combout ;
wire \Mux3~48_combout ;
wire \Mux3~52_combout ;
wire \Mux3~44_combout ;
wire \Mux3~45_combout ;
wire \Mux3~46_combout ;
wire \Mux3~43_combout ;
wire \Mux3~47_combout ;
wire \Mux3~53_combout ;
wire \Mux3~58_combout ;
wire \Mux3~87_combout ;
wire \Mux3~85_combout ;
wire \Mux3~86_combout ;
wire \Mux3~84_combout ;
wire \Mux3~88_combout ;
wire \Mux3~82_combout ;
wire \Mux3~83_combout ;
wire \Mux3~89_combout ;
wire \Mux3~90_combout ;
wire \Mux3~91_combout ;
wire \Mux3~79_combout ;
wire \Mux3~78_combout ;
wire \Mux3~80_combout ;
wire \Mux3~81_combout ;
wire \Mux3~92_combout ;
wire \Mux3~75_combout ;
wire \Mux3~71_combout ;
wire \Mux3~73_combout ;
wire \Mux3~72_combout ;
wire \Mux3~74_combout ;
wire \Mux3~76_combout ;
wire \Mux3~68_combout ;
wire \Mux3~66_combout ;
wire \Mux3~67_combout ;
wire \Mux3~69_combout ;
wire \Mux3~62_combout ;
wire \Mux3~63_combout ;
wire \Mux3~64_combout ;
wire \Mux3~65_combout ;
wire \Mux3~70_combout ;
wire \Mux3~111_combout ;
wire \Mux3~60_combout ;
wire \Mux3~112_combout ;
wire \Mux3~61_combout ;
wire \Mux3~77_combout ;
wire \Mux3~93_combout ;
wire \Mux3~105_combout ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \Mux3~14_combout ;
wire \Selector253~0_combout ;
wire \Mux3~13_combout ;
wire \Mux3~15_combout ;
wire \Mux3~9_combout ;
wire \Mux3~10_combout ;
wire \Mux3~11_combout ;
wire \Mux3~12_combout ;
wire \Mux3~16_combout ;
wire \Mux3~17_combout ;
wire \Mux3~18_combout ;
wire \Mux3~19_combout ;
wire \Mux3~27_combout ;
wire \Mux3~28_combout ;
wire \Mux3~25_combout ;
wire \Mux3~24_combout ;
wire \Mux3~26_combout ;
wire \Mux3~29_combout ;
wire \Mux3~31_combout ;
wire \Mux3~30_combout ;
wire \Mux3~32_combout ;
wire \Mux3~33_combout ;
wire \Mux3~21_combout ;
wire \Mux3~22_combout ;
wire \Mux3~20_combout ;
wire \Mux3~23_combout ;
wire \Mux3~34_combout ;
wire \Mux3~35_combout ;
wire \Mux3~36_combout ;
wire \Mux3~37_combout ;
wire \Mux3~38_combout ;
wire \Mux3~106_combout ;
wire \Mux3~107_combout ;
wire \Mux3~108_combout ;
wire \Mux3~109_combout ;
wire \Mux3~5_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~113_combout ;
wire \Mux3~114_combout ;
wire \Mux3~4_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~6_combout ;
wire \Mux3~110_combout ;
wire \SDO[11][0]~reg0feeder_combout ;
wire \SDO[11][0]~reg0_q ;
wire \SDO[11][1]~reg0feeder_combout ;
wire \SDO[11][1]~reg0_q ;
wire \SDO[11][2]~reg0feeder_combout ;
wire \SDO[11][2]~reg0_q ;
wire \SDO[11][3]~reg0_q ;
wire \sdram|new_sdram_controller_0|m_addr[7]~0_combout ;
wire \Address[0]~15_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16_combout ;
wire \sdram|new_sdram_controller_0|Selector97~0_combout ;
wire \sdram|new_sdram_controller_0|Selector97~1_combout ;
wire \sdram|new_sdram_controller_0|m_addr[7]~2_combout ;
wire \Address[1]~16_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17_combout ;
wire \sdram|new_sdram_controller_0|Selector96~0_combout ;
wire \sdram|new_sdram_controller_0|Selector96~1_combout ;
wire \Address[2]~17_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18_combout ;
wire \sdram|new_sdram_controller_0|Selector95~0_combout ;
wire \sdram|new_sdram_controller_0|Selector95~1_combout ;
wire \Address[3]~18_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19_combout ;
wire \sdram|new_sdram_controller_0|Selector94~0_combout ;
wire \sdram|new_sdram_controller_0|Selector94~1_combout ;
wire \Address[4]~19_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20_combout ;
wire \sdram|new_sdram_controller_0|Selector93~0_combout ;
wire \sdram|new_sdram_controller_0|Selector93~1_combout ;
wire \Address[5]~20_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21_combout ;
wire \sdram|new_sdram_controller_0|Selector92~0_combout ;
wire \sdram|new_sdram_controller_0|Selector92~1_combout ;
wire \Address[6]~21_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22_combout ;
wire \sdram|new_sdram_controller_0|Selector91~0_combout ;
wire \sdram|new_sdram_controller_0|Selector91~1_combout ;
wire \Address[7]~22_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23_combout ;
wire \sdram|new_sdram_controller_0|Selector90~0_combout ;
wire \sdram|new_sdram_controller_0|Selector90~1_combout ;
wire \Address[8]~23_combout ;
wire \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24_combout ;
wire \sdram|new_sdram_controller_0|Selector89~0_combout ;
wire \sdram|new_sdram_controller_0|Selector89~1_combout ;
wire \sdram|new_sdram_controller_0|Selector88~2_combout ;
wire \sdram|new_sdram_controller_0|Selector88~3_combout ;
wire \sdram|new_sdram_controller_0|Selector87~2_combout ;
wire \sdram|new_sdram_controller_0|Selector87~3_combout ;
wire \sdram|new_sdram_controller_0|Selector86~2_combout ;
wire \sdram|new_sdram_controller_0|Selector86~3_combout ;
wire \sdram|new_sdram_controller_0|Selector85~2_combout ;
wire \sdram|new_sdram_controller_0|Selector85~3_combout ;
wire \sdram|new_sdram_controller_0|Selector99~0_combout ;
wire \sdram|new_sdram_controller_0|WideOr16~0_combout ;
wire \sdram|new_sdram_controller_0|Selector98~0_combout ;
wire \sdram|new_sdram_controller_0|Selector2~0_combout ;
wire \sdram|new_sdram_controller_0|Selector2~1_combout ;
wire \sdram|new_sdram_controller_0|Selector21~0_combout ;
wire \sdram|new_sdram_controller_0|Selector21~1_combout ;
wire \sdram|new_sdram_controller_0|Selector0~0_combout ;
wire \sdram|new_sdram_controller_0|Selector19~0_combout ;
wire \sdram|new_sdram_controller_0|Selector19~2_combout ;
wire \sdram|new_sdram_controller_0|Selector19~1_combout ;
wire \sdram|new_sdram_controller_0|Selector19~3_combout ;
wire \sdram|new_sdram_controller_0|Selector3~0_combout ;
wire \sdram|new_sdram_controller_0|Selector3~1_combout ;
wire \sdram|new_sdram_controller_0|Selector22~0_combout ;
wire \sdram|new_sdram_controller_0|Selector22~1_combout ;
wire [12:0] \sdram|new_sdram_controller_0|i_addr ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [12:0] \sdram|new_sdram_controller_0|m_addr ;
wire [31:0] bit_num;
wire [2:0] \sdram|new_sdram_controller_0|m_count ;
wire [15:0] \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] daisy_num;
wire [9:0] \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] m_state;
wire [9:0] \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [8:0] \hdmi|dcfifo_component|auto_generated|ram_address_b ;
wire [23:0] writeAddress;
wire [8:0] \hdmi|dcfifo_component|auto_generated|ram_address_a ;
wire [2:0] refreshCnt;
wire [1:0] \sdram|new_sdram_controller_0|m_bank ;
wire [3:0] \sdram|new_sdram_controller_0|m_cmd ;
wire [768:0] data;
wire [23:0] \sdram|new_sdram_controller_0|active_addr ;
wire [1:0] \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries ;
wire [42:0] \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 ;
wire [2:0] \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [42:0] \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 ;
wire [3:0] \sdram|new_sdram_controller_0|i_cmd ;
wire [1:0] \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [2:0] \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [12:0] \sdram|new_sdram_controller_0|refresh_counter ;
wire [2:0] \sdram|new_sdram_controller_0|i_count ;
wire [15:0] \sdram|new_sdram_controller_0|active_data ;
wire [2:0] \sdram|new_sdram_controller_0|i_refs ;
wire [9:0] \hdmi|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \hdmi|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [9:0] \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [9:0] \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [15:0] \sdram|new_sdram_controller_0|m_data ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \LAT~output (
	.i(\LAT~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LAT),
	.obar());
// synopsys translate_off
defparam \LAT~output .bus_hold = "false";
defparam \LAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \SCLK~output (
	.i(\SCLK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GSCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSCLK),
	.obar());
// synopsys translate_off
defparam \GSCLK~output .bus_hold = "false";
defparam \GSCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \TESTCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TESTCLK),
	.obar());
// synopsys translate_off
defparam \TESTCLK~output .bus_hold = "false";
defparam \TESTCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \SDO[0][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_0),
	.obar());
// synopsys translate_off
defparam \SDO[0][0]~output .bus_hold = "false";
defparam \SDO[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \SDO[0][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_1),
	.obar());
// synopsys translate_off
defparam \SDO[0][1]~output .bus_hold = "false";
defparam \SDO[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \SDO[0][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_2),
	.obar());
// synopsys translate_off
defparam \SDO[0][2]~output .bus_hold = "false";
defparam \SDO[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \SDO[0][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_0_3),
	.obar());
// synopsys translate_off
defparam \SDO[0][3]~output .bus_hold = "false";
defparam \SDO[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \SDO[1][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_0),
	.obar());
// synopsys translate_off
defparam \SDO[1][0]~output .bus_hold = "false";
defparam \SDO[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \SDO[1][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_1),
	.obar());
// synopsys translate_off
defparam \SDO[1][1]~output .bus_hold = "false";
defparam \SDO[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \SDO[1][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_2),
	.obar());
// synopsys translate_off
defparam \SDO[1][2]~output .bus_hold = "false";
defparam \SDO[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \SDO[1][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_1_3),
	.obar());
// synopsys translate_off
defparam \SDO[1][3]~output .bus_hold = "false";
defparam \SDO[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \SDO[2][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_0),
	.obar());
// synopsys translate_off
defparam \SDO[2][0]~output .bus_hold = "false";
defparam \SDO[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \SDO[2][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_1),
	.obar());
// synopsys translate_off
defparam \SDO[2][1]~output .bus_hold = "false";
defparam \SDO[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \SDO[2][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_2),
	.obar());
// synopsys translate_off
defparam \SDO[2][2]~output .bus_hold = "false";
defparam \SDO[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \SDO[2][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_2_3),
	.obar());
// synopsys translate_off
defparam \SDO[2][3]~output .bus_hold = "false";
defparam \SDO[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \SDO[3][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_0),
	.obar());
// synopsys translate_off
defparam \SDO[3][0]~output .bus_hold = "false";
defparam \SDO[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \SDO[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_1),
	.obar());
// synopsys translate_off
defparam \SDO[3][1]~output .bus_hold = "false";
defparam \SDO[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \SDO[3][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_2),
	.obar());
// synopsys translate_off
defparam \SDO[3][2]~output .bus_hold = "false";
defparam \SDO[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \SDO[3][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_3_3),
	.obar());
// synopsys translate_off
defparam \SDO[3][3]~output .bus_hold = "false";
defparam \SDO[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \SDO[4][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_0),
	.obar());
// synopsys translate_off
defparam \SDO[4][0]~output .bus_hold = "false";
defparam \SDO[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \SDO[4][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_1),
	.obar());
// synopsys translate_off
defparam \SDO[4][1]~output .bus_hold = "false";
defparam \SDO[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \SDO[4][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_2),
	.obar());
// synopsys translate_off
defparam \SDO[4][2]~output .bus_hold = "false";
defparam \SDO[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \SDO[4][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_4_3),
	.obar());
// synopsys translate_off
defparam \SDO[4][3]~output .bus_hold = "false";
defparam \SDO[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \SDO[5][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_0),
	.obar());
// synopsys translate_off
defparam \SDO[5][0]~output .bus_hold = "false";
defparam \SDO[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SDO[5][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_1),
	.obar());
// synopsys translate_off
defparam \SDO[5][1]~output .bus_hold = "false";
defparam \SDO[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \SDO[5][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_2),
	.obar());
// synopsys translate_off
defparam \SDO[5][2]~output .bus_hold = "false";
defparam \SDO[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \SDO[5][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_5_3),
	.obar());
// synopsys translate_off
defparam \SDO[5][3]~output .bus_hold = "false";
defparam \SDO[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \SDO[6][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_0),
	.obar());
// synopsys translate_off
defparam \SDO[6][0]~output .bus_hold = "false";
defparam \SDO[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \SDO[6][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_1),
	.obar());
// synopsys translate_off
defparam \SDO[6][1]~output .bus_hold = "false";
defparam \SDO[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \SDO[6][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_2),
	.obar());
// synopsys translate_off
defparam \SDO[6][2]~output .bus_hold = "false";
defparam \SDO[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \SDO[6][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_6_3),
	.obar());
// synopsys translate_off
defparam \SDO[6][3]~output .bus_hold = "false";
defparam \SDO[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \SDO[7][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_0),
	.obar());
// synopsys translate_off
defparam \SDO[7][0]~output .bus_hold = "false";
defparam \SDO[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \SDO[7][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_1),
	.obar());
// synopsys translate_off
defparam \SDO[7][1]~output .bus_hold = "false";
defparam \SDO[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \SDO[7][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_2),
	.obar());
// synopsys translate_off
defparam \SDO[7][2]~output .bus_hold = "false";
defparam \SDO[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \SDO[7][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_7_3),
	.obar());
// synopsys translate_off
defparam \SDO[7][3]~output .bus_hold = "false";
defparam \SDO[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \SDO[8][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_0),
	.obar());
// synopsys translate_off
defparam \SDO[8][0]~output .bus_hold = "false";
defparam \SDO[8][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \SDO[8][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_1),
	.obar());
// synopsys translate_off
defparam \SDO[8][1]~output .bus_hold = "false";
defparam \SDO[8][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \SDO[8][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_2),
	.obar());
// synopsys translate_off
defparam \SDO[8][2]~output .bus_hold = "false";
defparam \SDO[8][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \SDO[8][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_8_3),
	.obar());
// synopsys translate_off
defparam \SDO[8][3]~output .bus_hold = "false";
defparam \SDO[8][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \SDO[9][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_0),
	.obar());
// synopsys translate_off
defparam \SDO[9][0]~output .bus_hold = "false";
defparam \SDO[9][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \SDO[9][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_1),
	.obar());
// synopsys translate_off
defparam \SDO[9][1]~output .bus_hold = "false";
defparam \SDO[9][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \SDO[9][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_2),
	.obar());
// synopsys translate_off
defparam \SDO[9][2]~output .bus_hold = "false";
defparam \SDO[9][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \SDO[9][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_9_3),
	.obar());
// synopsys translate_off
defparam \SDO[9][3]~output .bus_hold = "false";
defparam \SDO[9][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \SDO[10][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_0),
	.obar());
// synopsys translate_off
defparam \SDO[10][0]~output .bus_hold = "false";
defparam \SDO[10][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \SDO[10][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_1),
	.obar());
// synopsys translate_off
defparam \SDO[10][1]~output .bus_hold = "false";
defparam \SDO[10][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \SDO[10][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_2),
	.obar());
// synopsys translate_off
defparam \SDO[10][2]~output .bus_hold = "false";
defparam \SDO[10][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \SDO[10][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_10_3),
	.obar());
// synopsys translate_off
defparam \SDO[10][3]~output .bus_hold = "false";
defparam \SDO[10][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \SDO[11][0]~output (
	.i(\SDO[11][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_0),
	.obar());
// synopsys translate_off
defparam \SDO[11][0]~output .bus_hold = "false";
defparam \SDO[11][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \SDO[11][1]~output (
	.i(\SDO[11][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_1),
	.obar());
// synopsys translate_off
defparam \SDO[11][1]~output .bus_hold = "false";
defparam \SDO[11][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \SDO[11][2]~output (
	.i(\SDO[11][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_2),
	.obar());
// synopsys translate_off
defparam \SDO[11][2]~output .bus_hold = "false";
defparam \SDO[11][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \SDO[11][3]~output (
	.i(\SDO[11][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO_11_3),
	.obar());
// synopsys translate_off
defparam \SDO[11][3]~output .bus_hold = "false";
defparam \SDO[11][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \STATE_CHECK[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[0]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[0]~output .bus_hold = "false";
defparam \STATE_CHECK[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \STATE_CHECK[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[1]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[1]~output .bus_hold = "false";
defparam \STATE_CHECK[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \STATE_CHECK[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[2]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[2]~output .bus_hold = "false";
defparam \STATE_CHECK[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \STATE_CHECK[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[3]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[3]~output .bus_hold = "false";
defparam \STATE_CHECK[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SDRAM_ADDR[0]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[0]~output .bus_hold = "false";
defparam \SDRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \SDRAM_ADDR[1]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[1]~output .bus_hold = "false";
defparam \SDRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SDRAM_ADDR[2]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[2]~output .bus_hold = "false";
defparam \SDRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_ADDR[3]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[3]~output .bus_hold = "false";
defparam \SDRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SDRAM_ADDR[4]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[4]~output .bus_hold = "false";
defparam \SDRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \SDRAM_ADDR[5]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[5]~output .bus_hold = "false";
defparam \SDRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \SDRAM_ADDR[6]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[6]~output .bus_hold = "false";
defparam \SDRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \SDRAM_ADDR[7]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[7]~output .bus_hold = "false";
defparam \SDRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SDRAM_ADDR[8]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[8]~output .bus_hold = "false";
defparam \SDRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SDRAM_ADDR[9]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[9]~output .bus_hold = "false";
defparam \SDRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SDRAM_ADDR[10]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[10]~output .bus_hold = "false";
defparam \SDRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_ADDR[11]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[11]~output .bus_hold = "false";
defparam \SDRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \SDRAM_ADDR[12]~output (
	.i(\sdram|new_sdram_controller_0|m_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SDRAM_ADDR[12]~output .bus_hold = "false";
defparam \SDRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \SDRAM_BA[0]~output (
	.i(\sdram|new_sdram_controller_0|m_bank [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[0]~output .bus_hold = "false";
defparam \SDRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \SDRAM_BA[1]~output (
	.i(\sdram|new_sdram_controller_0|m_bank [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[1]~output .bus_hold = "false";
defparam \SDRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \SDRAM_CAS_N~output (
	.i(\sdram|new_sdram_controller_0|m_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_N~output .bus_hold = "false";
defparam \SDRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(!\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SDRAM_CS_N~output (
	.i(\sdram|new_sdram_controller_0|m_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_N~output .bus_hold = "false";
defparam \SDRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \SDRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[0]~output .bus_hold = "false";
defparam \SDRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \SDRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM[1]~output .bus_hold = "false";
defparam \SDRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SDRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_N~output .bus_hold = "false";
defparam \SDRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \SDRAM_WE_N~output (
	.i(\sdram|new_sdram_controller_0|m_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_N~output .bus_hold = "false";
defparam \SDRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \SDRAM_DQ[0]~output (
	.i(\sdram|new_sdram_controller_0|m_data [0]),
	.oe(!\sdram|new_sdram_controller_0|oe~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[1]~output (
	.i(\sdram|new_sdram_controller_0|m_data [1]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_1_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \SDRAM_DQ[2]~output (
	.i(\sdram|new_sdram_controller_0|m_data [2]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_2_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[3]~output (
	.i(\sdram|new_sdram_controller_0|m_data [3]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_3_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[4]~output (
	.i(\sdram|new_sdram_controller_0|m_data [4]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_4_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \SDRAM_DQ[5]~output (
	.i(\sdram|new_sdram_controller_0|m_data [5]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_5_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \SDRAM_DQ[6]~output (
	.i(\sdram|new_sdram_controller_0|m_data [6]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_6_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \SDRAM_DQ[7]~output (
	.i(\sdram|new_sdram_controller_0|m_data [7]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_7_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SDRAM_DQ[8]~output (
	.i(\sdram|new_sdram_controller_0|m_data [8]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_8_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[8]~output .bus_hold = "false";
defparam \SDRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \SDRAM_DQ[9]~output (
	.i(\sdram|new_sdram_controller_0|m_data [9]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_9_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[9]~output .bus_hold = "false";
defparam \SDRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[10]~output (
	.i(\sdram|new_sdram_controller_0|m_data [10]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_10_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[10]~output .bus_hold = "false";
defparam \SDRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \SDRAM_DQ[11]~output (
	.i(\sdram|new_sdram_controller_0|m_data [11]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[11]~output .bus_hold = "false";
defparam \SDRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \SDRAM_DQ[12]~output (
	.i(\sdram|new_sdram_controller_0|m_data [12]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_12_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[12]~output .bus_hold = "false";
defparam \SDRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[13]~output (
	.i(\sdram|new_sdram_controller_0|m_data [13]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_13_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[13]~output .bus_hold = "false";
defparam \SDRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \SDRAM_DQ[14]~output (
	.i(\sdram|new_sdram_controller_0|m_data [14]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_14_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[14]~output .bus_hold = "false";
defparam \SDRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SDRAM_DQ[15]~output (
	.i(\sdram|new_sdram_controller_0|m_data [15]),
	.oe(!\sdram|new_sdram_controller_0|oe~_Duplicate_15_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[15]~output .bus_hold = "false";
defparam \SDRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK_10M~input (
	.i(CLK_10M),
	.ibar(gnd),
	.o(\CLK_10M~input_o ));
// synopsys translate_off
defparam \CLK_10M~input .bus_hold = "false";
defparam \CLK_10M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_10M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 60;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 60;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 30;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 30;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 5;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 10;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~0_combout  = \sdram|new_sdram_controller_0|refresh_counter [0] $ (VCC)
// \sdram|new_sdram_controller_0|Add0~1  = CARRY(\sdram|new_sdram_controller_0|refresh_counter [0])

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Add0~0_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~1 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~0 .lut_mask = 16'h33CC;
defparam \sdram|new_sdram_controller_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N18
cycloneive_lcell_comb \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \nReset~input (
	.i(nReset),
	.ibar(gnd),
	.o(\nReset~input_o ));
// synopsys translate_off
defparam \nReset~input .bus_hold = "false";
defparam \nReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \nReset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nReset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nReset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nReset~inputclkctrl .clock_type = "global clock";
defparam \nReset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X6_Y10_N19
dffeas \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N24
cycloneive_lcell_comb \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N25
dffeas \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\nReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \sdram|new_sdram_controller_0|refresh_counter[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~2_combout  = (\sdram|new_sdram_controller_0|refresh_counter [1] & (\sdram|new_sdram_controller_0|Add0~1  & VCC)) # (!\sdram|new_sdram_controller_0|refresh_counter [1] & (!\sdram|new_sdram_controller_0|Add0~1 ))
// \sdram|new_sdram_controller_0|Add0~3  = CARRY((!\sdram|new_sdram_controller_0|refresh_counter [1] & !\sdram|new_sdram_controller_0|Add0~1 ))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~1 ),
	.combout(\sdram|new_sdram_controller_0|Add0~2_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~3 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~2 .lut_mask = 16'hA505;
defparam \sdram|new_sdram_controller_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~7 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~7_combout  = (!\sdram|new_sdram_controller_0|Equal0~3_combout  & \sdram|new_sdram_controller_0|Add0~2_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~7 .lut_mask = 16'h3300;
defparam \sdram|new_sdram_controller_0|refresh_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \sdram|new_sdram_controller_0|refresh_counter[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~4_combout  = (\sdram|new_sdram_controller_0|refresh_counter [2] & ((GND) # (!\sdram|new_sdram_controller_0|Add0~3 ))) # (!\sdram|new_sdram_controller_0|refresh_counter [2] & (\sdram|new_sdram_controller_0|Add0~3  $ 
// (GND)))
// \sdram|new_sdram_controller_0|Add0~5  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [2]) # (!\sdram|new_sdram_controller_0|Add0~3 ))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~3 ),
	.combout(\sdram|new_sdram_controller_0|Add0~4_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~5 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~4 .lut_mask = 16'h5AAF;
defparam \sdram|new_sdram_controller_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \sdram|new_sdram_controller_0|refresh_counter[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~6_combout  = (\sdram|new_sdram_controller_0|refresh_counter [3] & (!\sdram|new_sdram_controller_0|Add0~5 )) # (!\sdram|new_sdram_controller_0|refresh_counter [3] & (\sdram|new_sdram_controller_0|Add0~5  & VCC))
// \sdram|new_sdram_controller_0|Add0~7  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [3] & !\sdram|new_sdram_controller_0|Add0~5 ))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~5 ),
	.combout(\sdram|new_sdram_controller_0|Add0~6_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~7 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~6 .lut_mask = 16'h5A0A;
defparam \sdram|new_sdram_controller_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter[3]~12 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter[3]~12_combout  = !\sdram|new_sdram_controller_0|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[3]~12 .lut_mask = 16'h0F0F;
defparam \sdram|new_sdram_controller_0|refresh_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \sdram|new_sdram_controller_0|refresh_counter[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~8 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~8_combout  = (\sdram|new_sdram_controller_0|refresh_counter [4] & ((GND) # (!\sdram|new_sdram_controller_0|Add0~7 ))) # (!\sdram|new_sdram_controller_0|refresh_counter [4] & (\sdram|new_sdram_controller_0|Add0~7  $ 
// (GND)))
// \sdram|new_sdram_controller_0|Add0~9  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [4]) # (!\sdram|new_sdram_controller_0|Add0~7 ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~7 ),
	.combout(\sdram|new_sdram_controller_0|Add0~8_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~9 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~8 .lut_mask = 16'h3CCF;
defparam \sdram|new_sdram_controller_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~6_combout  = (\sdram|new_sdram_controller_0|Add0~8_combout  & !\sdram|new_sdram_controller_0|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Add0~8_combout ),
	.datad(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~6 .lut_mask = 16'h00F0;
defparam \sdram|new_sdram_controller_0|refresh_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \sdram|new_sdram_controller_0|refresh_counter[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Equal0~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Equal0~2_combout  = (\sdram|new_sdram_controller_0|refresh_counter [3] & (!\sdram|new_sdram_controller_0|refresh_counter [1] & (!\sdram|new_sdram_controller_0|refresh_counter [4] & 
// !\sdram|new_sdram_controller_0|refresh_counter [2])))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [3]),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [1]),
	.datac(\sdram|new_sdram_controller_0|refresh_counter [4]),
	.datad(\sdram|new_sdram_controller_0|refresh_counter [2]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Equal0~2 .lut_mask = 16'h0002;
defparam \sdram|new_sdram_controller_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~10 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~10_combout  = (\sdram|new_sdram_controller_0|refresh_counter [5] & (\sdram|new_sdram_controller_0|Add0~9  & VCC)) # (!\sdram|new_sdram_controller_0|refresh_counter [5] & (!\sdram|new_sdram_controller_0|Add0~9 ))
// \sdram|new_sdram_controller_0|Add0~11  = CARRY((!\sdram|new_sdram_controller_0|refresh_counter [5] & !\sdram|new_sdram_controller_0|Add0~9 ))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~9 ),
	.combout(\sdram|new_sdram_controller_0|Add0~10_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~11 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~10 .lut_mask = 16'hA505;
defparam \sdram|new_sdram_controller_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~5_combout  = (\sdram|new_sdram_controller_0|Add0~10_combout  & !\sdram|new_sdram_controller_0|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Add0~10_combout ),
	.datad(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~5 .lut_mask = 16'h00F0;
defparam \sdram|new_sdram_controller_0|refresh_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \sdram|new_sdram_controller_0|refresh_counter[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~12 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~12_combout  = (\sdram|new_sdram_controller_0|refresh_counter [6] & ((GND) # (!\sdram|new_sdram_controller_0|Add0~11 ))) # (!\sdram|new_sdram_controller_0|refresh_counter [6] & (\sdram|new_sdram_controller_0|Add0~11  $ 
// (GND)))
// \sdram|new_sdram_controller_0|Add0~13  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [6]) # (!\sdram|new_sdram_controller_0|Add0~11 ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~11 ),
	.combout(\sdram|new_sdram_controller_0|Add0~12_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~13 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~12 .lut_mask = 16'h3CCF;
defparam \sdram|new_sdram_controller_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~4_combout  = (\sdram|new_sdram_controller_0|Add0~12_combout  & !\sdram|new_sdram_controller_0|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Add0~12_combout ),
	.datad(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~4 .lut_mask = 16'h00F0;
defparam \sdram|new_sdram_controller_0|refresh_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \sdram|new_sdram_controller_0|refresh_counter[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~14 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~14_combout  = (\sdram|new_sdram_controller_0|refresh_counter [7] & (!\sdram|new_sdram_controller_0|Add0~13 )) # (!\sdram|new_sdram_controller_0|refresh_counter [7] & (\sdram|new_sdram_controller_0|Add0~13  & VCC))
// \sdram|new_sdram_controller_0|Add0~15  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [7] & !\sdram|new_sdram_controller_0|Add0~13 ))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~13 ),
	.combout(\sdram|new_sdram_controller_0|Add0~14_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~15 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~14 .lut_mask = 16'h5A0A;
defparam \sdram|new_sdram_controller_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~3_combout  = (\sdram|new_sdram_controller_0|Equal0~3_combout ) # (!\sdram|new_sdram_controller_0|Add0~14_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Add0~14_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~3 .lut_mask = 16'hCCFF;
defparam \sdram|new_sdram_controller_0|refresh_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \sdram|new_sdram_controller_0|refresh_counter[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~16 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~16_combout  = (\sdram|new_sdram_controller_0|refresh_counter [8] & (\sdram|new_sdram_controller_0|Add0~15  $ (GND))) # (!\sdram|new_sdram_controller_0|refresh_counter [8] & ((GND) # 
// (!\sdram|new_sdram_controller_0|Add0~15 )))
// \sdram|new_sdram_controller_0|Add0~17  = CARRY((!\sdram|new_sdram_controller_0|Add0~15 ) # (!\sdram|new_sdram_controller_0|refresh_counter [8]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~15 ),
	.combout(\sdram|new_sdram_controller_0|Add0~16_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~17 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~16 .lut_mask = 16'hC33F;
defparam \sdram|new_sdram_controller_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter[8]~10 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter[8]~10_combout  = !\sdram|new_sdram_controller_0|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Add0~16_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[8]~10 .lut_mask = 16'h00FF;
defparam \sdram|new_sdram_controller_0|refresh_counter[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \sdram|new_sdram_controller_0|refresh_counter[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter[8]~10_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Equal0~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Equal0~1_combout  = (!\sdram|new_sdram_controller_0|refresh_counter [5] & (!\sdram|new_sdram_controller_0|refresh_counter [6] & (\sdram|new_sdram_controller_0|refresh_counter [8] & 
// \sdram|new_sdram_controller_0|refresh_counter [7])))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [5]),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [6]),
	.datac(\sdram|new_sdram_controller_0|refresh_counter [8]),
	.datad(\sdram|new_sdram_controller_0|refresh_counter [7]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Equal0~1 .lut_mask = 16'h1000;
defparam \sdram|new_sdram_controller_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~18 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~18_combout  = (\sdram|new_sdram_controller_0|refresh_counter [9] & (!\sdram|new_sdram_controller_0|Add0~17 )) # (!\sdram|new_sdram_controller_0|refresh_counter [9] & (\sdram|new_sdram_controller_0|Add0~17  & VCC))
// \sdram|new_sdram_controller_0|Add0~19  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [9] & !\sdram|new_sdram_controller_0|Add0~17 ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~17 ),
	.combout(\sdram|new_sdram_controller_0|Add0~18_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~19 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~18 .lut_mask = 16'h3C0C;
defparam \sdram|new_sdram_controller_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter[9]~9 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter[9]~9_combout  = !\sdram|new_sdram_controller_0|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Add0~18_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[9]~9 .lut_mask = 16'h00FF;
defparam \sdram|new_sdram_controller_0|refresh_counter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \sdram|new_sdram_controller_0|refresh_counter[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~20 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~20_combout  = (\sdram|new_sdram_controller_0|refresh_counter [10] & ((GND) # (!\sdram|new_sdram_controller_0|Add0~19 ))) # (!\sdram|new_sdram_controller_0|refresh_counter [10] & (\sdram|new_sdram_controller_0|Add0~19  $ 
// (GND)))
// \sdram|new_sdram_controller_0|Add0~21  = CARRY((\sdram|new_sdram_controller_0|refresh_counter [10]) # (!\sdram|new_sdram_controller_0|Add0~19 ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~19 ),
	.combout(\sdram|new_sdram_controller_0|Add0~20_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~21 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~20 .lut_mask = 16'h3CCF;
defparam \sdram|new_sdram_controller_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~2_combout  = (!\sdram|new_sdram_controller_0|Equal0~3_combout  & \sdram|new_sdram_controller_0|Add0~20_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Add0~20_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~2 .lut_mask = 16'h3300;
defparam \sdram|new_sdram_controller_0|refresh_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \sdram|new_sdram_controller_0|refresh_counter[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~22 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~22_combout  = (\sdram|new_sdram_controller_0|refresh_counter [11] & (\sdram|new_sdram_controller_0|Add0~21  & VCC)) # (!\sdram|new_sdram_controller_0|refresh_counter [11] & (!\sdram|new_sdram_controller_0|Add0~21 ))
// \sdram|new_sdram_controller_0|Add0~23  = CARRY((!\sdram|new_sdram_controller_0|refresh_counter [11] & !\sdram|new_sdram_controller_0|Add0~21 ))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram|new_sdram_controller_0|Add0~21 ),
	.combout(\sdram|new_sdram_controller_0|Add0~22_combout ),
	.cout(\sdram|new_sdram_controller_0|Add0~23 ));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~22 .lut_mask = 16'hA505;
defparam \sdram|new_sdram_controller_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~1_combout  = (!\sdram|new_sdram_controller_0|Equal0~3_combout  & \sdram|new_sdram_controller_0|Add0~22_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(\sdram|new_sdram_controller_0|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~1 .lut_mask = 16'h3030;
defparam \sdram|new_sdram_controller_0|refresh_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \sdram|new_sdram_controller_0|refresh_counter[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Add0~24 (
// Equation(s):
// \sdram|new_sdram_controller_0|Add0~24_combout  = \sdram|new_sdram_controller_0|Add0~23  $ (!\sdram|new_sdram_controller_0|refresh_counter [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|refresh_counter [12]),
	.cin(\sdram|new_sdram_controller_0|Add0~23 ),
	.combout(\sdram|new_sdram_controller_0|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Add0~24 .lut_mask = 16'hF00F;
defparam \sdram|new_sdram_controller_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_counter~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_counter~0_combout  = (\sdram|new_sdram_controller_0|Equal0~3_combout ) # (!\sdram|new_sdram_controller_0|Add0~24_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Add0~24_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter~0 .lut_mask = 16'hCCFF;
defparam \sdram|new_sdram_controller_0|refresh_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \sdram|new_sdram_controller_0|refresh_counter[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_counter[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Equal0~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Equal0~0_combout  = (!\sdram|new_sdram_controller_0|refresh_counter [10] & (!\sdram|new_sdram_controller_0|refresh_counter [11] & (\sdram|new_sdram_controller_0|refresh_counter [12] & 
// \sdram|new_sdram_controller_0|refresh_counter [9])))

	.dataa(\sdram|new_sdram_controller_0|refresh_counter [10]),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [11]),
	.datac(\sdram|new_sdram_controller_0|refresh_counter [12]),
	.datad(\sdram|new_sdram_controller_0|refresh_counter [9]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Equal0~0 .lut_mask = 16'h1000;
defparam \sdram|new_sdram_controller_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Equal0~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Equal0~3_combout  = (\sdram|new_sdram_controller_0|Equal0~2_combout  & (!\sdram|new_sdram_controller_0|refresh_counter [0] & (\sdram|new_sdram_controller_0|Equal0~1_combout  & \sdram|new_sdram_controller_0|Equal0~0_combout 
// )))

	.dataa(\sdram|new_sdram_controller_0|Equal0~2_combout ),
	.datab(\sdram|new_sdram_controller_0|refresh_counter [0]),
	.datac(\sdram|new_sdram_controller_0|Equal0~1_combout ),
	.datad(\sdram|new_sdram_controller_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Equal0~3 .lut_mask = 16'h2000;
defparam \sdram|new_sdram_controller_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_next.000~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_next.000~0_combout  = (\sdram|new_sdram_controller_0|i_next.000~q ) # ((!\sdram|new_sdram_controller_0|i_state.101~q  & (!\sdram|new_sdram_controller_0|i_state.011~q  & \sdram|new_sdram_controller_0|i_state.000~q )))

	.dataa(\sdram|new_sdram_controller_0|i_state.101~q ),
	.datab(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datac(\sdram|new_sdram_controller_0|i_next.000~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_next.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_next.000~0 .lut_mask = 16'hF1F0;
defparam \sdram|new_sdram_controller_0|i_next.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \sdram|new_sdram_controller_0|i_next.000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_next.000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector7~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector7~0_combout  = (\sdram|new_sdram_controller_0|i_count[0]~0_combout  & (\sdram|new_sdram_controller_0|i_next.000~q  & ((\sdram|new_sdram_controller_0|Equal0~3_combout ) # (\sdram|new_sdram_controller_0|i_state.000~q 
// )))) # (!\sdram|new_sdram_controller_0|i_count[0]~0_combout  & ((\sdram|new_sdram_controller_0|Equal0~3_combout ) # ((\sdram|new_sdram_controller_0|i_state.000~q ))))

	.dataa(\sdram|new_sdram_controller_0|i_count[0]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(\sdram|new_sdram_controller_0|i_state.000~q ),
	.datad(\sdram|new_sdram_controller_0|i_next.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector7~0 .lut_mask = 16'hFC54;
defparam \sdram|new_sdram_controller_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \sdram|new_sdram_controller_0|i_state.000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector6~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector6~0_combout  = (\sdram|new_sdram_controller_0|i_state.010~q  & (!\sdram|new_sdram_controller_0|i_refs [0])) # (!\sdram|new_sdram_controller_0|i_state.010~q  & (\sdram|new_sdram_controller_0|i_refs [0] & 
// \sdram|new_sdram_controller_0|i_state.000~q ))

	.dataa(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|i_refs [0]),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector6~0 .lut_mask = 16'h5A0A;
defparam \sdram|new_sdram_controller_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \sdram|new_sdram_controller_0|i_refs[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_refs[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector5~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector5~0_combout  = (\sdram|new_sdram_controller_0|i_state.010~q  & (\sdram|new_sdram_controller_0|i_refs [0] $ ((\sdram|new_sdram_controller_0|i_refs [1])))) # (!\sdram|new_sdram_controller_0|i_state.010~q  & 
// (((\sdram|new_sdram_controller_0|i_refs [1] & \sdram|new_sdram_controller_0|i_state.000~q ))))

	.dataa(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datab(\sdram|new_sdram_controller_0|i_refs [0]),
	.datac(\sdram|new_sdram_controller_0|i_refs [1]),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector5~0 .lut_mask = 16'h7828;
defparam \sdram|new_sdram_controller_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \sdram|new_sdram_controller_0|i_refs[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_refs[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector4~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector4~0_combout  = (\sdram|new_sdram_controller_0|i_state.010~q  & (\sdram|new_sdram_controller_0|i_refs [2] $ (((\sdram|new_sdram_controller_0|i_refs [1] & \sdram|new_sdram_controller_0|i_refs [0])))))

	.dataa(\sdram|new_sdram_controller_0|i_refs [1]),
	.datab(\sdram|new_sdram_controller_0|i_refs [2]),
	.datac(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datad(\sdram|new_sdram_controller_0|i_refs [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector4~0 .lut_mask = 16'h60C0;
defparam \sdram|new_sdram_controller_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector4~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector4~1_combout  = (\sdram|new_sdram_controller_0|Selector4~0_combout ) # ((!\sdram|new_sdram_controller_0|i_state.010~q  & (\sdram|new_sdram_controller_0|i_refs [2] & \sdram|new_sdram_controller_0|i_state.000~q )))

	.dataa(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datab(\sdram|new_sdram_controller_0|Selector4~0_combout ),
	.datac(\sdram|new_sdram_controller_0|i_refs [2]),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector4~1 .lut_mask = 16'hDCCC;
defparam \sdram|new_sdram_controller_0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \sdram|new_sdram_controller_0|i_refs[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_refs[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector18~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector18~1_combout  = (!\sdram|new_sdram_controller_0|i_refs [1] & (!\sdram|new_sdram_controller_0|i_refs [2] & \sdram|new_sdram_controller_0|i_refs [0]))

	.dataa(\sdram|new_sdram_controller_0|i_refs [1]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|i_refs [2]),
	.datad(\sdram|new_sdram_controller_0|i_refs [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector18~1 .lut_mask = 16'h0500;
defparam \sdram|new_sdram_controller_0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector16~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector16~0_combout  = (\sdram|new_sdram_controller_0|i_next.010~q  & ((\sdram|new_sdram_controller_0|i_state.101~q ) # ((\sdram|new_sdram_controller_0|i_state.011~q ) # (!\sdram|new_sdram_controller_0|i_state.000~q ))))

	.dataa(\sdram|new_sdram_controller_0|i_state.101~q ),
	.datab(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datac(\sdram|new_sdram_controller_0|i_next.010~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector16~0 .lut_mask = 16'hE0F0;
defparam \sdram|new_sdram_controller_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector8~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector8~0_combout  = (\sdram|new_sdram_controller_0|Equal0~3_combout  & !\sdram|new_sdram_controller_0|i_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector8~0 .lut_mask = 16'h00F0;
defparam \sdram|new_sdram_controller_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \sdram|new_sdram_controller_0|i_state.001 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.001 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector16~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector16~1_combout  = (\sdram|new_sdram_controller_0|Selector16~0_combout ) # ((\sdram|new_sdram_controller_0|i_state.001~q ) # ((!\sdram|new_sdram_controller_0|Selector18~1_combout  & 
// \sdram|new_sdram_controller_0|i_state.010~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector18~1_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector16~0_combout ),
	.datac(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.001~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector16~1 .lut_mask = 16'hFFDC;
defparam \sdram|new_sdram_controller_0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \sdram|new_sdram_controller_0|i_next.010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_next.010 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector9~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector9~0_combout  = (\sdram|new_sdram_controller_0|i_state.011~q  & (!\sdram|new_sdram_controller_0|i_count [2] & (!\sdram|new_sdram_controller_0|i_count [1] & \sdram|new_sdram_controller_0|i_next.010~q )))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram|new_sdram_controller_0|i_count [2]),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(\sdram|new_sdram_controller_0|i_next.010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector9~0 .lut_mask = 16'h0200;
defparam \sdram|new_sdram_controller_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \sdram|new_sdram_controller_0|i_state.010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.010 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_count[0]~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_count[0]~3_combout  = (\sdram|new_sdram_controller_0|i_state.011~q  & (!\sdram|new_sdram_controller_0|i_count [0])) # (!\sdram|new_sdram_controller_0|i_state.011~q  & ((\sdram|new_sdram_controller_0|i_state.010~q )))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|i_count [0]),
	.datac(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[0]~3 .lut_mask = 16'h3F30;
defparam \sdram|new_sdram_controller_0|i_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|WideOr6~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|WideOr6~0_combout  = (!\sdram|new_sdram_controller_0|i_state.101~q  & \sdram|new_sdram_controller_0|i_state.000~q )

	.dataa(\sdram|new_sdram_controller_0|i_state.101~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|WideOr6~0 .lut_mask = 16'h5500;
defparam \sdram|new_sdram_controller_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_count[0]~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_count[0]~4_combout  = (\sdram|new_sdram_controller_0|i_count[0]~0_combout  & (((\sdram|new_sdram_controller_0|i_count [0])))) # (!\sdram|new_sdram_controller_0|i_count[0]~0_combout  & 
// ((\sdram|new_sdram_controller_0|WideOr6~0_combout  & (\sdram|new_sdram_controller_0|i_count[0]~3_combout )) # (!\sdram|new_sdram_controller_0|WideOr6~0_combout  & ((\sdram|new_sdram_controller_0|i_count [0])))))

	.dataa(\sdram|new_sdram_controller_0|i_count[0]~3_combout ),
	.datab(\sdram|new_sdram_controller_0|i_count[0]~0_combout ),
	.datac(\sdram|new_sdram_controller_0|i_count [0]),
	.datad(\sdram|new_sdram_controller_0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[0]~4 .lut_mask = 16'hE2F0;
defparam \sdram|new_sdram_controller_0|i_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \sdram|new_sdram_controller_0|i_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|i_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_count[1]~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_count[1]~1_combout  = (\sdram|new_sdram_controller_0|i_state.011~q  & (\sdram|new_sdram_controller_0|i_count [0] $ ((!\sdram|new_sdram_controller_0|i_count [1])))) # (!\sdram|new_sdram_controller_0|i_state.011~q  & 
// (((\sdram|new_sdram_controller_0|i_state.010~q ))))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram|new_sdram_controller_0|i_count [0]),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(\sdram|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[1]~1 .lut_mask = 16'hD782;
defparam \sdram|new_sdram_controller_0|i_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_count[1]~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_count[1]~2_combout  = (\sdram|new_sdram_controller_0|i_count[0]~0_combout  & (((\sdram|new_sdram_controller_0|i_count [1])))) # (!\sdram|new_sdram_controller_0|i_count[0]~0_combout  & 
// ((\sdram|new_sdram_controller_0|WideOr6~0_combout  & (\sdram|new_sdram_controller_0|i_count[1]~1_combout )) # (!\sdram|new_sdram_controller_0|WideOr6~0_combout  & ((\sdram|new_sdram_controller_0|i_count [1])))))

	.dataa(\sdram|new_sdram_controller_0|i_count[1]~1_combout ),
	.datab(\sdram|new_sdram_controller_0|i_count[0]~0_combout ),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(\sdram|new_sdram_controller_0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[1]~2 .lut_mask = 16'hE2F0;
defparam \sdram|new_sdram_controller_0|i_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \sdram|new_sdram_controller_0|i_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|i_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector13~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector13~0_combout  = (\sdram|new_sdram_controller_0|i_state.011~q  & ((\sdram|new_sdram_controller_0|i_count [1]) # (\sdram|new_sdram_controller_0|i_count [0])))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(\sdram|new_sdram_controller_0|i_count [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector13~0 .lut_mask = 16'hAAA0;
defparam \sdram|new_sdram_controller_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector13~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector13~1_combout  = (\sdram|new_sdram_controller_0|i_state.111~q ) # ((\sdram|new_sdram_controller_0|i_count [2] & ((\sdram|new_sdram_controller_0|Selector13~0_combout ) # (!\sdram|new_sdram_controller_0|WideOr6~0_combout 
// ))))

	.dataa(\sdram|new_sdram_controller_0|Selector13~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_state.111~q ),
	.datac(\sdram|new_sdram_controller_0|i_count [2]),
	.datad(\sdram|new_sdram_controller_0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector13~1 .lut_mask = 16'hECFC;
defparam \sdram|new_sdram_controller_0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \sdram|new_sdram_controller_0|i_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector18~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector18~0_combout  = (\sdram|new_sdram_controller_0|i_next.111~q  & ((\sdram|new_sdram_controller_0|i_state.011~q ) # ((\sdram|new_sdram_controller_0|i_state.101~q ) # (!\sdram|new_sdram_controller_0|i_state.000~q ))))

	.dataa(\sdram|new_sdram_controller_0|i_next.111~q ),
	.datab(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datac(\sdram|new_sdram_controller_0|i_state.101~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector18~0 .lut_mask = 16'hA8AA;
defparam \sdram|new_sdram_controller_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector18~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector18~2_combout  = (\sdram|new_sdram_controller_0|Selector18~0_combout ) # ((\sdram|new_sdram_controller_0|Selector18~1_combout  & \sdram|new_sdram_controller_0|i_state.010~q ))

	.dataa(\sdram|new_sdram_controller_0|Selector18~1_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datad(\sdram|new_sdram_controller_0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector18~2 .lut_mask = 16'hFFA0;
defparam \sdram|new_sdram_controller_0|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \sdram|new_sdram_controller_0|i_next.111 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_next.111 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector12~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector12~0_combout  = (\sdram|new_sdram_controller_0|i_state.011~q  & (!\sdram|new_sdram_controller_0|i_count [2] & (!\sdram|new_sdram_controller_0|i_count [1] & \sdram|new_sdram_controller_0|i_next.111~q )))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram|new_sdram_controller_0|i_count [2]),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(\sdram|new_sdram_controller_0|i_next.111~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector12~0 .lut_mask = 16'h0200;
defparam \sdram|new_sdram_controller_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \sdram|new_sdram_controller_0|i_state.111 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.111 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector10~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector10~0_combout  = (\sdram|new_sdram_controller_0|i_state.001~q ) # ((\sdram|new_sdram_controller_0|i_state.011~q  & ((\sdram|new_sdram_controller_0|i_count [2]) # (\sdram|new_sdram_controller_0|i_count [1]))))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram|new_sdram_controller_0|i_count [2]),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(\sdram|new_sdram_controller_0|i_state.001~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector10~0 .lut_mask = 16'hFFA8;
defparam \sdram|new_sdram_controller_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector10~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector10~1_combout  = (\sdram|new_sdram_controller_0|i_state.111~q ) # ((\sdram|new_sdram_controller_0|Selector10~0_combout ) # (\sdram|new_sdram_controller_0|i_state.010~q ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|i_state.111~q ),
	.datac(\sdram|new_sdram_controller_0|Selector10~0_combout ),
	.datad(\sdram|new_sdram_controller_0|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector10~1 .lut_mask = 16'hFFFC;
defparam \sdram|new_sdram_controller_0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \sdram|new_sdram_controller_0|i_state.011 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.011 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_count[0]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_count[0]~0_combout  = (\sdram|new_sdram_controller_0|i_state.011~q  & (!\sdram|new_sdram_controller_0|i_count [2] & !\sdram|new_sdram_controller_0|i_count [1]))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram|new_sdram_controller_0|i_count [2]),
	.datac(\sdram|new_sdram_controller_0|i_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_count[0]~0 .lut_mask = 16'h0202;
defparam \sdram|new_sdram_controller_0|i_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector17~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector17~0_combout  = (\sdram|new_sdram_controller_0|i_state.111~q ) # ((\sdram|new_sdram_controller_0|i_next.101~q  & ((\sdram|new_sdram_controller_0|i_state.011~q ) # (!\sdram|new_sdram_controller_0|WideOr6~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datab(\sdram|new_sdram_controller_0|i_state.111~q ),
	.datac(\sdram|new_sdram_controller_0|i_next.101~q ),
	.datad(\sdram|new_sdram_controller_0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector17~0 .lut_mask = 16'hECFC;
defparam \sdram|new_sdram_controller_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \sdram|new_sdram_controller_0|i_next.101 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_next.101 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|i_state.101~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|i_state.101~0_combout  = (\sdram|new_sdram_controller_0|i_state.101~q ) # ((\sdram|new_sdram_controller_0|i_count[0]~0_combout  & \sdram|new_sdram_controller_0|i_next.101~q ))

	.dataa(\sdram|new_sdram_controller_0|i_count[0]~0_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|i_state.101~q ),
	.datad(\sdram|new_sdram_controller_0|i_next.101~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|i_state.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.101~0 .lut_mask = 16'hFAF0;
defparam \sdram|new_sdram_controller_0|i_state.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \sdram|new_sdram_controller_0|i_state.101 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_state.101 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|init_done~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|init_done~0_combout  = (\sdram|new_sdram_controller_0|init_done~q ) # (\sdram|new_sdram_controller_0|i_state.101~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|init_done~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|init_done~0 .lut_mask = 16'hFFF0;
defparam \sdram|new_sdram_controller_0|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \sdram|new_sdram_controller_0|init_done (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|init_done~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|init_done .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|init_done .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N28
cycloneive_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = (!\state.00000000000000000000000000000000~q  & (\nReset~input_o  & !\init~q ))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(gnd),
	.datac(\nReset~input_o ),
	.datad(\init~q ),
	.cin(gnd),
	.combout(\state~44_combout ),
	.cout());
// synopsys translate_off
defparam \state~44 .lut_mask = 16'h0050;
defparam \state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \state.00000000000000000000000000000001 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000001 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N0
cycloneive_lcell_comb \init~0 (
// Equation(s):
// \init~0_combout  = (\nReset~input_o  & ((\init~q ) # (\state.00000000000000000000000000000001~q )))

	.dataa(\nReset~input_o ),
	.datab(gnd),
	.datac(\init~q ),
	.datad(\state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\init~0_combout ),
	.cout());
// synopsys translate_off
defparam \init~0 .lut_mask = 16'hAAA0;
defparam \init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N1
dffeas init(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init~q ),
	.prn(vcc));
// synopsys translate_off
defparam init.is_wysiwyg = "true";
defparam init.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N2
cycloneive_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = (!\state.00000000000000000000000000000000~q  & (\nReset~input_o  & \init~q ))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(gnd),
	.datac(\nReset~input_o ),
	.datad(\init~q ),
	.cin(gnd),
	.combout(\state~43_combout ),
	.cout());
// synopsys translate_off
defparam \state~43 .lut_mask = 16'h5000;
defparam \state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N3
dffeas \state.00000000000000000000000000000010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000010 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N0
cycloneive_lcell_comb \Add3~62 (
// Equation(s):
// \Add3~62_combout  = (\state~41_combout  & (!daisy_num[0] & VCC)) # (!\state~41_combout  & (daisy_num[0] $ (GND)))
// \Add3~63  = CARRY((!\state~41_combout  & !daisy_num[0]))

	.dataa(\state~41_combout ),
	.datab(daisy_num[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~62_combout ),
	.cout(\Add3~63 ));
// synopsys translate_off
defparam \Add3~62 .lut_mask = 16'h6611;
defparam \Add3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N10
cycloneive_lcell_comb \daisy_num~0 (
// Equation(s):
// \daisy_num~0_combout  = (!\state.00000000000000000000000000000011~q  & ((\state.00000000000000000000000000001011~q ) # (!daisy_num[0])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(daisy_num[0]),
	.datac(gnd),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\daisy_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~0 .lut_mask = 16'h5511;
defparam \daisy_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N14
cycloneive_lcell_comb \daisy_num~1 (
// Equation(s):
// \daisy_num~1_combout  = (\nReset~input_o  & (!\daisy_num~0_combout  & ((!\Add3~62_combout ) # (!\state.00000000000000000000000000000011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\nReset~input_o ),
	.datac(\Add3~62_combout ),
	.datad(\daisy_num~0_combout ),
	.cin(gnd),
	.combout(\daisy_num~1_combout ),
	.cout());
// synopsys translate_off
defparam \daisy_num~1 .lut_mask = 16'h004C;
defparam \daisy_num~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N15
dffeas \daisy_num[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\daisy_num~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[0] .is_wysiwyg = "true";
defparam \daisy_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N2
cycloneive_lcell_comb \Add3~64 (
// Equation(s):
// \Add3~64_combout  = (\state~41_combout  & ((daisy_num[1] & (!\Add3~63 )) # (!daisy_num[1] & ((\Add3~63 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[1] & (\Add3~63  & VCC)) # (!daisy_num[1] & (!\Add3~63 ))))
// \Add3~65  = CARRY((\state~41_combout  & ((!\Add3~63 ) # (!daisy_num[1]))) # (!\state~41_combout  & (!daisy_num[1] & !\Add3~63 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~63 ),
	.combout(\Add3~64_combout ),
	.cout(\Add3~65 ));
// synopsys translate_off
defparam \Add3~64 .lut_mask = 16'h692B;
defparam \Add3~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N18
cycloneive_lcell_comb \Add3~156 (
// Equation(s):
// \Add3~156_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~64_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[1])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[1]),
	.datad(\Add3~64_combout ),
	.cin(gnd),
	.combout(\Add3~156_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~156 .lut_mask = 16'hBA10;
defparam \Add3~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \daisy_num[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[1] .is_wysiwyg = "true";
defparam \daisy_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N4
cycloneive_lcell_comb \Add3~66 (
// Equation(s):
// \Add3~66_combout  = ((daisy_num[2] $ (\state~41_combout  $ (\Add3~65 )))) # (GND)
// \Add3~67  = CARRY((daisy_num[2] & ((!\Add3~65 ) # (!\state~41_combout ))) # (!daisy_num[2] & (!\state~41_combout  & !\Add3~65 )))

	.dataa(daisy_num[2]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~65 ),
	.combout(\Add3~66_combout ),
	.cout(\Add3~67 ));
// synopsys translate_off
defparam \Add3~66 .lut_mask = 16'h962B;
defparam \Add3~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N0
cycloneive_lcell_comb \Add3~155 (
// Equation(s):
// \Add3~155_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~66_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[2])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[2]),
	.datad(\Add3~66_combout ),
	.cin(gnd),
	.combout(\Add3~155_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~155 .lut_mask = 16'hBA10;
defparam \Add3~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N1
dffeas \daisy_num[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[2] .is_wysiwyg = "true";
defparam \daisy_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N6
cycloneive_lcell_comb \Add3~68 (
// Equation(s):
// \Add3~68_combout  = (\state~41_combout  & ((daisy_num[3] & (!\Add3~67 )) # (!daisy_num[3] & ((\Add3~67 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[3] & (\Add3~67  & VCC)) # (!daisy_num[3] & (!\Add3~67 ))))
// \Add3~69  = CARRY((\state~41_combout  & ((!\Add3~67 ) # (!daisy_num[3]))) # (!\state~41_combout  & (!daisy_num[3] & !\Add3~67 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~67 ),
	.combout(\Add3~68_combout ),
	.cout(\Add3~69 ));
// synopsys translate_off
defparam \Add3~68 .lut_mask = 16'h692B;
defparam \Add3~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N6
cycloneive_lcell_comb \Add3~154 (
// Equation(s):
// \Add3~154_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~68_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[3])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[3]),
	.datad(\Add3~68_combout ),
	.cin(gnd),
	.combout(\Add3~154_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~154 .lut_mask = 16'hBA10;
defparam \Add3~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N7
dffeas \daisy_num[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[3] .is_wysiwyg = "true";
defparam \daisy_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N8
cycloneive_lcell_comb \Add3~70 (
// Equation(s):
// \Add3~70_combout  = ((daisy_num[4] $ (\state~41_combout  $ (\Add3~69 )))) # (GND)
// \Add3~71  = CARRY((daisy_num[4] & ((!\Add3~69 ) # (!\state~41_combout ))) # (!daisy_num[4] & (!\state~41_combout  & !\Add3~69 )))

	.dataa(daisy_num[4]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~69 ),
	.combout(\Add3~70_combout ),
	.cout(\Add3~71 ));
// synopsys translate_off
defparam \Add3~70 .lut_mask = 16'h962B;
defparam \Add3~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N24
cycloneive_lcell_comb \Add3~153 (
// Equation(s):
// \Add3~153_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~70_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[4] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~70_combout ),
	.datac(daisy_num[4]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~153_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~153 .lut_mask = 16'h88D8;
defparam \Add3~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N25
dffeas \daisy_num[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[4] .is_wysiwyg = "true";
defparam \daisy_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N10
cycloneive_lcell_comb \Add3~72 (
// Equation(s):
// \Add3~72_combout  = (\state~41_combout  & ((daisy_num[5] & (!\Add3~71 )) # (!daisy_num[5] & ((\Add3~71 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[5] & (\Add3~71  & VCC)) # (!daisy_num[5] & (!\Add3~71 ))))
// \Add3~73  = CARRY((\state~41_combout  & ((!\Add3~71 ) # (!daisy_num[5]))) # (!\state~41_combout  & (!daisy_num[5] & !\Add3~71 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~71 ),
	.combout(\Add3~72_combout ),
	.cout(\Add3~73 ));
// synopsys translate_off
defparam \Add3~72 .lut_mask = 16'h692B;
defparam \Add3~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N28
cycloneive_lcell_comb \Add3~152 (
// Equation(s):
// \Add3~152_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~72_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[5])))

	.dataa(\state.00000000000000000000000000001011~q ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[5]),
	.datad(\Add3~72_combout ),
	.cin(gnd),
	.combout(\Add3~152_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~152 .lut_mask = 16'hDC10;
defparam \Add3~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N29
dffeas \daisy_num[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[5] .is_wysiwyg = "true";
defparam \daisy_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N12
cycloneive_lcell_comb \Add3~74 (
// Equation(s):
// \Add3~74_combout  = ((daisy_num[6] $ (\state~41_combout  $ (\Add3~73 )))) # (GND)
// \Add3~75  = CARRY((daisy_num[6] & ((!\Add3~73 ) # (!\state~41_combout ))) # (!daisy_num[6] & (!\state~41_combout  & !\Add3~73 )))

	.dataa(daisy_num[6]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~73 ),
	.combout(\Add3~74_combout ),
	.cout(\Add3~75 ));
// synopsys translate_off
defparam \Add3~74 .lut_mask = 16'h962B;
defparam \Add3~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N6
cycloneive_lcell_comb \Add3~151 (
// Equation(s):
// \Add3~151_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~74_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[6])))

	.dataa(\state.00000000000000000000000000001011~q ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[6]),
	.datad(\Add3~74_combout ),
	.cin(gnd),
	.combout(\Add3~151_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~151 .lut_mask = 16'hDC10;
defparam \Add3~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N7
dffeas \daisy_num[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[6] .is_wysiwyg = "true";
defparam \daisy_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N14
cycloneive_lcell_comb \Add3~76 (
// Equation(s):
// \Add3~76_combout  = (\state~41_combout  & ((daisy_num[7] & (!\Add3~75 )) # (!daisy_num[7] & ((\Add3~75 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[7] & (\Add3~75  & VCC)) # (!daisy_num[7] & (!\Add3~75 ))))
// \Add3~77  = CARRY((\state~41_combout  & ((!\Add3~75 ) # (!daisy_num[7]))) # (!\state~41_combout  & (!daisy_num[7] & !\Add3~75 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~75 ),
	.combout(\Add3~76_combout ),
	.cout(\Add3~77 ));
// synopsys translate_off
defparam \Add3~76 .lut_mask = 16'h692B;
defparam \Add3~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N4
cycloneive_lcell_comb \Add3~150 (
// Equation(s):
// \Add3~150_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~76_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[7])))

	.dataa(\state.00000000000000000000000000001011~q ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[7]),
	.datad(\Add3~76_combout ),
	.cin(gnd),
	.combout(\Add3~150_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~150 .lut_mask = 16'hDC10;
defparam \Add3~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N5
dffeas \daisy_num[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[7] .is_wysiwyg = "true";
defparam \daisy_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N16
cycloneive_lcell_comb \Add3~78 (
// Equation(s):
// \Add3~78_combout  = ((\state~41_combout  $ (daisy_num[8] $ (\Add3~77 )))) # (GND)
// \Add3~79  = CARRY((\state~41_combout  & (daisy_num[8] & !\Add3~77 )) # (!\state~41_combout  & ((daisy_num[8]) # (!\Add3~77 ))))

	.dataa(\state~41_combout ),
	.datab(daisy_num[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~77 ),
	.combout(\Add3~78_combout ),
	.cout(\Add3~79 ));
// synopsys translate_off
defparam \Add3~78 .lut_mask = 16'h964D;
defparam \Add3~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N26
cycloneive_lcell_comb \Add3~149 (
// Equation(s):
// \Add3~149_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~78_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & ((daisy_num[8]))))

	.dataa(\state.00000000000000000000000000001011~q ),
	.datab(\Add3~78_combout ),
	.datac(daisy_num[8]),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\Add3~149_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~149 .lut_mask = 16'hCC50;
defparam \Add3~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N27
dffeas \daisy_num[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[8]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[8] .is_wysiwyg = "true";
defparam \daisy_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N18
cycloneive_lcell_comb \Add3~80 (
// Equation(s):
// \Add3~80_combout  = (\state~41_combout  & ((daisy_num[9] & (!\Add3~79 )) # (!daisy_num[9] & ((\Add3~79 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[9] & (\Add3~79  & VCC)) # (!daisy_num[9] & (!\Add3~79 ))))
// \Add3~81  = CARRY((\state~41_combout  & ((!\Add3~79 ) # (!daisy_num[9]))) # (!\state~41_combout  & (!daisy_num[9] & !\Add3~79 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~79 ),
	.combout(\Add3~80_combout ),
	.cout(\Add3~81 ));
// synopsys translate_off
defparam \Add3~80 .lut_mask = 16'h692B;
defparam \Add3~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N22
cycloneive_lcell_comb \Add3~148 (
// Equation(s):
// \Add3~148_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~80_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[9])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[9]),
	.datad(\Add3~80_combout ),
	.cin(gnd),
	.combout(\Add3~148_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~148 .lut_mask = 16'hBA10;
defparam \Add3~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N23
dffeas \daisy_num[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[9]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[9] .is_wysiwyg = "true";
defparam \daisy_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N20
cycloneive_lcell_comb \Add3~82 (
// Equation(s):
// \Add3~82_combout  = ((daisy_num[10] $ (\state~41_combout  $ (\Add3~81 )))) # (GND)
// \Add3~83  = CARRY((daisy_num[10] & ((!\Add3~81 ) # (!\state~41_combout ))) # (!daisy_num[10] & (!\state~41_combout  & !\Add3~81 )))

	.dataa(daisy_num[10]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~81 ),
	.combout(\Add3~82_combout ),
	.cout(\Add3~83 ));
// synopsys translate_off
defparam \Add3~82 .lut_mask = 16'h962B;
defparam \Add3~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N12
cycloneive_lcell_comb \Add3~147 (
// Equation(s):
// \Add3~147_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~82_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[10])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[10]),
	.datad(\Add3~82_combout ),
	.cin(gnd),
	.combout(\Add3~147_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~147 .lut_mask = 16'hBA10;
defparam \Add3~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N13
dffeas \daisy_num[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[10]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[10] .is_wysiwyg = "true";
defparam \daisy_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N22
cycloneive_lcell_comb \Add3~84 (
// Equation(s):
// \Add3~84_combout  = (\state~41_combout  & ((daisy_num[11] & (!\Add3~83 )) # (!daisy_num[11] & ((\Add3~83 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[11] & (\Add3~83  & VCC)) # (!daisy_num[11] & (!\Add3~83 ))))
// \Add3~85  = CARRY((\state~41_combout  & ((!\Add3~83 ) # (!daisy_num[11]))) # (!\state~41_combout  & (!daisy_num[11] & !\Add3~83 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~83 ),
	.combout(\Add3~84_combout ),
	.cout(\Add3~85 ));
// synopsys translate_off
defparam \Add3~84 .lut_mask = 16'h692B;
defparam \Add3~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N26
cycloneive_lcell_comb \Add3~146 (
// Equation(s):
// \Add3~146_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~84_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[11])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[11]),
	.datad(\Add3~84_combout ),
	.cin(gnd),
	.combout(\Add3~146_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~146 .lut_mask = 16'hBA10;
defparam \Add3~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N27
dffeas \daisy_num[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[11]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[11] .is_wysiwyg = "true";
defparam \daisy_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N24
cycloneive_lcell_comb \Add3~86 (
// Equation(s):
// \Add3~86_combout  = ((daisy_num[12] $ (\state~41_combout  $ (\Add3~85 )))) # (GND)
// \Add3~87  = CARRY((daisy_num[12] & ((!\Add3~85 ) # (!\state~41_combout ))) # (!daisy_num[12] & (!\state~41_combout  & !\Add3~85 )))

	.dataa(daisy_num[12]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~85 ),
	.combout(\Add3~86_combout ),
	.cout(\Add3~87 ));
// synopsys translate_off
defparam \Add3~86 .lut_mask = 16'h962B;
defparam \Add3~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N16
cycloneive_lcell_comb \Add3~145 (
// Equation(s):
// \Add3~145_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~86_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[12])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[12]),
	.datad(\Add3~86_combout ),
	.cin(gnd),
	.combout(\Add3~145_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~145 .lut_mask = 16'hBA10;
defparam \Add3~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N17
dffeas \daisy_num[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[12]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[12] .is_wysiwyg = "true";
defparam \daisy_num[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N26
cycloneive_lcell_comb \Add3~88 (
// Equation(s):
// \Add3~88_combout  = (daisy_num[13] & ((\state~41_combout  & (!\Add3~87 )) # (!\state~41_combout  & (\Add3~87  & VCC)))) # (!daisy_num[13] & ((\state~41_combout  & ((\Add3~87 ) # (GND))) # (!\state~41_combout  & (!\Add3~87 ))))
// \Add3~89  = CARRY((daisy_num[13] & (\state~41_combout  & !\Add3~87 )) # (!daisy_num[13] & ((\state~41_combout ) # (!\Add3~87 ))))

	.dataa(daisy_num[13]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~87 ),
	.combout(\Add3~88_combout ),
	.cout(\Add3~89 ));
// synopsys translate_off
defparam \Add3~88 .lut_mask = 16'h694D;
defparam \Add3~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N14
cycloneive_lcell_comb \Add3~144 (
// Equation(s):
// \Add3~144_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~88_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[13])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[13]),
	.datad(\Add3~88_combout ),
	.cin(gnd),
	.combout(\Add3~144_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~144 .lut_mask = 16'hBA10;
defparam \Add3~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N15
dffeas \daisy_num[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[13]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[13] .is_wysiwyg = "true";
defparam \daisy_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N28
cycloneive_lcell_comb \Add3~90 (
// Equation(s):
// \Add3~90_combout  = ((daisy_num[14] $ (\state~41_combout  $ (\Add3~89 )))) # (GND)
// \Add3~91  = CARRY((daisy_num[14] & ((!\Add3~89 ) # (!\state~41_combout ))) # (!daisy_num[14] & (!\state~41_combout  & !\Add3~89 )))

	.dataa(daisy_num[14]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~89 ),
	.combout(\Add3~90_combout ),
	.cout(\Add3~91 ));
// synopsys translate_off
defparam \Add3~90 .lut_mask = 16'h962B;
defparam \Add3~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N4
cycloneive_lcell_comb \Add3~143 (
// Equation(s):
// \Add3~143_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~90_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[14])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[14]),
	.datad(\Add3~90_combout ),
	.cin(gnd),
	.combout(\Add3~143_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~143 .lut_mask = 16'hBA10;
defparam \Add3~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N5
dffeas \daisy_num[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[14]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[14] .is_wysiwyg = "true";
defparam \daisy_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N30
cycloneive_lcell_comb \Add3~92 (
// Equation(s):
// \Add3~92_combout  = (daisy_num[15] & ((\state~41_combout  & (!\Add3~91 )) # (!\state~41_combout  & (\Add3~91  & VCC)))) # (!daisy_num[15] & ((\state~41_combout  & ((\Add3~91 ) # (GND))) # (!\state~41_combout  & (!\Add3~91 ))))
// \Add3~93  = CARRY((daisy_num[15] & (\state~41_combout  & !\Add3~91 )) # (!daisy_num[15] & ((\state~41_combout ) # (!\Add3~91 ))))

	.dataa(daisy_num[15]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~91 ),
	.combout(\Add3~92_combout ),
	.cout(\Add3~93 ));
// synopsys translate_off
defparam \Add3~92 .lut_mask = 16'h694D;
defparam \Add3~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N2
cycloneive_lcell_comb \Add3~142 (
// Equation(s):
// \Add3~142_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~92_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[15])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[15]),
	.datad(\Add3~92_combout ),
	.cin(gnd),
	.combout(\Add3~142_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~142 .lut_mask = 16'hBA10;
defparam \Add3~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N3
dffeas \daisy_num[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[15]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[15] .is_wysiwyg = "true";
defparam \daisy_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N0
cycloneive_lcell_comb \Add3~94 (
// Equation(s):
// \Add3~94_combout  = ((daisy_num[16] $ (\state~41_combout  $ (\Add3~93 )))) # (GND)
// \Add3~95  = CARRY((daisy_num[16] & ((!\Add3~93 ) # (!\state~41_combout ))) # (!daisy_num[16] & (!\state~41_combout  & !\Add3~93 )))

	.dataa(daisy_num[16]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~93 ),
	.combout(\Add3~94_combout ),
	.cout(\Add3~95 ));
// synopsys translate_off
defparam \Add3~94 .lut_mask = 16'h962B;
defparam \Add3~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N20
cycloneive_lcell_comb \Add3~141 (
// Equation(s):
// \Add3~141_combout  = (\state.00000000000000000000000000000011~q  & (((\Add3~94_combout )))) # (!\state.00000000000000000000000000000011~q  & (!\state.00000000000000000000000000001011~q  & (daisy_num[16])))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(daisy_num[16]),
	.datad(\Add3~94_combout ),
	.cin(gnd),
	.combout(\Add3~141_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~141 .lut_mask = 16'hBA10;
defparam \Add3~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N21
dffeas \daisy_num[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[16]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[16] .is_wysiwyg = "true";
defparam \daisy_num[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N2
cycloneive_lcell_comb \Add3~96 (
// Equation(s):
// \Add3~96_combout  = (daisy_num[17] & ((\state~41_combout  & (!\Add3~95 )) # (!\state~41_combout  & (\Add3~95  & VCC)))) # (!daisy_num[17] & ((\state~41_combout  & ((\Add3~95 ) # (GND))) # (!\state~41_combout  & (!\Add3~95 ))))
// \Add3~97  = CARRY((daisy_num[17] & (\state~41_combout  & !\Add3~95 )) # (!daisy_num[17] & ((\state~41_combout ) # (!\Add3~95 ))))

	.dataa(daisy_num[17]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~95 ),
	.combout(\Add3~96_combout ),
	.cout(\Add3~97 ));
// synopsys translate_off
defparam \Add3~96 .lut_mask = 16'h694D;
defparam \Add3~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N30
cycloneive_lcell_comb \Add3~140 (
// Equation(s):
// \Add3~140_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~96_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[17] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\Add3~96_combout ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[17]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~140_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~140 .lut_mask = 16'h88B8;
defparam \Add3~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N31
dffeas \daisy_num[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[17]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[17] .is_wysiwyg = "true";
defparam \daisy_num[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N4
cycloneive_lcell_comb \Add3~98 (
// Equation(s):
// \Add3~98_combout  = ((daisy_num[18] $ (\state~41_combout  $ (\Add3~97 )))) # (GND)
// \Add3~99  = CARRY((daisy_num[18] & ((!\Add3~97 ) # (!\state~41_combout ))) # (!daisy_num[18] & (!\state~41_combout  & !\Add3~97 )))

	.dataa(daisy_num[18]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~97 ),
	.combout(\Add3~98_combout ),
	.cout(\Add3~99 ));
// synopsys translate_off
defparam \Add3~98 .lut_mask = 16'h962B;
defparam \Add3~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N8
cycloneive_lcell_comb \Add3~139 (
// Equation(s):
// \Add3~139_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~98_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[18] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\Add3~98_combout ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[18]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~139_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~139 .lut_mask = 16'h88B8;
defparam \Add3~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N9
dffeas \daisy_num[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[18]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[18] .is_wysiwyg = "true";
defparam \daisy_num[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N6
cycloneive_lcell_comb \Add3~100 (
// Equation(s):
// \Add3~100_combout  = (daisy_num[19] & ((\state~41_combout  & (!\Add3~99 )) # (!\state~41_combout  & (\Add3~99  & VCC)))) # (!daisy_num[19] & ((\state~41_combout  & ((\Add3~99 ) # (GND))) # (!\state~41_combout  & (!\Add3~99 ))))
// \Add3~101  = CARRY((daisy_num[19] & (\state~41_combout  & !\Add3~99 )) # (!daisy_num[19] & ((\state~41_combout ) # (!\Add3~99 ))))

	.dataa(daisy_num[19]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~99 ),
	.combout(\Add3~100_combout ),
	.cout(\Add3~101 ));
// synopsys translate_off
defparam \Add3~100 .lut_mask = 16'h694D;
defparam \Add3~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N22
cycloneive_lcell_comb \Add3~138 (
// Equation(s):
// \Add3~138_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~100_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[19] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\Add3~100_combout ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[19]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~138_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~138 .lut_mask = 16'h88B8;
defparam \Add3~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N23
dffeas \daisy_num[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[19]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[19] .is_wysiwyg = "true";
defparam \daisy_num[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N8
cycloneive_lcell_comb \Add3~102 (
// Equation(s):
// \Add3~102_combout  = ((daisy_num[20] $ (\state~41_combout  $ (\Add3~101 )))) # (GND)
// \Add3~103  = CARRY((daisy_num[20] & ((!\Add3~101 ) # (!\state~41_combout ))) # (!daisy_num[20] & (!\state~41_combout  & !\Add3~101 )))

	.dataa(daisy_num[20]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~101 ),
	.combout(\Add3~102_combout ),
	.cout(\Add3~103 ));
// synopsys translate_off
defparam \Add3~102 .lut_mask = 16'h962B;
defparam \Add3~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N12
cycloneive_lcell_comb \Add3~137 (
// Equation(s):
// \Add3~137_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~102_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[20] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~102_combout ),
	.datac(daisy_num[20]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~137_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~137 .lut_mask = 16'h88D8;
defparam \Add3~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N13
dffeas \daisy_num[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[20]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[20] .is_wysiwyg = "true";
defparam \daisy_num[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N10
cycloneive_lcell_comb \Equal8~4 (
// Equation(s):
// \Equal8~4_combout  = (!daisy_num[19] & (!daisy_num[18] & (!daisy_num[17] & !daisy_num[20])))

	.dataa(daisy_num[19]),
	.datab(daisy_num[18]),
	.datac(daisy_num[17]),
	.datad(daisy_num[20]),
	.cin(gnd),
	.combout(\Equal8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~4 .lut_mask = 16'h0001;
defparam \Equal8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N10
cycloneive_lcell_comb \Add3~104 (
// Equation(s):
// \Add3~104_combout  = (\state~41_combout  & ((daisy_num[21] & (!\Add3~103 )) # (!daisy_num[21] & ((\Add3~103 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[21] & (\Add3~103  & VCC)) # (!daisy_num[21] & (!\Add3~103 ))))
// \Add3~105  = CARRY((\state~41_combout  & ((!\Add3~103 ) # (!daisy_num[21]))) # (!\state~41_combout  & (!daisy_num[21] & !\Add3~103 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~103 ),
	.combout(\Add3~104_combout ),
	.cout(\Add3~105 ));
// synopsys translate_off
defparam \Add3~104 .lut_mask = 16'h692B;
defparam \Add3~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N26
cycloneive_lcell_comb \Add3~136 (
// Equation(s):
// \Add3~136_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~104_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[21] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~104_combout ),
	.datac(daisy_num[21]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~136_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~136 .lut_mask = 16'h88D8;
defparam \Add3~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N27
dffeas \daisy_num[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[21]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[21] .is_wysiwyg = "true";
defparam \daisy_num[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N12
cycloneive_lcell_comb \Add3~106 (
// Equation(s):
// \Add3~106_combout  = ((\state~41_combout  $ (daisy_num[22] $ (\Add3~105 )))) # (GND)
// \Add3~107  = CARRY((\state~41_combout  & (daisy_num[22] & !\Add3~105 )) # (!\state~41_combout  & ((daisy_num[22]) # (!\Add3~105 ))))

	.dataa(\state~41_combout ),
	.datab(daisy_num[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~105 ),
	.combout(\Add3~106_combout ),
	.cout(\Add3~107 ));
// synopsys translate_off
defparam \Add3~106 .lut_mask = 16'h964D;
defparam \Add3~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N28
cycloneive_lcell_comb \Add3~135 (
// Equation(s):
// \Add3~135_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~106_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[22] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~106_combout ),
	.datac(daisy_num[22]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~135_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~135 .lut_mask = 16'h88D8;
defparam \Add3~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N29
dffeas \daisy_num[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[22]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[22] .is_wysiwyg = "true";
defparam \daisy_num[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N14
cycloneive_lcell_comb \Add3~108 (
// Equation(s):
// \Add3~108_combout  = (\state~41_combout  & ((daisy_num[23] & (!\Add3~107 )) # (!daisy_num[23] & ((\Add3~107 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[23] & (\Add3~107  & VCC)) # (!daisy_num[23] & (!\Add3~107 ))))
// \Add3~109  = CARRY((\state~41_combout  & ((!\Add3~107 ) # (!daisy_num[23]))) # (!\state~41_combout  & (!daisy_num[23] & !\Add3~107 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~107 ),
	.combout(\Add3~108_combout ),
	.cout(\Add3~109 ));
// synopsys translate_off
defparam \Add3~108 .lut_mask = 16'h692B;
defparam \Add3~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N6
cycloneive_lcell_comb \Add3~134 (
// Equation(s):
// \Add3~134_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~108_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[23] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~108_combout ),
	.datac(daisy_num[23]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~134_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~134 .lut_mask = 16'h88D8;
defparam \Add3~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N7
dffeas \daisy_num[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[23]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[23] .is_wysiwyg = "true";
defparam \daisy_num[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N16
cycloneive_lcell_comb \Add3~110 (
// Equation(s):
// \Add3~110_combout  = ((\state~41_combout  $ (daisy_num[24] $ (\Add3~109 )))) # (GND)
// \Add3~111  = CARRY((\state~41_combout  & (daisy_num[24] & !\Add3~109 )) # (!\state~41_combout  & ((daisy_num[24]) # (!\Add3~109 ))))

	.dataa(\state~41_combout ),
	.datab(daisy_num[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~109 ),
	.combout(\Add3~110_combout ),
	.cout(\Add3~111 ));
// synopsys translate_off
defparam \Add3~110 .lut_mask = 16'h964D;
defparam \Add3~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N16
cycloneive_lcell_comb \Add3~133 (
// Equation(s):
// \Add3~133_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~110_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[24] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\Add3~110_combout ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(daisy_num[24]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~133_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~133 .lut_mask = 16'h88B8;
defparam \Add3~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N17
dffeas \daisy_num[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[24]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[24] .is_wysiwyg = "true";
defparam \daisy_num[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N20
cycloneive_lcell_comb \Equal8~3 (
// Equation(s):
// \Equal8~3_combout  = (!daisy_num[23] & (!daisy_num[22] & (!daisy_num[21] & !daisy_num[24])))

	.dataa(daisy_num[23]),
	.datab(daisy_num[22]),
	.datac(daisy_num[21]),
	.datad(daisy_num[24]),
	.cin(gnd),
	.combout(\Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~3 .lut_mask = 16'h0001;
defparam \Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N10
cycloneive_lcell_comb \Equal8~6 (
// Equation(s):
// \Equal8~6_combout  = (!daisy_num[9] & (!daisy_num[10] & (!daisy_num[11] & !daisy_num[12])))

	.dataa(daisy_num[9]),
	.datab(daisy_num[10]),
	.datac(daisy_num[11]),
	.datad(daisy_num[12]),
	.cin(gnd),
	.combout(\Equal8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~6 .lut_mask = 16'h0001;
defparam \Equal8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N28
cycloneive_lcell_comb \Equal8~5 (
// Equation(s):
// \Equal8~5_combout  = (!daisy_num[14] & (!daisy_num[15] & (!daisy_num[13] & !daisy_num[16])))

	.dataa(daisy_num[14]),
	.datab(daisy_num[15]),
	.datac(daisy_num[13]),
	.datad(daisy_num[16]),
	.cin(gnd),
	.combout(\Equal8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~5 .lut_mask = 16'h0001;
defparam \Equal8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N8
cycloneive_lcell_comb \Equal8~8 (
// Equation(s):
// \Equal8~8_combout  = (!daisy_num[3] & (!daisy_num[1] & (!daisy_num[2] & !daisy_num[4])))

	.dataa(daisy_num[3]),
	.datab(daisy_num[1]),
	.datac(daisy_num[2]),
	.datad(daisy_num[4]),
	.cin(gnd),
	.combout(\Equal8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~8 .lut_mask = 16'h0001;
defparam \Equal8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N18
cycloneive_lcell_comb \Equal8~7 (
// Equation(s):
// \Equal8~7_combout  = (!daisy_num[8] & (!daisy_num[5] & (!daisy_num[7] & !daisy_num[6])))

	.dataa(daisy_num[8]),
	.datab(daisy_num[5]),
	.datac(daisy_num[7]),
	.datad(daisy_num[6]),
	.cin(gnd),
	.combout(\Equal8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~7 .lut_mask = 16'h0001;
defparam \Equal8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N30
cycloneive_lcell_comb \Equal8~9 (
// Equation(s):
// \Equal8~9_combout  = (\Equal8~6_combout  & (\Equal8~5_combout  & (\Equal8~8_combout  & \Equal8~7_combout )))

	.dataa(\Equal8~6_combout ),
	.datab(\Equal8~5_combout ),
	.datac(\Equal8~8_combout ),
	.datad(\Equal8~7_combout ),
	.cin(gnd),
	.combout(\Equal8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~9 .lut_mask = 16'h8000;
defparam \Equal8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N18
cycloneive_lcell_comb \Add3~112 (
// Equation(s):
// \Add3~112_combout  = (\state~41_combout  & ((daisy_num[25] & (!\Add3~111 )) # (!daisy_num[25] & ((\Add3~111 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[25] & (\Add3~111  & VCC)) # (!daisy_num[25] & (!\Add3~111 ))))
// \Add3~113  = CARRY((\state~41_combout  & ((!\Add3~111 ) # (!daisy_num[25]))) # (!\state~41_combout  & (!daisy_num[25] & !\Add3~111 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~111 ),
	.combout(\Add3~112_combout ),
	.cout(\Add3~113 ));
// synopsys translate_off
defparam \Add3~112 .lut_mask = 16'h692B;
defparam \Add3~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N0
cycloneive_lcell_comb \Add3~130 (
// Equation(s):
// \Add3~130_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~112_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[25] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~112_combout ),
	.datac(daisy_num[25]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~130_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~130 .lut_mask = 16'h88D8;
defparam \Add3~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N1
dffeas \daisy_num[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[25]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[25] .is_wysiwyg = "true";
defparam \daisy_num[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N20
cycloneive_lcell_comb \Add3~114 (
// Equation(s):
// \Add3~114_combout  = ((\state~41_combout  $ (daisy_num[26] $ (\Add3~113 )))) # (GND)
// \Add3~115  = CARRY((\state~41_combout  & (daisy_num[26] & !\Add3~113 )) # (!\state~41_combout  & ((daisy_num[26]) # (!\Add3~113 ))))

	.dataa(\state~41_combout ),
	.datab(daisy_num[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~113 ),
	.combout(\Add3~114_combout ),
	.cout(\Add3~115 ));
// synopsys translate_off
defparam \Add3~114 .lut_mask = 16'h964D;
defparam \Add3~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N22
cycloneive_lcell_comb \Add3~129 (
// Equation(s):
// \Add3~129_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~114_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[26] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~114_combout ),
	.datac(daisy_num[26]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~129_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~129 .lut_mask = 16'h88D8;
defparam \Add3~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N23
dffeas \daisy_num[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[26]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[26] .is_wysiwyg = "true";
defparam \daisy_num[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N22
cycloneive_lcell_comb \Add3~116 (
// Equation(s):
// \Add3~116_combout  = (\state~41_combout  & ((daisy_num[27] & (!\Add3~115 )) # (!daisy_num[27] & ((\Add3~115 ) # (GND))))) # (!\state~41_combout  & ((daisy_num[27] & (\Add3~115  & VCC)) # (!daisy_num[27] & (!\Add3~115 ))))
// \Add3~117  = CARRY((\state~41_combout  & ((!\Add3~115 ) # (!daisy_num[27]))) # (!\state~41_combout  & (!daisy_num[27] & !\Add3~115 )))

	.dataa(\state~41_combout ),
	.datab(daisy_num[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~115 ),
	.combout(\Add3~116_combout ),
	.cout(\Add3~117 ));
// synopsys translate_off
defparam \Add3~116 .lut_mask = 16'h692B;
defparam \Add3~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N28
cycloneive_lcell_comb \Add3~132 (
// Equation(s):
// \Add3~132_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~116_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[27] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~116_combout ),
	.datac(daisy_num[27]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~132_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~132 .lut_mask = 16'h88D8;
defparam \Add3~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N29
dffeas \daisy_num[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[27]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[27] .is_wysiwyg = "true";
defparam \daisy_num[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N24
cycloneive_lcell_comb \Add3~118 (
// Equation(s):
// \Add3~118_combout  = ((\state~41_combout  $ (daisy_num[28] $ (\Add3~117 )))) # (GND)
// \Add3~119  = CARRY((\state~41_combout  & (daisy_num[28] & !\Add3~117 )) # (!\state~41_combout  & ((daisy_num[28]) # (!\Add3~117 ))))

	.dataa(\state~41_combout ),
	.datab(daisy_num[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~117 ),
	.combout(\Add3~118_combout ),
	.cout(\Add3~119 ));
// synopsys translate_off
defparam \Add3~118 .lut_mask = 16'h964D;
defparam \Add3~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N26
cycloneive_lcell_comb \Add3~131 (
// Equation(s):
// \Add3~131_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~118_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[28] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~118_combout ),
	.datac(daisy_num[28]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~131_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~131 .lut_mask = 16'h88D8;
defparam \Add3~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N27
dffeas \daisy_num[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[28]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[28] .is_wysiwyg = "true";
defparam \daisy_num[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N26
cycloneive_lcell_comb \Add3~120 (
// Equation(s):
// \Add3~120_combout  = (daisy_num[29] & ((\state~41_combout  & (!\Add3~119 )) # (!\state~41_combout  & (\Add3~119  & VCC)))) # (!daisy_num[29] & ((\state~41_combout  & ((\Add3~119 ) # (GND))) # (!\state~41_combout  & (!\Add3~119 ))))
// \Add3~121  = CARRY((daisy_num[29] & (\state~41_combout  & !\Add3~119 )) # (!daisy_num[29] & ((\state~41_combout ) # (!\Add3~119 ))))

	.dataa(daisy_num[29]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~119 ),
	.combout(\Add3~120_combout ),
	.cout(\Add3~121 ));
// synopsys translate_off
defparam \Add3~120 .lut_mask = 16'h694D;
defparam \Add3~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N20
cycloneive_lcell_comb \Add3~128 (
// Equation(s):
// \Add3~128_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~120_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[29] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~120_combout ),
	.datac(daisy_num[29]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~128_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~128 .lut_mask = 16'h88D8;
defparam \Add3~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N21
dffeas \daisy_num[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[29]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[29] .is_wysiwyg = "true";
defparam \daisy_num[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N28
cycloneive_lcell_comb \Add3~122 (
// Equation(s):
// \Add3~122_combout  = ((daisy_num[30] $ (\state~41_combout  $ (\Add3~121 )))) # (GND)
// \Add3~123  = CARRY((daisy_num[30] & ((!\Add3~121 ) # (!\state~41_combout ))) # (!daisy_num[30] & (!\state~41_combout  & !\Add3~121 )))

	.dataa(daisy_num[30]),
	.datab(\state~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~121 ),
	.combout(\Add3~122_combout ),
	.cout(\Add3~123 ));
// synopsys translate_off
defparam \Add3~122 .lut_mask = 16'h962B;
defparam \Add3~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N2
cycloneive_lcell_comb \Add3~127 (
// Equation(s):
// \Add3~127_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~122_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[30] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~122_combout ),
	.datac(daisy_num[30]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~127_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~127 .lut_mask = 16'h88D8;
defparam \Add3~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N3
dffeas \daisy_num[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[30]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[30] .is_wysiwyg = "true";
defparam \daisy_num[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N30
cycloneive_lcell_comb \Add3~124 (
// Equation(s):
// \Add3~124_combout  = \state~41_combout  $ (\Add3~123  $ (!daisy_num[31]))

	.dataa(\state~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(daisy_num[31]),
	.cin(\Add3~123 ),
	.combout(\Add3~124_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~124 .lut_mask = 16'h5AA5;
defparam \Add3~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N4
cycloneive_lcell_comb \Add3~126 (
// Equation(s):
// \Add3~126_combout  = (\state.00000000000000000000000000000011~q  & (\Add3~124_combout )) # (!\state.00000000000000000000000000000011~q  & (((daisy_num[31] & !\state.00000000000000000000000000001011~q ))))

	.dataa(\state.00000000000000000000000000000011~q ),
	.datab(\Add3~124_combout ),
	.datac(daisy_num[31]),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\Add3~126_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~126 .lut_mask = 16'h88D8;
defparam \Add3~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N5
dffeas \daisy_num[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Add3~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(daisy_num[31]),
	.prn(vcc));
// synopsys translate_off
defparam \daisy_num[31] .is_wysiwyg = "true";
defparam \daisy_num[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N12
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!daisy_num[30] & (!daisy_num[31] & (daisy_num[0] & !daisy_num[29])))

	.dataa(daisy_num[30]),
	.datab(daisy_num[31]),
	.datac(daisy_num[0]),
	.datad(daisy_num[29]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0010;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N18
cycloneive_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (!daisy_num[26] & !daisy_num[25])

	.dataa(daisy_num[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(daisy_num[25]),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'h0055;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N24
cycloneive_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (\Equal8~0_combout  & (!daisy_num[27] & (!daisy_num[28] & \Equal8~1_combout )))

	.dataa(\Equal8~0_combout ),
	.datab(daisy_num[27]),
	.datac(daisy_num[28]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = 16'h0200;
defparam \Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N24
cycloneive_lcell_comb \Equal8~10 (
// Equation(s):
// \Equal8~10_combout  = (\Equal8~4_combout  & (\Equal8~3_combout  & (\Equal8~9_combout  & \Equal8~2_combout )))

	.dataa(\Equal8~4_combout ),
	.datab(\Equal8~3_combout ),
	.datac(\Equal8~9_combout ),
	.datad(\Equal8~2_combout ),
	.cin(gnd),
	.combout(\Equal8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~10 .lut_mask = 16'h8000;
defparam \Equal8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N0
cycloneive_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = (!\Equal7~10_combout  & (\Equal8~10_combout  & (\nReset~input_o  & \state.00000000000000000000000000000011~q )))

	.dataa(\Equal7~10_combout ),
	.datab(\Equal8~10_combout ),
	.datac(\nReset~input_o ),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\state~40_combout ),
	.cout());
// synopsys translate_off
defparam \state~40 .lut_mask = 16'h4000;
defparam \state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N1
dffeas \state.00000000000000000000000000001011 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000001011 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N18
cycloneive_lcell_comb \state~46 (
// Equation(s):
// \state~46_combout  = (\nReset~input_o  & (!\state.00000000000000000000000000001011~q  & (!\state.00000000000000000000000000000011~q  & \state.00000000000000000000000000000000~q )))

	.dataa(\nReset~input_o ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(\state.00000000000000000000000000000011~q ),
	.datad(\state.00000000000000000000000000000000~q ),
	.cin(gnd),
	.combout(\state~46_combout ),
	.cout());
// synopsys translate_off
defparam \state~46 .lut_mask = 16'h0200;
defparam \state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N19
dffeas \state.00000000000000000000000000000011 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000011 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N30
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\state.00000000000000000000000000000010~q ) # ((\state.00000000000000000000000000000011~q ) # (\state.00000000000000000000000000000001~q ))

	.dataa(gnd),
	.datab(\state.00000000000000000000000000000010~q ),
	.datac(\state.00000000000000000000000000000011~q ),
	.datad(\state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'hFFFC;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N4
cycloneive_lcell_comb \SDO[11][0]~0 (
// Equation(s):
// \SDO[11][0]~0_combout  = (\Equal7~10_combout  & (\state.00000000000000000000000000000011~q  & \nReset~input_o ))

	.dataa(\Equal7~10_combout ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(\nReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDO[11][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDO[11][0]~0 .lut_mask = 16'h8080;
defparam \SDO[11][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N5
dffeas \state.00000000000000000000000000001010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDO[11][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000001010 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = bit_num[0] $ (GND)
// \Add2~1  = CARRY(!bit_num[0])

	.dataa(gnd),
	.datab(bit_num[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hCC33;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N10
cycloneive_lcell_comb \bit_num~0 (
// Equation(s):
// \bit_num~0_combout  = (\state.00000000000000000000000000001010~q  & (\nReset~input_o  & !\Add2~0_combout ))

	.dataa(\state.00000000000000000000000000001010~q ),
	.datab(gnd),
	.datac(\nReset~input_o ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\bit_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~0 .lut_mask = 16'h00A0;
defparam \bit_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N20
cycloneive_lcell_comb \bit_num[0]~1 (
// Equation(s):
// \bit_num[0]~1_combout  = ((!\state.00000000000000000000000000000010~q  & (!\state.00000000000000000000000000000011~q  & !\state.00000000000000000000000000000001~q ))) # (!\nReset~input_o )

	.dataa(\nReset~input_o ),
	.datab(\state.00000000000000000000000000000010~q ),
	.datac(\state.00000000000000000000000000000011~q ),
	.datad(\state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\bit_num[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num[0]~1 .lut_mask = 16'h5557;
defparam \bit_num[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N11
dffeas \bit_num[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\bit_num~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[0] .is_wysiwyg = "true";
defparam \bit_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (bit_num[1] & (\Add2~1  & VCC)) # (!bit_num[1] & (!\Add2~1 ))
// \Add2~3  = CARRY((!bit_num[1] & !\Add2~1 ))

	.dataa(gnd),
	.datab(bit_num[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hC303;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\Add2~2_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[1] & \WideOr2~0_combout )))) # (!\Add2~2_combout  & (((bit_num[1] & \WideOr2~0_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[1]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hF888;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N27
dffeas \bit_num[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[1] .is_wysiwyg = "true";
defparam \bit_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (bit_num[2] & ((GND) # (!\Add2~3 ))) # (!bit_num[2] & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((bit_num[2]) # (!\Add2~3 ))

	.dataa(gnd),
	.datab(bit_num[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h3CCF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.00000000000000000000000000001010~q  & ((\Add2~4_combout ) # ((\WideOr2~0_combout  & bit_num[2])))) # (!\state.00000000000000000000000000001010~q  & (\WideOr2~0_combout  & (bit_num[2])))

	.dataa(\state.00000000000000000000000000001010~q ),
	.datab(\WideOr2~0_combout ),
	.datac(bit_num[2]),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hEAC0;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \bit_num[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[2] .is_wysiwyg = "true";
defparam \bit_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (bit_num[3] & (\Add2~5  & VCC)) # (!bit_num[3] & (!\Add2~5 ))
// \Add2~7  = CARRY((!bit_num[3] & !\Add2~5 ))

	.dataa(gnd),
	.datab(bit_num[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC303;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\Add2~6_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[3] & \WideOr2~0_combout )))) # (!\Add2~6_combout  & (((bit_num[3] & \WideOr2~0_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[3]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hF888;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N3
dffeas \bit_num[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[3] .is_wysiwyg = "true";
defparam \bit_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (bit_num[4] & ((GND) # (!\Add2~7 ))) # (!bit_num[4] & (\Add2~7  $ (GND)))
// \Add2~9  = CARRY((bit_num[4]) # (!\Add2~7 ))

	.dataa(gnd),
	.datab(bit_num[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h3CCF;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\Add2~8_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[4] & \WideOr2~0_combout )))) # (!\Add2~8_combout  & (((bit_num[4] & \WideOr2~0_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[4]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hF888;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \bit_num[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[4] .is_wysiwyg = "true";
defparam \bit_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N10
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (bit_num[5] & (\Add2~9  & VCC)) # (!bit_num[5] & (!\Add2~9 ))
// \Add2~11  = CARRY((!bit_num[5] & !\Add2~9 ))

	.dataa(bit_num[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hA505;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\Add2~10_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[5] & \WideOr2~0_combout )))) # (!\Add2~10_combout  & (((bit_num[5] & \WideOr2~0_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[5]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hF888;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \bit_num[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[5] .is_wysiwyg = "true";
defparam \bit_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (bit_num[6] & ((GND) # (!\Add2~11 ))) # (!bit_num[6] & (\Add2~11  $ (GND)))
// \Add2~13  = CARRY((bit_num[6]) # (!\Add2~11 ))

	.dataa(gnd),
	.datab(bit_num[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h3CCF;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N0
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\Add2~12_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[6] & \WideOr2~0_combout )))) # (!\Add2~12_combout  & (((bit_num[6] & \WideOr2~0_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[6]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hF888;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \bit_num[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[6] .is_wysiwyg = "true";
defparam \bit_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (bit_num[7] & (\Add2~13  & VCC)) # (!bit_num[7] & (!\Add2~13 ))
// \Add2~15  = CARRY((!bit_num[7] & !\Add2~13 ))

	.dataa(gnd),
	.datab(bit_num[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hC303;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\state.00000000000000000000000000001010~q  & ((\Add2~14_combout ) # ((\WideOr2~0_combout  & bit_num[7])))) # (!\state.00000000000000000000000000001010~q  & (\WideOr2~0_combout  & (bit_num[7])))

	.dataa(\state.00000000000000000000000000001010~q ),
	.datab(\WideOr2~0_combout ),
	.datac(bit_num[7]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hEAC0;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N19
dffeas \bit_num[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[7] .is_wysiwyg = "true";
defparam \bit_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (bit_num[8] & (\Add2~15  $ (GND))) # (!bit_num[8] & ((GND) # (!\Add2~15 )))
// \Add2~17  = CARRY((!\Add2~15 ) # (!bit_num[8]))

	.dataa(bit_num[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hA55F;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N30
cycloneive_lcell_comb \bit_num~3 (
// Equation(s):
// \bit_num~3_combout  = (\state.00000000000000000000000000001010~q  & (\nReset~input_o  & !\Add2~16_combout ))

	.dataa(\state.00000000000000000000000000001010~q ),
	.datab(gnd),
	.datac(\nReset~input_o ),
	.datad(\Add2~16_combout ),
	.cin(gnd),
	.combout(\bit_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~3 .lut_mask = 16'h00A0;
defparam \bit_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N31
dffeas \bit_num[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\bit_num~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[8] .is_wysiwyg = "true";
defparam \bit_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (bit_num[9] & (!\Add2~17 )) # (!bit_num[9] & (\Add2~17  & VCC))
// \Add2~19  = CARRY((bit_num[9] & !\Add2~17 ))

	.dataa(gnd),
	.datab(bit_num[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h3C0C;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N12
cycloneive_lcell_comb \bit_num~2 (
// Equation(s):
// \bit_num~2_combout  = (\state.00000000000000000000000000001010~q  & (\nReset~input_o  & !\Add2~18_combout ))

	.dataa(\state.00000000000000000000000000001010~q ),
	.datab(gnd),
	.datac(\nReset~input_o ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\bit_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num~2 .lut_mask = 16'h00A0;
defparam \bit_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N13
dffeas \bit_num[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\bit_num~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[9] .is_wysiwyg = "true";
defparam \bit_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (bit_num[10] & ((GND) # (!\Add2~19 ))) # (!bit_num[10] & (\Add2~19  $ (GND)))
// \Add2~21  = CARRY((bit_num[10]) # (!\Add2~19 ))

	.dataa(gnd),
	.datab(bit_num[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h3CCF;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N28
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Add2~20_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[10] & \WideOr2~0_combout )))) # (!\Add2~20_combout  & (((bit_num[10] & \WideOr2~0_combout ))))

	.dataa(\Add2~20_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[10]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hF888;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \bit_num[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[10] .is_wysiwyg = "true";
defparam \bit_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (bit_num[11] & (\Add2~21  & VCC)) # (!bit_num[11] & (!\Add2~21 ))
// \Add2~23  = CARRY((!bit_num[11] & !\Add2~21 ))

	.dataa(gnd),
	.datab(bit_num[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'hC303;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N6
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\Add2~22_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[11] & \WideOr2~0_combout )))) # (!\Add2~22_combout  & (((bit_num[11] & \WideOr2~0_combout ))))

	.dataa(\Add2~22_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[11]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hF888;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N7
dffeas \bit_num[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[11] .is_wysiwyg = "true";
defparam \bit_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (bit_num[12] & ((GND) # (!\Add2~23 ))) # (!bit_num[12] & (\Add2~23  $ (GND)))
// \Add2~25  = CARRY((bit_num[12]) # (!\Add2~23 ))

	.dataa(bit_num[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h5AAF;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N16
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Add2~24_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[12] & \WideOr2~0_combout )))) # (!\Add2~24_combout  & (((bit_num[12] & \WideOr2~0_combout ))))

	.dataa(\Add2~24_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[12]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hF888;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N17
dffeas \bit_num[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[12] .is_wysiwyg = "true";
defparam \bit_num[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (bit_num[13] & (\Add2~25  & VCC)) # (!bit_num[13] & (!\Add2~25 ))
// \Add2~27  = CARRY((!bit_num[13] & !\Add2~25 ))

	.dataa(bit_num[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'hA505;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N2
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\Add2~26_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[13] & \WideOr2~0_combout )))) # (!\Add2~26_combout  & (((bit_num[13] & \WideOr2~0_combout ))))

	.dataa(\Add2~26_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[13]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF888;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N3
dffeas \bit_num[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[13] .is_wysiwyg = "true";
defparam \bit_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (bit_num[14] & ((GND) # (!\Add2~27 ))) # (!bit_num[14] & (\Add2~27  $ (GND)))
// \Add2~29  = CARRY((bit_num[14]) # (!\Add2~27 ))

	.dataa(bit_num[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h5AAF;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N8
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\WideOr2~0_combout  & ((bit_num[14]) # ((\state.00000000000000000000000000001010~q  & \Add2~28_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~28_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[14]),
	.datad(\Add2~28_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hECA0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N9
dffeas \bit_num[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[14] .is_wysiwyg = "true";
defparam \bit_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N12
cycloneive_lcell_comb \Equal7~6 (
// Equation(s):
// \Equal7~6_combout  = (bit_num[14]) # (bit_num[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(bit_num[14]),
	.datad(bit_num[13]),
	.cin(gnd),
	.combout(\Equal7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~6 .lut_mask = 16'hFFF0;
defparam \Equal7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (bit_num[15] & (\Add2~29  & VCC)) # (!bit_num[15] & (!\Add2~29 ))
// \Add2~31  = CARRY((!bit_num[15] & !\Add2~29 ))

	.dataa(bit_num[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'hA505;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N14
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Add2~30_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[15] & \WideOr2~0_combout )))) # (!\Add2~30_combout  & (((bit_num[15] & \WideOr2~0_combout ))))

	.dataa(\Add2~30_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[15]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hF888;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N15
dffeas \bit_num[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[15] .is_wysiwyg = "true";
defparam \bit_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N0
cycloneive_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (bit_num[16] & ((GND) # (!\Add2~31 ))) # (!bit_num[16] & (\Add2~31  $ (GND)))
// \Add2~33  = CARRY((bit_num[16]) # (!\Add2~31 ))

	.dataa(gnd),
	.datab(bit_num[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h3CCF;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N24
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\Add2~32_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[16] & \WideOr2~0_combout )))) # (!\Add2~32_combout  & (((bit_num[16] & \WideOr2~0_combout ))))

	.dataa(\Add2~32_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[16]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hF888;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N25
dffeas \bit_num[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[16]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[16] .is_wysiwyg = "true";
defparam \bit_num[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N2
cycloneive_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (bit_num[17] & (\Add2~33  & VCC)) # (!bit_num[17] & (!\Add2~33 ))
// \Add2~35  = CARRY((!bit_num[17] & !\Add2~33 ))

	.dataa(bit_num[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'hA505;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N10
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\WideOr2~0_combout  & ((bit_num[17]) # ((\state.00000000000000000000000000001010~q  & \Add2~34_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~34_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[17]),
	.datad(\Add2~34_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hECA0;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N11
dffeas \bit_num[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[17]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[17] .is_wysiwyg = "true";
defparam \bit_num[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N4
cycloneive_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (bit_num[18] & ((GND) # (!\Add2~35 ))) # (!bit_num[18] & (\Add2~35  $ (GND)))
// \Add2~37  = CARRY((bit_num[18]) # (!\Add2~35 ))

	.dataa(bit_num[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h5AAF;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N0
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Add2~36_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[18] & \WideOr2~0_combout )))) # (!\Add2~36_combout  & (((bit_num[18] & \WideOr2~0_combout ))))

	.dataa(\Add2~36_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[18]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hF888;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N1
dffeas \bit_num[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[18]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[18] .is_wysiwyg = "true";
defparam \bit_num[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N26
cycloneive_lcell_comb \Equal7~5 (
// Equation(s):
// \Equal7~5_combout  = (bit_num[17]) # ((bit_num[16]) # ((bit_num[15]) # (bit_num[18])))

	.dataa(bit_num[17]),
	.datab(bit_num[16]),
	.datac(bit_num[15]),
	.datad(bit_num[18]),
	.cin(gnd),
	.combout(\Equal7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~5 .lut_mask = 16'hFFFE;
defparam \Equal7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N18
cycloneive_lcell_comb \Equal7~7 (
// Equation(s):
// \Equal7~7_combout  = (\Equal7~6_combout ) # ((bit_num[12]) # ((\Equal7~5_combout ) # (bit_num[11])))

	.dataa(\Equal7~6_combout ),
	.datab(bit_num[12]),
	.datac(\Equal7~5_combout ),
	.datad(bit_num[11]),
	.cin(gnd),
	.combout(\Equal7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~7 .lut_mask = 16'hFFFE;
defparam \Equal7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
cycloneive_lcell_comb \Equal7~9 (
// Equation(s):
// \Equal7~9_combout  = (bit_num[4]) # ((bit_num[2]) # ((bit_num[1]) # (bit_num[3])))

	.dataa(bit_num[4]),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Equal7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~9 .lut_mask = 16'hFFFE;
defparam \Equal7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N6
cycloneive_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (bit_num[19] & (\Add2~37  & VCC)) # (!bit_num[19] & (!\Add2~37 ))
// \Add2~39  = CARRY((!bit_num[19] & !\Add2~37 ))

	.dataa(bit_num[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'hA505;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\WideOr2~0_combout  & ((bit_num[19]) # ((\state.00000000000000000000000000001010~q  & \Add2~38_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~38_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[19]),
	.datad(\Add2~38_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hECA0;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \bit_num[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[19]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[19] .is_wysiwyg = "true";
defparam \bit_num[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
cycloneive_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (bit_num[20] & ((GND) # (!\Add2~39 ))) # (!bit_num[20] & (\Add2~39  $ (GND)))
// \Add2~41  = CARRY((bit_num[20]) # (!\Add2~39 ))

	.dataa(gnd),
	.datab(bit_num[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'h3CCF;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\WideOr2~0_combout  & ((bit_num[20]) # ((\state.00000000000000000000000000001010~q  & \Add2~40_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~40_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[20]),
	.datad(\Add2~40_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hECA0;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N9
dffeas \bit_num[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[20]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[20] .is_wysiwyg = "true";
defparam \bit_num[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N10
cycloneive_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (bit_num[21] & (\Add2~41  & VCC)) # (!bit_num[21] & (!\Add2~41 ))
// \Add2~43  = CARRY((!bit_num[21] & !\Add2~41 ))

	.dataa(gnd),
	.datab(bit_num[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'hC303;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\WideOr2~0_combout  & ((bit_num[21]) # ((\state.00000000000000000000000000001010~q  & \Add2~42_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~42_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[21]),
	.datad(\Add2~42_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hECA0;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \bit_num[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[21]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[21] .is_wysiwyg = "true";
defparam \bit_num[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N12
cycloneive_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (bit_num[22] & ((GND) # (!\Add2~43 ))) # (!bit_num[22] & (\Add2~43  $ (GND)))
// \Add2~45  = CARRY((bit_num[22]) # (!\Add2~43 ))

	.dataa(gnd),
	.datab(bit_num[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout(\Add2~45 ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h3CCF;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\WideOr2~0_combout  & ((bit_num[22]) # ((\state.00000000000000000000000000001010~q  & \Add2~44_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~44_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[22]),
	.datad(\Add2~44_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hECA0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \bit_num[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[22]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[22] .is_wysiwyg = "true";
defparam \bit_num[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneive_lcell_comb \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = (bit_num[19]) # ((bit_num[20]) # ((bit_num[21]) # (bit_num[22])))

	.dataa(bit_num[19]),
	.datab(bit_num[20]),
	.datac(bit_num[21]),
	.datad(bit_num[22]),
	.cin(gnd),
	.combout(\Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~3 .lut_mask = 16'hFFFE;
defparam \Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
cycloneive_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = (bit_num[23] & (\Add2~45  & VCC)) # (!bit_num[23] & (!\Add2~45 ))
// \Add2~47  = CARRY((!bit_num[23] & !\Add2~45 ))

	.dataa(gnd),
	.datab(bit_num[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~45 ),
	.combout(\Add2~46_combout ),
	.cout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'hC303;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\WideOr2~0_combout  & ((bit_num[23]) # ((\state.00000000000000000000000000001010~q  & \Add2~46_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~46_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[23]),
	.datad(\Add2~46_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hECA0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \bit_num[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[23]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[23] .is_wysiwyg = "true";
defparam \bit_num[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N16
cycloneive_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (bit_num[24] & ((GND) # (!\Add2~47 ))) # (!bit_num[24] & (\Add2~47  $ (GND)))
// \Add2~49  = CARRY((bit_num[24]) # (!\Add2~47 ))

	.dataa(gnd),
	.datab(bit_num[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~47 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'h3CCF;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\WideOr2~0_combout  & ((bit_num[24]) # ((\state.00000000000000000000000000001010~q  & \Add2~48_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~48_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[24]),
	.datad(\Add2~48_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hECA0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \bit_num[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[24]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[24] .is_wysiwyg = "true";
defparam \bit_num[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
cycloneive_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (bit_num[25] & (\Add2~49  & VCC)) # (!bit_num[25] & (!\Add2~49 ))
// \Add2~51  = CARRY((!bit_num[25] & !\Add2~49 ))

	.dataa(gnd),
	.datab(bit_num[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~50_combout ),
	.cout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'hC303;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\WideOr2~0_combout  & ((bit_num[25]) # ((\state.00000000000000000000000000001010~q  & \Add2~50_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~50_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[25]),
	.datad(\Add2~50_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hECA0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N15
dffeas \bit_num[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[25]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[25] .is_wysiwyg = "true";
defparam \bit_num[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N20
cycloneive_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_combout  = (bit_num[26] & ((GND) # (!\Add2~51 ))) # (!bit_num[26] & (\Add2~51  $ (GND)))
// \Add2~53  = CARRY((bit_num[26]) # (!\Add2~51 ))

	.dataa(bit_num[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~51 ),
	.combout(\Add2~52_combout ),
	.cout(\Add2~53 ));
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'h5AAF;
defparam \Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\WideOr2~0_combout  & ((bit_num[26]) # ((\state.00000000000000000000000000001010~q  & \Add2~52_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~52_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[26]),
	.datad(\Add2~52_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hECA0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N21
dffeas \bit_num[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[26]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[26] .is_wysiwyg = "true";
defparam \bit_num[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneive_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (bit_num[23]) # ((bit_num[24]) # ((bit_num[25]) # (bit_num[26])))

	.dataa(bit_num[23]),
	.datab(bit_num[24]),
	.datac(bit_num[25]),
	.datad(bit_num[26]),
	.cin(gnd),
	.combout(\Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = 16'hFFFE;
defparam \Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N22
cycloneive_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (bit_num[27] & (\Add2~53  & VCC)) # (!bit_num[27] & (!\Add2~53 ))
// \Add2~55  = CARRY((!bit_num[27] & !\Add2~53 ))

	.dataa(bit_num[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~53 ),
	.combout(\Add2~54_combout ),
	.cout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'hA505;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\WideOr2~0_combout  & ((bit_num[27]) # ((\state.00000000000000000000000000001010~q  & \Add2~54_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~54_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[27]),
	.datad(\Add2~54_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hECA0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N27
dffeas \bit_num[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[27]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[27] .is_wysiwyg = "true";
defparam \bit_num[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N24
cycloneive_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (bit_num[28] & ((GND) # (!\Add2~55 ))) # (!bit_num[28] & (\Add2~55  $ (GND)))
// \Add2~57  = CARRY((bit_num[28]) # (!\Add2~55 ))

	.dataa(gnd),
	.datab(bit_num[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~55 ),
	.combout(\Add2~56_combout ),
	.cout(\Add2~57 ));
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'h3CCF;
defparam \Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\WideOr2~0_combout  & ((bit_num[28]) # ((\state.00000000000000000000000000001010~q  & \Add2~56_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~56_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[28]),
	.datad(\Add2~56_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hECA0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \bit_num[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[28]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[28] .is_wysiwyg = "true";
defparam \bit_num[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N26
cycloneive_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_combout  = (bit_num[29] & (\Add2~57  & VCC)) # (!bit_num[29] & (!\Add2~57 ))
// \Add2~59  = CARRY((!bit_num[29] & !\Add2~57 ))

	.dataa(bit_num[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~57 ),
	.combout(\Add2~58_combout ),
	.cout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'hA505;
defparam \Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Add2~58_combout  & ((\state.00000000000000000000000000001010~q ) # ((bit_num[29] & \WideOr2~0_combout )))) # (!\Add2~58_combout  & (((bit_num[29] & \WideOr2~0_combout ))))

	.dataa(\Add2~58_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[29]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF888;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N3
dffeas \bit_num[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[29]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[29] .is_wysiwyg = "true";
defparam \bit_num[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
cycloneive_lcell_comb \Add2~60 (
// Equation(s):
// \Add2~60_combout  = (bit_num[30] & ((GND) # (!\Add2~59 ))) # (!bit_num[30] & (\Add2~59  $ (GND)))
// \Add2~61  = CARRY((bit_num[30]) # (!\Add2~59 ))

	.dataa(bit_num[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~59 ),
	.combout(\Add2~60_combout ),
	.cout(\Add2~61 ));
// synopsys translate_off
defparam \Add2~60 .lut_mask = 16'h5AAF;
defparam \Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\WideOr2~0_combout  & ((bit_num[30]) # ((\state.00000000000000000000000000001010~q  & \Add2~60_combout )))) # (!\WideOr2~0_combout  & (\state.00000000000000000000000000001010~q  & ((\Add2~60_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(bit_num[30]),
	.datad(\Add2~60_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hECA0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \bit_num[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[30]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[30] .is_wysiwyg = "true";
defparam \bit_num[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
cycloneive_lcell_comb \Add2~62 (
// Equation(s):
// \Add2~62_combout  = bit_num[31] $ (!\Add2~61 )

	.dataa(bit_num[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~61 ),
	.combout(\Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~62 .lut_mask = 16'hA5A5;
defparam \Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N24
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.00000000000000000000000000001010~q  & ((\Add2~62_combout ) # ((bit_num[31] & \WideOr2~0_combout )))) # (!\state.00000000000000000000000000001010~q  & (((bit_num[31] & \WideOr2~0_combout ))))

	.dataa(\state.00000000000000000000000000001010~q ),
	.datab(\Add2~62_combout ),
	.datac(bit_num[31]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hF888;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N25
dffeas \bit_num[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[31]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[31] .is_wysiwyg = "true";
defparam \bit_num[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N8
cycloneive_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (((bit_num[31]) # (!bit_num[8])) # (!bit_num[0])) # (!bit_num[9])

	.dataa(bit_num[9]),
	.datab(bit_num[0]),
	.datac(bit_num[8]),
	.datad(bit_num[31]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'hFF7F;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
cycloneive_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (bit_num[29]) # ((bit_num[28]) # ((bit_num[30]) # (bit_num[27])))

	.dataa(bit_num[29]),
	.datab(bit_num[28]),
	.datac(bit_num[30]),
	.datad(bit_num[27]),
	.cin(gnd),
	.combout(\Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = 16'hFFFE;
defparam \Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
cycloneive_lcell_comb \Equal7~4 (
// Equation(s):
// \Equal7~4_combout  = (\Equal7~3_combout ) # ((\Equal7~2_combout ) # ((\Equal7~0_combout ) # (\Equal7~1_combout )))

	.dataa(\Equal7~3_combout ),
	.datab(\Equal7~2_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\Equal7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~4 .lut_mask = 16'hFFFE;
defparam \Equal7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
cycloneive_lcell_comb \Equal7~8 (
// Equation(s):
// \Equal7~8_combout  = (bit_num[6]) # ((bit_num[5]) # ((bit_num[7]) # (bit_num[10])))

	.dataa(bit_num[6]),
	.datab(bit_num[5]),
	.datac(bit_num[7]),
	.datad(bit_num[10]),
	.cin(gnd),
	.combout(\Equal7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~8 .lut_mask = 16'hFFFE;
defparam \Equal7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
cycloneive_lcell_comb \Equal7~10 (
// Equation(s):
// \Equal7~10_combout  = (\Equal7~7_combout ) # ((\Equal7~9_combout ) # ((\Equal7~4_combout ) # (\Equal7~8_combout )))

	.dataa(\Equal7~7_combout ),
	.datab(\Equal7~9_combout ),
	.datac(\Equal7~4_combout ),
	.datad(\Equal7~8_combout ),
	.cin(gnd),
	.combout(\Equal7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~10 .lut_mask = 16'hFFFE;
defparam \Equal7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N14
cycloneive_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = (\Equal7~10_combout ) # (\Equal8~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal7~10_combout ),
	.datad(\Equal8~10_combout ),
	.cin(gnd),
	.combout(\state~41_combout ),
	.cout());
// synopsys translate_off
defparam \state~41 .lut_mask = 16'hFFF0;
defparam \state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N2
cycloneive_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = (!\state.00000000000000000000000000001011~q  & (\nReset~input_o  & ((\state~41_combout ) # (!\state.00000000000000000000000000000011~q ))))

	.dataa(\state~41_combout ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(\nReset~input_o ),
	.datad(\state.00000000000000000000000000000011~q ),
	.cin(gnd),
	.combout(\state~42_combout ),
	.cout());
// synopsys translate_off
defparam \state~42 .lut_mask = 16'h2030;
defparam \state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N3
dffeas \state.00000000000000000000000000000000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000000000000000000000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000000000000000000000000000000 .is_wysiwyg = "true";
defparam \state.00000000000000000000000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state.00000000000000000000000000001011~q  & !\state.00000000000000000000000000000001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.00000000000000000000000000001011~q ),
	.datad(\state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h000F;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N22
cycloneive_lcell_comb \Selector602~0 (
// Equation(s):
// \Selector602~0_combout  = (\need_new_slice~q  & (((\state.00000000000000000000000000001010~q ) # (!\Selector1~0_combout )) # (!\state.00000000000000000000000000000000~q )))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(\need_new_slice~q ),
	.datac(\state.00000000000000000000000000001010~q ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector602~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector602~0 .lut_mask = 16'hC4CC;
defparam \Selector602~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N24
cycloneive_lcell_comb \Selector602~1 (
// Equation(s):
// \Selector602~1_combout  = (\Selector602~0_combout ) # ((\state.00000000000000000000000000000010~q ) # ((\init~q  & !\state.00000000000000000000000000000000~q )))

	.dataa(\Selector602~0_combout ),
	.datab(\init~q ),
	.datac(\state.00000000000000000000000000000000~q ),
	.datad(\state.00000000000000000000000000000010~q ),
	.cin(gnd),
	.combout(\Selector602~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector602~1 .lut_mask = 16'hFFAE;
defparam \Selector602~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas need_new_slice(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector602~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\need_new_slice~q ),
	.prn(vcc));
// synopsys translate_off
defparam need_new_slice.is_wysiwyg = "true";
defparam need_new_slice.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \read_request~0 (
// Equation(s):
// \read_request~0_combout  = (\read_request~q ) # (\need_new_slice~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\read_request~q ),
	.datad(\need_new_slice~q ),
	.cin(gnd),
	.combout(\read_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_request~0 .lut_mask = 16'hFFF0;
defparam \read_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas read_request(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\read_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_request.is_wysiwyg = "true";
defparam read_request.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \m_state[1]~4 (
// Equation(s):
// \m_state[1]~4_combout  = (m_state[1] & ((\read_request~q ) # ((m_state[0])))) # (!m_state[1] & (((!m_state[0]) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ))))

	.dataa(\read_request~q ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datac(m_state[1]),
	.datad(m_state[0]),
	.cin(gnd),
	.combout(\m_state[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \m_state[1]~4 .lut_mask = 16'hF3AF;
defparam \m_state[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \m_state[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\m_state[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m_state[1] .is_wysiwyg = "true";
defparam \m_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout  = (m_state[0] & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]) # 
// ((!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1])))) # (!m_state[0] & (m_state[1] & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]) # 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]))))

	.dataa(m_state[0]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(m_state[1]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0 .lut_mask = 16'hCF8A;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout  = \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0] $ 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout  $ (((\sdram|new_sdram_controller_0|f_pop~q  & \sdram|new_sdram_controller_0|Selector41~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|f_pop~q ),
	.datab(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1 .lut_mask = 16'h8778;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1] & 
// !\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0 .lut_mask = 16'h00F0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \m_state[1]~2 (
// Equation(s):
// \m_state[1]~2_combout  = (m_state[1] & ((m_state[0]) # (\read_request~q )))

	.dataa(m_state[0]),
	.datab(gnd),
	.datac(\read_request~q ),
	.datad(m_state[1]),
	.cin(gnd),
	.combout(\m_state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m_state[1]~2 .lut_mask = 16'hFA00;
defparam \m_state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \m_state[0]~3 (
// Equation(s):
// \m_state[0]~3_combout  = (\nReset~input_o  & ((\m_state[1]~2_combout ) # ((!\Equal6~0_combout  & \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ))))

	.dataa(\nReset~input_o ),
	.datab(\Equal6~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datad(\m_state[1]~2_combout ),
	.cin(gnd),
	.combout(\m_state[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m_state[0]~3 .lut_mask = 16'hAA20;
defparam \m_state[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \m_state[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\m_state[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m_state[0] .is_wysiwyg = "true";
defparam \m_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (m_state[1]) # (!m_state[0])

	.dataa(m_state[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(m_state[1]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'hFF55;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0_combout  = \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q  $ 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0 .lut_mask = 16'h0FF0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q  & 
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0 .lut_mask = 16'hCC00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Equal6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout  = (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q  & 
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|wr_address~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0 .lut_mask = 16'h3300;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [42])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [42])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [42]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [42]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|active_rnw~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|active_rnw~feeder_combout  = \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|active_rnw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_rnw~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|active_rnw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|WideOr9~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|WideOr9~0_combout  = (!\sdram|new_sdram_controller_0|m_state.000001000~q  & !\sdram|new_sdram_controller_0|m_state.000010000~q )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|WideOr9~0 .lut_mask = 16'h0303;
defparam \sdram|new_sdram_controller_0|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]) # 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0 .lut_mask = 16'hFFF0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|active_cs_n~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|active_cs_n~0_combout  = (\sdram|new_sdram_controller_0|active_cs_n~q  & (((!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ) # 
// (!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )) # (!\sdram|new_sdram_controller_0|Selector25~4_combout )))

	.dataa(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.datab(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_cs_n~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|active_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_cs_n~0 .lut_mask = 16'h7F00;
defparam \sdram|new_sdram_controller_0|active_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|active_cs_n~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|active_cs_n~1_combout  = (\sdram|new_sdram_controller_0|active_cs_n~0_combout ) # ((\sdram|new_sdram_controller_0|Selector25~4_combout  & (\sdram|new_sdram_controller_0|refresh_request~q  & 
// \sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.datab(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\sdram|new_sdram_controller_0|active_cs_n~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|active_cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_cs_n~1 .lut_mask = 16'hFF80;
defparam \sdram|new_sdram_controller_0|active_cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \sdram|new_sdram_controller_0|active_cs_n (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|active_cs_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_cs_n .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \writeAddress[0]~28 (
// Equation(s):
// \writeAddress[0]~28_combout  = writeAddress[0] $ (VCC)
// \writeAddress[0]~29  = CARRY(writeAddress[0])

	.dataa(gnd),
	.datab(writeAddress[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\writeAddress[0]~28_combout ),
	.cout(\writeAddress[0]~29 ));
// synopsys translate_off
defparam \writeAddress[0]~28 .lut_mask = 16'h33CC;
defparam \writeAddress[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \writeAddress[20]~78 (
// Equation(s):
// \writeAddress[20]~78_combout  = ((m_state[1]) # ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ) # (!m_state[0]))) # (!\nReset~input_o )

	.dataa(\nReset~input_o ),
	.datab(m_state[1]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datad(m_state[0]),
	.cin(gnd),
	.combout(\writeAddress[20]~78_combout ),
	.cout());
// synopsys translate_off
defparam \writeAddress[20]~78 .lut_mask = 16'hFDFF;
defparam \writeAddress[20]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \VSYNC~input (
	.i(VSYNC),
	.ibar(gnd),
	.o(\VSYNC~input_o ));
// synopsys translate_off
defparam \VSYNC~input .bus_hold = "false";
defparam \VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \writeAddress[20]~48 (
// Equation(s):
// \writeAddress[20]~48_combout  = ((\VSYNC~input_o ) # ((!\Equal6~0_combout  & !\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ))) # (!\nReset~input_o )

	.dataa(\nReset~input_o ),
	.datab(\Equal6~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datad(\VSYNC~input_o ),
	.cin(gnd),
	.combout(\writeAddress[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \writeAddress[20]~48 .lut_mask = 16'hFF57;
defparam \writeAddress[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \writeAddress[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[0] .is_wysiwyg = "true";
defparam \writeAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \writeAddress[1]~30 (
// Equation(s):
// \writeAddress[1]~30_combout  = (writeAddress[1] & (!\writeAddress[0]~29 )) # (!writeAddress[1] & ((\writeAddress[0]~29 ) # (GND)))
// \writeAddress[1]~31  = CARRY((!\writeAddress[0]~29 ) # (!writeAddress[1]))

	.dataa(writeAddress[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[0]~29 ),
	.combout(\writeAddress[1]~30_combout ),
	.cout(\writeAddress[1]~31 ));
// synopsys translate_off
defparam \writeAddress[1]~30 .lut_mask = 16'h5A5F;
defparam \writeAddress[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \writeAddress[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[1] .is_wysiwyg = "true";
defparam \writeAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \writeAddress[2]~32 (
// Equation(s):
// \writeAddress[2]~32_combout  = (writeAddress[2] & (\writeAddress[1]~31  $ (GND))) # (!writeAddress[2] & (!\writeAddress[1]~31  & VCC))
// \writeAddress[2]~33  = CARRY((writeAddress[2] & !\writeAddress[1]~31 ))

	.dataa(writeAddress[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[1]~31 ),
	.combout(\writeAddress[2]~32_combout ),
	.cout(\writeAddress[2]~33 ));
// synopsys translate_off
defparam \writeAddress[2]~32 .lut_mask = 16'hA50A;
defparam \writeAddress[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \writeAddress[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[2] .is_wysiwyg = "true";
defparam \writeAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \writeAddress[3]~34 (
// Equation(s):
// \writeAddress[3]~34_combout  = (writeAddress[3] & (!\writeAddress[2]~33 )) # (!writeAddress[3] & ((\writeAddress[2]~33 ) # (GND)))
// \writeAddress[3]~35  = CARRY((!\writeAddress[2]~33 ) # (!writeAddress[3]))

	.dataa(gnd),
	.datab(writeAddress[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[2]~33 ),
	.combout(\writeAddress[3]~34_combout ),
	.cout(\writeAddress[3]~35 ));
// synopsys translate_off
defparam \writeAddress[3]~34 .lut_mask = 16'h3C3F;
defparam \writeAddress[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \writeAddress[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[3] .is_wysiwyg = "true";
defparam \writeAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \writeAddress[4]~36 (
// Equation(s):
// \writeAddress[4]~36_combout  = (writeAddress[4] & (\writeAddress[3]~35  $ (GND))) # (!writeAddress[4] & (!\writeAddress[3]~35  & VCC))
// \writeAddress[4]~37  = CARRY((writeAddress[4] & !\writeAddress[3]~35 ))

	.dataa(gnd),
	.datab(writeAddress[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[3]~35 ),
	.combout(\writeAddress[4]~36_combout ),
	.cout(\writeAddress[4]~37 ));
// synopsys translate_off
defparam \writeAddress[4]~36 .lut_mask = 16'hC30C;
defparam \writeAddress[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \writeAddress[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[4] .is_wysiwyg = "true";
defparam \writeAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \writeAddress[5]~38 (
// Equation(s):
// \writeAddress[5]~38_combout  = (writeAddress[5] & (!\writeAddress[4]~37 )) # (!writeAddress[5] & ((\writeAddress[4]~37 ) # (GND)))
// \writeAddress[5]~39  = CARRY((!\writeAddress[4]~37 ) # (!writeAddress[5]))

	.dataa(gnd),
	.datab(writeAddress[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[4]~37 ),
	.combout(\writeAddress[5]~38_combout ),
	.cout(\writeAddress[5]~39 ));
// synopsys translate_off
defparam \writeAddress[5]~38 .lut_mask = 16'h3C3F;
defparam \writeAddress[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \writeAddress[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[5]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[5] .is_wysiwyg = "true";
defparam \writeAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \writeAddress[6]~40 (
// Equation(s):
// \writeAddress[6]~40_combout  = (writeAddress[6] & (\writeAddress[5]~39  $ (GND))) # (!writeAddress[6] & (!\writeAddress[5]~39  & VCC))
// \writeAddress[6]~41  = CARRY((writeAddress[6] & !\writeAddress[5]~39 ))

	.dataa(gnd),
	.datab(writeAddress[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[5]~39 ),
	.combout(\writeAddress[6]~40_combout ),
	.cout(\writeAddress[6]~41 ));
// synopsys translate_off
defparam \writeAddress[6]~40 .lut_mask = 16'hC30C;
defparam \writeAddress[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \writeAddress[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[6]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[6] .is_wysiwyg = "true";
defparam \writeAddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \writeAddress[7]~42 (
// Equation(s):
// \writeAddress[7]~42_combout  = (writeAddress[7] & (!\writeAddress[6]~41 )) # (!writeAddress[7] & ((\writeAddress[6]~41 ) # (GND)))
// \writeAddress[7]~43  = CARRY((!\writeAddress[6]~41 ) # (!writeAddress[7]))

	.dataa(writeAddress[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[6]~41 ),
	.combout(\writeAddress[7]~42_combout ),
	.cout(\writeAddress[7]~43 ));
// synopsys translate_off
defparam \writeAddress[7]~42 .lut_mask = 16'h5A5F;
defparam \writeAddress[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \writeAddress[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[7]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[7] .is_wysiwyg = "true";
defparam \writeAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \writeAddress[8]~44 (
// Equation(s):
// \writeAddress[8]~44_combout  = (writeAddress[8] & (\writeAddress[7]~43  $ (GND))) # (!writeAddress[8] & (!\writeAddress[7]~43  & VCC))
// \writeAddress[8]~45  = CARRY((writeAddress[8] & !\writeAddress[7]~43 ))

	.dataa(gnd),
	.datab(writeAddress[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[7]~43 ),
	.combout(\writeAddress[8]~44_combout ),
	.cout(\writeAddress[8]~45 ));
// synopsys translate_off
defparam \writeAddress[8]~44 .lut_mask = 16'hC30C;
defparam \writeAddress[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \writeAddress[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[8]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[8] .is_wysiwyg = "true";
defparam \writeAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \writeAddress[9]~46 (
// Equation(s):
// \writeAddress[9]~46_combout  = (writeAddress[9] & (!\writeAddress[8]~45 )) # (!writeAddress[9] & ((\writeAddress[8]~45 ) # (GND)))
// \writeAddress[9]~47  = CARRY((!\writeAddress[8]~45 ) # (!writeAddress[9]))

	.dataa(writeAddress[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[8]~45 ),
	.combout(\writeAddress[9]~46_combout ),
	.cout(\writeAddress[9]~47 ));
// synopsys translate_off
defparam \writeAddress[9]~46 .lut_mask = 16'h5A5F;
defparam \writeAddress[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \writeAddress[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[9]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[9] .is_wysiwyg = "true";
defparam \writeAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \writeAddress[10]~49 (
// Equation(s):
// \writeAddress[10]~49_combout  = (writeAddress[10] & (\writeAddress[9]~47  $ (GND))) # (!writeAddress[10] & (!\writeAddress[9]~47  & VCC))
// \writeAddress[10]~50  = CARRY((writeAddress[10] & !\writeAddress[9]~47 ))

	.dataa(gnd),
	.datab(writeAddress[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[9]~47 ),
	.combout(\writeAddress[10]~49_combout ),
	.cout(\writeAddress[10]~50 ));
// synopsys translate_off
defparam \writeAddress[10]~49 .lut_mask = 16'hC30C;
defparam \writeAddress[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \writeAddress[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[10]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[10]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[10] .is_wysiwyg = "true";
defparam \writeAddress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \writeAddress[11]~51 (
// Equation(s):
// \writeAddress[11]~51_combout  = (writeAddress[11] & (!\writeAddress[10]~50 )) # (!writeAddress[11] & ((\writeAddress[10]~50 ) # (GND)))
// \writeAddress[11]~52  = CARRY((!\writeAddress[10]~50 ) # (!writeAddress[11]))

	.dataa(writeAddress[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[10]~50 ),
	.combout(\writeAddress[11]~51_combout ),
	.cout(\writeAddress[11]~52 ));
// synopsys translate_off
defparam \writeAddress[11]~51 .lut_mask = 16'h5A5F;
defparam \writeAddress[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \writeAddress[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[11]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[11]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[11] .is_wysiwyg = "true";
defparam \writeAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \writeAddress[12]~53 (
// Equation(s):
// \writeAddress[12]~53_combout  = (writeAddress[12] & (\writeAddress[11]~52  $ (GND))) # (!writeAddress[12] & (!\writeAddress[11]~52  & VCC))
// \writeAddress[12]~54  = CARRY((writeAddress[12] & !\writeAddress[11]~52 ))

	.dataa(gnd),
	.datab(writeAddress[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[11]~52 ),
	.combout(\writeAddress[12]~53_combout ),
	.cout(\writeAddress[12]~54 ));
// synopsys translate_off
defparam \writeAddress[12]~53 .lut_mask = 16'hC30C;
defparam \writeAddress[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \writeAddress[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[12]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[12]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[12] .is_wysiwyg = "true";
defparam \writeAddress[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \writeAddress[13]~55 (
// Equation(s):
// \writeAddress[13]~55_combout  = (writeAddress[13] & (!\writeAddress[12]~54 )) # (!writeAddress[13] & ((\writeAddress[12]~54 ) # (GND)))
// \writeAddress[13]~56  = CARRY((!\writeAddress[12]~54 ) # (!writeAddress[13]))

	.dataa(gnd),
	.datab(writeAddress[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[12]~54 ),
	.combout(\writeAddress[13]~55_combout ),
	.cout(\writeAddress[13]~56 ));
// synopsys translate_off
defparam \writeAddress[13]~55 .lut_mask = 16'h3C3F;
defparam \writeAddress[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \writeAddress[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[13]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[13]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[13] .is_wysiwyg = "true";
defparam \writeAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \writeAddress[14]~57 (
// Equation(s):
// \writeAddress[14]~57_combout  = (writeAddress[14] & (\writeAddress[13]~56  $ (GND))) # (!writeAddress[14] & (!\writeAddress[13]~56  & VCC))
// \writeAddress[14]~58  = CARRY((writeAddress[14] & !\writeAddress[13]~56 ))

	.dataa(gnd),
	.datab(writeAddress[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[13]~56 ),
	.combout(\writeAddress[14]~57_combout ),
	.cout(\writeAddress[14]~58 ));
// synopsys translate_off
defparam \writeAddress[14]~57 .lut_mask = 16'hC30C;
defparam \writeAddress[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \writeAddress[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[14]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[14]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[14] .is_wysiwyg = "true";
defparam \writeAddress[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \writeAddress[15]~59 (
// Equation(s):
// \writeAddress[15]~59_combout  = (writeAddress[15] & (!\writeAddress[14]~58 )) # (!writeAddress[15] & ((\writeAddress[14]~58 ) # (GND)))
// \writeAddress[15]~60  = CARRY((!\writeAddress[14]~58 ) # (!writeAddress[15]))

	.dataa(writeAddress[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[14]~58 ),
	.combout(\writeAddress[15]~59_combout ),
	.cout(\writeAddress[15]~60 ));
// synopsys translate_off
defparam \writeAddress[15]~59 .lut_mask = 16'h5A5F;
defparam \writeAddress[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \writeAddress[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[15]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[15]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[15] .is_wysiwyg = "true";
defparam \writeAddress[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \writeAddress[16]~61 (
// Equation(s):
// \writeAddress[16]~61_combout  = (writeAddress[16] & (\writeAddress[15]~60  $ (GND))) # (!writeAddress[16] & (!\writeAddress[15]~60  & VCC))
// \writeAddress[16]~62  = CARRY((writeAddress[16] & !\writeAddress[15]~60 ))

	.dataa(gnd),
	.datab(writeAddress[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[15]~60 ),
	.combout(\writeAddress[16]~61_combout ),
	.cout(\writeAddress[16]~62 ));
// synopsys translate_off
defparam \writeAddress[16]~61 .lut_mask = 16'hC30C;
defparam \writeAddress[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \writeAddress[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[16]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[16]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[16] .is_wysiwyg = "true";
defparam \writeAddress[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \writeAddress[17]~63 (
// Equation(s):
// \writeAddress[17]~63_combout  = (writeAddress[17] & (!\writeAddress[16]~62 )) # (!writeAddress[17] & ((\writeAddress[16]~62 ) # (GND)))
// \writeAddress[17]~64  = CARRY((!\writeAddress[16]~62 ) # (!writeAddress[17]))

	.dataa(writeAddress[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[16]~62 ),
	.combout(\writeAddress[17]~63_combout ),
	.cout(\writeAddress[17]~64 ));
// synopsys translate_off
defparam \writeAddress[17]~63 .lut_mask = 16'h5A5F;
defparam \writeAddress[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \writeAddress[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[17]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[17]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[17] .is_wysiwyg = "true";
defparam \writeAddress[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \writeAddress[18]~65 (
// Equation(s):
// \writeAddress[18]~65_combout  = (writeAddress[18] & (\writeAddress[17]~64  $ (GND))) # (!writeAddress[18] & (!\writeAddress[17]~64  & VCC))
// \writeAddress[18]~66  = CARRY((writeAddress[18] & !\writeAddress[17]~64 ))

	.dataa(writeAddress[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[17]~64 ),
	.combout(\writeAddress[18]~65_combout ),
	.cout(\writeAddress[18]~66 ));
// synopsys translate_off
defparam \writeAddress[18]~65 .lut_mask = 16'hA50A;
defparam \writeAddress[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \writeAddress[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[18]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[18]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[18] .is_wysiwyg = "true";
defparam \writeAddress[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \writeAddress[19]~67 (
// Equation(s):
// \writeAddress[19]~67_combout  = (writeAddress[19] & (!\writeAddress[18]~66 )) # (!writeAddress[19] & ((\writeAddress[18]~66 ) # (GND)))
// \writeAddress[19]~68  = CARRY((!\writeAddress[18]~66 ) # (!writeAddress[19]))

	.dataa(gnd),
	.datab(writeAddress[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[18]~66 ),
	.combout(\writeAddress[19]~67_combout ),
	.cout(\writeAddress[19]~68 ));
// synopsys translate_off
defparam \writeAddress[19]~67 .lut_mask = 16'h3C3F;
defparam \writeAddress[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \writeAddress[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[19]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[19]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[19] .is_wysiwyg = "true";
defparam \writeAddress[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \writeAddress[20]~69 (
// Equation(s):
// \writeAddress[20]~69_combout  = (writeAddress[20] & (\writeAddress[19]~68  $ (GND))) # (!writeAddress[20] & (!\writeAddress[19]~68  & VCC))
// \writeAddress[20]~70  = CARRY((writeAddress[20] & !\writeAddress[19]~68 ))

	.dataa(gnd),
	.datab(writeAddress[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[19]~68 ),
	.combout(\writeAddress[20]~69_combout ),
	.cout(\writeAddress[20]~70 ));
// synopsys translate_off
defparam \writeAddress[20]~69 .lut_mask = 16'hC30C;
defparam \writeAddress[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \writeAddress[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[20]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[20] .is_wysiwyg = "true";
defparam \writeAddress[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \writeAddress[21]~71 (
// Equation(s):
// \writeAddress[21]~71_combout  = (writeAddress[21] & (!\writeAddress[20]~70 )) # (!writeAddress[21] & ((\writeAddress[20]~70 ) # (GND)))
// \writeAddress[21]~72  = CARRY((!\writeAddress[20]~70 ) # (!writeAddress[21]))

	.dataa(gnd),
	.datab(writeAddress[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[20]~70 ),
	.combout(\writeAddress[21]~71_combout ),
	.cout(\writeAddress[21]~72 ));
// synopsys translate_off
defparam \writeAddress[21]~71 .lut_mask = 16'h3C3F;
defparam \writeAddress[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \writeAddress[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[21]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[21]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[21] .is_wysiwyg = "true";
defparam \writeAddress[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \writeAddress[22]~73 (
// Equation(s):
// \writeAddress[22]~73_combout  = (writeAddress[22] & (\writeAddress[21]~72  $ (GND))) # (!writeAddress[22] & (!\writeAddress[21]~72  & VCC))
// \writeAddress[22]~74  = CARRY((writeAddress[22] & !\writeAddress[21]~72 ))

	.dataa(gnd),
	.datab(writeAddress[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writeAddress[21]~72 ),
	.combout(\writeAddress[22]~73_combout ),
	.cout(\writeAddress[22]~74 ));
// synopsys translate_off
defparam \writeAddress[22]~73 .lut_mask = 16'hC30C;
defparam \writeAddress[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \writeAddress[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[22]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[22] .is_wysiwyg = "true";
defparam \writeAddress[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \Address[22]~13 (
// Equation(s):
// \Address[22]~13_combout  = (!m_state[1] & (m_state[0] & writeAddress[22]))

	.dataa(m_state[1]),
	.datab(m_state[0]),
	.datac(writeAddress[22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Address[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Address[22]~13 .lut_mask = 16'h4040;
defparam \Address[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[40] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[22]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[40] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[40] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[40] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [40])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [40])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [40]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [40]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14 .lut_mask = 16'hF5A0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N7
dffeas \sdram|new_sdram_controller_0|active_addr[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[22] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \Address[21]~14 (
// Equation(s):
// \Address[21]~14_combout  = (m_state[0] & (!m_state[1] & writeAddress[21]))

	.dataa(m_state[0]),
	.datab(m_state[1]),
	.datac(gnd),
	.datad(writeAddress[21]),
	.cin(gnd),
	.combout(\Address[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Address[21]~14 .lut_mask = 16'h2200;
defparam \Address[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[39] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[21]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[39] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout  = \Address[21]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[21]~14_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [39]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [39]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [39]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [39]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15 .lut_mask = 16'hFA50;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \sdram|new_sdram_controller_0|active_addr[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[21] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~8 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~8_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout  & (\sdram|new_sdram_controller_0|active_addr [22] & (\sdram|new_sdram_controller_0|active_addr 
// [21] $ (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout )))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout  & 
// (!\sdram|new_sdram_controller_0|active_addr [22] & (\sdram|new_sdram_controller_0|active_addr [21] $ (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout ))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[40]~14_combout ),
	.datab(\sdram|new_sdram_controller_0|active_addr [22]),
	.datac(\sdram|new_sdram_controller_0|active_addr [21]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[39]~15_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~8 .lut_mask = 16'h9009;
defparam \sdram|new_sdram_controller_0|pending~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \Address[16]~7 (
// Equation(s):
// \Address[16]~7_combout  = (!m_state[1] & (m_state[0] & writeAddress[16]))

	.dataa(m_state[1]),
	.datab(m_state[0]),
	.datac(writeAddress[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Address[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Address[16]~7 .lut_mask = 16'h4040;
defparam \Address[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout  = \Address[16]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[16]~7_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[34] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[16]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[34] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [34])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [34])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [34]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [34]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8 .lut_mask = 16'hCFC0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \sdram|new_sdram_controller_0|active_addr[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[16] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \Address[15]~8 (
// Equation(s):
// \Address[15]~8_combout  = (!m_state[1] & (m_state[0] & writeAddress[15]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[15]),
	.cin(gnd),
	.combout(\Address[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Address[15]~8 .lut_mask = 16'h5000;
defparam \Address[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder_combout  = \Address[15]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[15]~8_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[33] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[15]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[33] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [33])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [33])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [33]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [33]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9 .lut_mask = 16'hCFC0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N5
dffeas \sdram|new_sdram_controller_0|active_addr[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[15] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~5_combout  = (\sdram|new_sdram_controller_0|active_addr [16] & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout  & (\sdram|new_sdram_controller_0|active_addr 
// [15] $ (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout )))) # (!\sdram|new_sdram_controller_0|active_addr [16] & 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout  & (\sdram|new_sdram_controller_0|active_addr [15] $ 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout ))))

	.dataa(\sdram|new_sdram_controller_0|active_addr [16]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[34]~8_combout ),
	.datac(\sdram|new_sdram_controller_0|active_addr [15]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[33]~9_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~5 .lut_mask = 16'h9009;
defparam \sdram|new_sdram_controller_0|pending~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \Address[19]~12 (
// Equation(s):
// \Address[19]~12_combout  = (!m_state[1] & (m_state[0] & writeAddress[19]))

	.dataa(m_state[1]),
	.datab(m_state[0]),
	.datac(writeAddress[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Address[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Address[19]~12 .lut_mask = 16'h4040;
defparam \Address[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder_combout  = \Address[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[19]~12_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[37] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[19]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[37] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [37])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [37])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [37]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [37]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13 .lut_mask = 16'hCFC0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N17
dffeas \sdram|new_sdram_controller_0|active_addr[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[19] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \Address[20]~11 (
// Equation(s):
// \Address[20]~11_combout  = (!m_state[1] & (m_state[0] & writeAddress[20]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[20]),
	.cin(gnd),
	.combout(\Address[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Address[20]~11 .lut_mask = 16'h5000;
defparam \Address[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[38] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[38] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[38] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[20]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[38] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [38])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [38])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [38]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [38]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12 .lut_mask = 16'hCFC0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N3
dffeas \sdram|new_sdram_controller_0|active_addr[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[20] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~7 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~7_combout  = (\sdram|new_sdram_controller_0|active_addr [19] & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout  $ (!\sdram|new_sdram_controller_0|active_addr [20])))) # (!\sdram|new_sdram_controller_0|active_addr [19] & 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout  $ 
// (!\sdram|new_sdram_controller_0|active_addr [20]))))

	.dataa(\sdram|new_sdram_controller_0|active_addr [19]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[37]~13_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[38]~12_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [20]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~7 .lut_mask = 16'h9009;
defparam \sdram|new_sdram_controller_0|pending~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \Address[18]~9 (
// Equation(s):
// \Address[18]~9_combout  = (!m_state[1] & (m_state[0] & writeAddress[18]))

	.dataa(m_state[1]),
	.datab(m_state[0]),
	.datac(writeAddress[18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Address[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Address[18]~9 .lut_mask = 16'h4040;
defparam \Address[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[36] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[18]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[36] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder_combout  = \Address[18]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[18]~9_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [36]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [36]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [36]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [36]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \sdram|new_sdram_controller_0|active_addr[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[18] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \Address[17]~10 (
// Equation(s):
// \Address[17]~10_combout  = (!m_state[1] & (writeAddress[17] & m_state[0]))

	.dataa(m_state[1]),
	.datab(writeAddress[17]),
	.datac(gnd),
	.datad(m_state[0]),
	.cin(gnd),
	.combout(\Address[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Address[17]~10 .lut_mask = 16'h4400;
defparam \Address[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[35] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[17]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[35] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout  = \Address[17]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[17]~10_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [35])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [35])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [35]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [35]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \sdram|new_sdram_controller_0|active_addr[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[17] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~6_combout  = (\sdram|new_sdram_controller_0|active_addr [18] & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout  $ (!\sdram|new_sdram_controller_0|active_addr [17])))) # (!\sdram|new_sdram_controller_0|active_addr [18] & 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout  $ 
// (!\sdram|new_sdram_controller_0|active_addr [17]))))

	.dataa(\sdram|new_sdram_controller_0|active_addr [18]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[36]~10_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[35]~11_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [17]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~6 .lut_mask = 16'h9009;
defparam \sdram|new_sdram_controller_0|pending~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~9 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~9_combout  = (\sdram|new_sdram_controller_0|pending~8_combout  & (\sdram|new_sdram_controller_0|pending~5_combout  & (\sdram|new_sdram_controller_0|pending~7_combout  & \sdram|new_sdram_controller_0|pending~6_combout 
// )))

	.dataa(\sdram|new_sdram_controller_0|pending~8_combout ),
	.datab(\sdram|new_sdram_controller_0|pending~5_combout ),
	.datac(\sdram|new_sdram_controller_0|pending~7_combout ),
	.datad(\sdram|new_sdram_controller_0|pending~6_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~9 .lut_mask = 16'h8000;
defparam \sdram|new_sdram_controller_0|pending~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~10 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~10_combout  = (\sdram|new_sdram_controller_0|pending~4_combout  & (!\sdram|new_sdram_controller_0|active_cs_n~q  & \sdram|new_sdram_controller_0|pending~9_combout ))

	.dataa(\sdram|new_sdram_controller_0|pending~4_combout ),
	.datab(\sdram|new_sdram_controller_0|active_cs_n~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|pending~9_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~10 .lut_mask = 16'h2200;
defparam \sdram|new_sdram_controller_0|pending~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|m_next~20 (
// Equation(s):
// \sdram|new_sdram_controller_0|m_next~20_combout  = (\sdram|new_sdram_controller_0|refresh_request~q  & (\sdram|new_sdram_controller_0|pending~10_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]) 
// # (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datab(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram|new_sdram_controller_0|pending~10_combout ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|m_next~20_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_next~20 .lut_mask = 16'hC080;
defparam \sdram|new_sdram_controller_0|m_next~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|m_next~19 (
// Equation(s):
// \sdram|new_sdram_controller_0|m_next~19_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & (((\sdram|new_sdram_controller_0|active_cs_n~q ) # 
// (!\sdram|new_sdram_controller_0|pending~9_combout )) # (!\sdram|new_sdram_controller_0|pending~4_combout )))

	.dataa(\sdram|new_sdram_controller_0|pending~4_combout ),
	.datab(\sdram|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|pending~9_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|m_next~19_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_next~19 .lut_mask = 16'hD0F0;
defparam \sdram|new_sdram_controller_0|m_next~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector29~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector29~0_combout  = (\sdram|new_sdram_controller_0|m_count [1] & ((\sdram|new_sdram_controller_0|m_state.000100000~q ) # ((\sdram|new_sdram_controller_0|Selector32~0_combout  & 
// \sdram|new_sdram_controller_0|m_next~19_combout )))) # (!\sdram|new_sdram_controller_0|m_count [1] & (\sdram|new_sdram_controller_0|Selector32~0_combout  & ((\sdram|new_sdram_controller_0|m_next~19_combout ))))

	.dataa(\sdram|new_sdram_controller_0|m_count [1]),
	.datab(\sdram|new_sdram_controller_0|Selector32~0_combout ),
	.datac(\sdram|new_sdram_controller_0|m_state.000100000~q ),
	.datad(\sdram|new_sdram_controller_0|m_next~19_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector29~0 .lut_mask = 16'hECA0;
defparam \sdram|new_sdram_controller_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \sdram|new_sdram_controller_0|m_state.000100000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.000100000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector30~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector30~0_combout  = (\sdram|new_sdram_controller_0|m_state.000100000~q  & !\sdram|new_sdram_controller_0|m_count [1])

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_state.000100000~q ),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector30~0 .lut_mask = 16'h0C0C;
defparam \sdram|new_sdram_controller_0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector30~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector30~1_combout  = (\sdram|new_sdram_controller_0|Selector30~0_combout ) # ((\sdram|new_sdram_controller_0|init_done~q  & (!\sdram|new_sdram_controller_0|m_state.000000001~q  & 
// \sdram|new_sdram_controller_0|refresh_request~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector30~0_combout ),
	.datab(\sdram|new_sdram_controller_0|init_done~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector30~1 .lut_mask = 16'hAEAA;
defparam \sdram|new_sdram_controller_0|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \sdram|new_sdram_controller_0|m_state.001000000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.001000000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector33~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector33~1_combout  = (!\sdram|new_sdram_controller_0|m_state.000000100~q  & (!\sdram|new_sdram_controller_0|m_state.001000000~q  & !\sdram|new_sdram_controller_0|m_state.000100000~q ))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000100000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector33~1 .lut_mask = 16'h0101;
defparam \sdram|new_sdram_controller_0|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~0_combout  = (\sdram|new_sdram_controller_0|m_state.100000000~q  & (!\sdram|new_sdram_controller_0|refresh_request~q  & ((\sdram|new_sdram_controller_0|pending~10_combout ) # 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|pending~10_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~0 .lut_mask = 16'h008C;
defparam \sdram|new_sdram_controller_0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector36~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector36~0_combout  = ((\sdram|new_sdram_controller_0|Selector38~0_combout ) # ((!\sdram|new_sdram_controller_0|m_next~20_combout  & !\sdram|new_sdram_controller_0|WideOr9~0_combout ))) # 
// (!\sdram|new_sdram_controller_0|Selector33~1_combout )

	.dataa(\sdram|new_sdram_controller_0|m_next~20_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector33~1_combout ),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector38~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector36~0 .lut_mask = 16'hFF37;
defparam \sdram|new_sdram_controller_0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector36~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector36~1_combout  = (\sdram|new_sdram_controller_0|Selector25~4_combout  & ((\sdram|new_sdram_controller_0|refresh_request~q ) # ((\sdram|new_sdram_controller_0|m_next.010000000~q )))) # 
// (!\sdram|new_sdram_controller_0|Selector25~4_combout  & (((\sdram|new_sdram_controller_0|m_next.010000000~q  & \sdram|new_sdram_controller_0|Selector36~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.datab(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram|new_sdram_controller_0|m_next.010000000~q ),
	.datad(\sdram|new_sdram_controller_0|Selector36~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector36~1 .lut_mask = 16'hF8A8;
defparam \sdram|new_sdram_controller_0|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \sdram|new_sdram_controller_0|m_next.010000000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_next.010000000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector31~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector31~0_combout  = (\sdram|new_sdram_controller_0|m_next.010000000~q  & (\sdram|new_sdram_controller_0|m_state.000000100~q  & !\sdram|new_sdram_controller_0|m_count [1]))

	.dataa(\sdram|new_sdram_controller_0|m_next.010000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector31~0 .lut_mask = 16'h0808;
defparam \sdram|new_sdram_controller_0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \sdram|new_sdram_controller_0|m_state.010000000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.010000000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector23~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector23~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000001~q  & (((\sdram|new_sdram_controller_0|ack_refresh_request~q ) # (\sdram|new_sdram_controller_0|m_state.010000000~q )))) # 
// (!\sdram|new_sdram_controller_0|m_state.000000001~q  & (!\sdram|new_sdram_controller_0|init_done~q  & (\sdram|new_sdram_controller_0|ack_refresh_request~q )))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram|new_sdram_controller_0|init_done~q ),
	.datac(\sdram|new_sdram_controller_0|ack_refresh_request~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector23~0 .lut_mask = 16'hBAB0;
defparam \sdram|new_sdram_controller_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \sdram|new_sdram_controller_0|ack_refresh_request (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|ack_refresh_request .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|refresh_request~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|refresh_request~0_combout  = (!\sdram|new_sdram_controller_0|ack_refresh_request~q  & (\sdram|new_sdram_controller_0|init_done~q  & ((\sdram|new_sdram_controller_0|Equal0~3_combout ) # 
// (\sdram|new_sdram_controller_0|refresh_request~q ))))

	.dataa(\sdram|new_sdram_controller_0|ack_refresh_request~q ),
	.datab(\sdram|new_sdram_controller_0|Equal0~3_combout ),
	.datac(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datad(\sdram|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|refresh_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_request~0 .lut_mask = 16'h5400;
defparam \sdram|new_sdram_controller_0|refresh_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \sdram|new_sdram_controller_0|refresh_request (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|refresh_request .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector32~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector32~0_combout  = (\sdram|new_sdram_controller_0|m_state.100000000~q  & !\sdram|new_sdram_controller_0|refresh_request~q )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector32~0 .lut_mask = 16'h00CC;
defparam \sdram|new_sdram_controller_0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector32~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector32~1_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & 
// \sdram|new_sdram_controller_0|Selector32~0_combout )))) # (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|Selector32~0_combout )) # (!\sdram|new_sdram_controller_0|Selector41~0_combout )))

	.dataa(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector32~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector32~1 .lut_mask = 16'h5F11;
defparam \sdram|new_sdram_controller_0|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \sdram|new_sdram_controller_0|m_state.100000000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.100000000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|active_rnw~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|active_rnw~1_combout  = (\sdram|new_sdram_controller_0|m_state.000000001~q  & (\sdram|new_sdram_controller_0|Selector41~0_combout )) # (!\sdram|new_sdram_controller_0|m_state.000000001~q  & 
// (((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & \sdram|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|active_rnw~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_rnw~1 .lut_mask = 16'hD888;
defparam \sdram|new_sdram_controller_0|active_rnw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector33~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector33~0_combout  = (!\sdram|new_sdram_controller_0|m_state.000001000~q  & (!\sdram|new_sdram_controller_0|m_state.000010000~q  & !\sdram|new_sdram_controller_0|m_state.100000000~q ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector33~0 .lut_mask = 16'h0003;
defparam \sdram|new_sdram_controller_0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|active_rnw~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|active_rnw~0_combout  = (\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\sdram|new_sdram_controller_0|refresh_request~q  & ((!\sdram|new_sdram_controller_0|Selector33~0_combout ) # 
// (!\sdram|new_sdram_controller_0|m_state.000000001~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram|new_sdram_controller_0|Selector33~0_combout ),
	.datac(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|active_rnw~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_rnw~0 .lut_mask = 16'h0070;
defparam \sdram|new_sdram_controller_0|active_rnw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|active_rnw~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|active_rnw~2_combout  = (\sdram|new_sdram_controller_0|active_rnw~0_combout  & ((\sdram|new_sdram_controller_0|active_rnw~1_combout ) # ((\sdram|new_sdram_controller_0|m_state.100000000~q  & 
// \sdram|new_sdram_controller_0|Selector41~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datab(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datac(\sdram|new_sdram_controller_0|active_rnw~1_combout ),
	.datad(\sdram|new_sdram_controller_0|active_rnw~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_rnw~2 .lut_mask = 16'hF800;
defparam \sdram|new_sdram_controller_0|active_rnw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N31
dffeas \sdram|new_sdram_controller_0|active_rnw (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|active_rnw~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_rnw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_rnw .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_rnw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector34~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector34~2_combout  = (!\sdram|new_sdram_controller_0|m_state.010000000~q  & (((!\sdram|new_sdram_controller_0|m_next~19_combout  & !\sdram|new_sdram_controller_0|refresh_request~q )) # 
// (!\sdram|new_sdram_controller_0|m_state.100000000~q )))

	.dataa(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_next~19_combout ),
	.datac(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector34~2 .lut_mask = 16'h0515;
defparam \sdram|new_sdram_controller_0|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector34~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector34~3_combout  = (\sdram|new_sdram_controller_0|active_rnw~q  & (\sdram|new_sdram_controller_0|m_state.000000010~q  & \sdram|new_sdram_controller_0|Selector34~2_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|active_rnw~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datad(\sdram|new_sdram_controller_0|Selector34~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector34~3 .lut_mask = 16'hC000;
defparam \sdram|new_sdram_controller_0|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector34~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector34~4_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q ) # ((!\sdram|new_sdram_controller_0|m_state.000000001~q  & ((\sdram|new_sdram_controller_0|refresh_request~q ) # 
// (!\sdram|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|init_done~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector34~4 .lut_mask = 16'hAFAB;
defparam \sdram|new_sdram_controller_0|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector34~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector34~5_combout  = ((\sdram|new_sdram_controller_0|Selector34~4_combout ) # ((\sdram|new_sdram_controller_0|Selector34~6_combout  & \sdram|new_sdram_controller_0|refresh_request~q ))) # 
// (!\sdram|new_sdram_controller_0|Selector34~2_combout )

	.dataa(\sdram|new_sdram_controller_0|Selector34~2_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector34~4_combout ),
	.datac(\sdram|new_sdram_controller_0|Selector34~6_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector34~5 .lut_mask = 16'hFDDD;
defparam \sdram|new_sdram_controller_0|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \sdram|new_sdram_controller_0|m_next.000001000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector34~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|Selector34~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_next.000001000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~0_combout  = (\sdram|new_sdram_controller_0|m_state.100000000~q  & ((\sdram|new_sdram_controller_0|refresh_request~q ) # ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries 
// [1]) # (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]))))

	.dataa(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~0 .lut_mask = 16'hCCC8;
defparam \sdram|new_sdram_controller_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~2_combout  = (!\sdram|new_sdram_controller_0|refresh_request~q  & (\sdram|new_sdram_controller_0|Selector27~0_combout  & \sdram|new_sdram_controller_0|pending~10_combout ))

	.dataa(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datab(\sdram|new_sdram_controller_0|Selector27~0_combout ),
	.datac(\sdram|new_sdram_controller_0|pending~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~2 .lut_mask = 16'h4040;
defparam \sdram|new_sdram_controller_0|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~3_combout  = (\sdram|new_sdram_controller_0|Selector27~1_combout  & ((\sdram|new_sdram_controller_0|m_next.000001000~q ) # 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout  & \sdram|new_sdram_controller_0|Selector27~2_combout )))) # (!\sdram|new_sdram_controller_0|Selector27~1_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout  & ((\sdram|new_sdram_controller_0|Selector27~2_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector27~1_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ),
	.datac(\sdram|new_sdram_controller_0|m_next.000001000~q ),
	.datad(\sdram|new_sdram_controller_0|Selector27~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~3 .lut_mask = 16'hECA0;
defparam \sdram|new_sdram_controller_0|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~5_combout  = (!\sdram|new_sdram_controller_0|m_state.000000001~q  & (((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ) # 
// (\sdram|new_sdram_controller_0|refresh_request~q )) # (!\sdram|new_sdram_controller_0|init_done~q )))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram|new_sdram_controller_0|init_done~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~5 .lut_mask = 16'h5551;
defparam \sdram|new_sdram_controller_0|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~6_combout  = (\sdram|new_sdram_controller_0|m_state.010000000~q ) # ((\sdram|new_sdram_controller_0|m_state.000000010~q ) # ((\sdram|new_sdram_controller_0|m_state.001000000~q ) # 
// (\sdram|new_sdram_controller_0|Selector27~0_combout )))

	.dataa(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram|new_sdram_controller_0|Selector27~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~6 .lut_mask = 16'hFFFE;
defparam \sdram|new_sdram_controller_0|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~4_combout  = (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram|new_sdram_controller_0|refresh_request~q ) # ((\sdram|new_sdram_controller_0|m_state.000000001~q  & 
// !\sdram|new_sdram_controller_0|Selector41~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datab(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~4 .lut_mask = 16'h0F02;
defparam \sdram|new_sdram_controller_0|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~7 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~7_combout  = (\sdram|new_sdram_controller_0|Selector24~0_combout ) # ((\sdram|new_sdram_controller_0|Selector27~5_combout ) # ((\sdram|new_sdram_controller_0|Selector27~6_combout ) # 
// (\sdram|new_sdram_controller_0|Selector27~4_combout )))

	.dataa(\sdram|new_sdram_controller_0|Selector24~0_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector27~5_combout ),
	.datac(\sdram|new_sdram_controller_0|Selector27~6_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector27~4_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~7 .lut_mask = 16'hFFFE;
defparam \sdram|new_sdram_controller_0|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N21
dffeas \sdram|new_sdram_controller_0|m_state.000001000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector27~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|Selector27~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.000001000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector34~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector34~6_combout  = (\sdram|new_sdram_controller_0|Selector41~0_combout  & ((\sdram|new_sdram_controller_0|m_state.000001000~q ) # (\sdram|new_sdram_controller_0|m_state.000010000~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector34~6 .lut_mask = 16'hA8A8;
defparam \sdram|new_sdram_controller_0|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector26~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector26~0_combout  = (\sdram|new_sdram_controller_0|m_state.100000000~q  & ((\sdram|new_sdram_controller_0|refresh_request~q ) # ((\sdram|new_sdram_controller_0|m_count [1] & 
// \sdram|new_sdram_controller_0|m_state.000000100~q )))) # (!\sdram|new_sdram_controller_0|m_state.100000000~q  & (((\sdram|new_sdram_controller_0|m_count [1] & \sdram|new_sdram_controller_0|m_state.000000100~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datab(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector26~0 .lut_mask = 16'hF888;
defparam \sdram|new_sdram_controller_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector26~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector26~1_combout  = (\sdram|new_sdram_controller_0|m_state.001000000~q ) # ((\sdram|new_sdram_controller_0|m_state.000000010~q ) # ((\sdram|new_sdram_controller_0|Selector26~0_combout ) # 
// (\sdram|new_sdram_controller_0|m_state.010000000~q )))

	.dataa(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datac(\sdram|new_sdram_controller_0|Selector26~0_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector26~1 .lut_mask = 16'hFFFE;
defparam \sdram|new_sdram_controller_0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector26~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector26~2_combout  = (\sdram|new_sdram_controller_0|Selector26~1_combout ) # ((\sdram|new_sdram_controller_0|Selector34~6_combout  & ((\sdram|new_sdram_controller_0|m_state.000000100~q ) # 
// (\sdram|new_sdram_controller_0|refresh_request~q ))))

	.dataa(\sdram|new_sdram_controller_0|Selector34~6_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector26~1_combout ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector26~2 .lut_mask = 16'hEEEC;
defparam \sdram|new_sdram_controller_0|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \sdram|new_sdram_controller_0|m_state.000000100 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.000000100 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector27~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector27~1_combout  = (\sdram|new_sdram_controller_0|m_state.000000100~q  & (!\sdram|new_sdram_controller_0|m_count [1] & !\sdram|new_sdram_controller_0|Selector27~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(\sdram|new_sdram_controller_0|Selector27~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector27~1 .lut_mask = 16'h000C;
defparam \sdram|new_sdram_controller_0|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector35~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector35~0_combout  = (!\sdram|new_sdram_controller_0|active_rnw~q  & (\sdram|new_sdram_controller_0|m_state.000000010~q  & \sdram|new_sdram_controller_0|Selector34~2_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|active_rnw~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datad(\sdram|new_sdram_controller_0|Selector34~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector35~0 .lut_mask = 16'h3000;
defparam \sdram|new_sdram_controller_0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \sdram|new_sdram_controller_0|m_next.000010000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|Selector34~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_next.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_next.000010000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_next.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector28~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector28~0_combout  = (\sdram|new_sdram_controller_0|Selector27~1_combout  & ((\sdram|new_sdram_controller_0|m_next.000010000~q ) # 
// ((!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout  & \sdram|new_sdram_controller_0|Selector27~2_combout )))) # (!\sdram|new_sdram_controller_0|Selector27~1_combout  & 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout  & ((\sdram|new_sdram_controller_0|Selector27~2_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector27~1_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ),
	.datac(\sdram|new_sdram_controller_0|m_next.000010000~q ),
	.datad(\sdram|new_sdram_controller_0|Selector27~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector28~0 .lut_mask = 16'hB3A0;
defparam \sdram|new_sdram_controller_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y11_N7
dffeas \sdram|new_sdram_controller_0|m_state.000010000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|Selector27~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.000010000 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~3_combout  = (!\sdram|new_sdram_controller_0|m_state.001000000~q  & !\sdram|new_sdram_controller_0|m_state.000001000~q )

	.dataa(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~3 .lut_mask = 16'h0505;
defparam \sdram|new_sdram_controller_0|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~4_combout  = (!\sdram|new_sdram_controller_0|Selector38~0_combout  & (\sdram|new_sdram_controller_0|Selector38~3_combout  & ((\sdram|new_sdram_controller_0|m_next~20_combout ) # 
// (!\sdram|new_sdram_controller_0|m_state.000010000~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datab(\sdram|new_sdram_controller_0|Selector38~0_combout ),
	.datac(\sdram|new_sdram_controller_0|m_next~20_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector38~3_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~4 .lut_mask = 16'h3100;
defparam \sdram|new_sdram_controller_0|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~5_combout  = ((!\sdram|new_sdram_controller_0|m_state.000000001~q  & ((!\sdram|new_sdram_controller_0|refresh_request~q ) # (!\sdram|new_sdram_controller_0|init_done~q )))) # 
// (!\sdram|new_sdram_controller_0|Selector38~4_combout )

	.dataa(\sdram|new_sdram_controller_0|init_done~q ),
	.datab(\sdram|new_sdram_controller_0|Selector38~4_combout ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~5 .lut_mask = 16'h373F;
defparam \sdram|new_sdram_controller_0|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~1_combout  = (\sdram|new_sdram_controller_0|Selector41~0_combout  & (\sdram|new_sdram_controller_0|m_state.000001000~q  & \sdram|new_sdram_controller_0|refresh_request~q ))

	.dataa(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~1 .lut_mask = 16'hA000;
defparam \sdram|new_sdram_controller_0|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector39~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector39~1_combout  = (\sdram|new_sdram_controller_0|m_count [0] & (((\sdram|new_sdram_controller_0|m_state.000000001~q ) # (!\sdram|new_sdram_controller_0|refresh_request~q )) # (!\sdram|new_sdram_controller_0|init_done~q 
// )))

	.dataa(\sdram|new_sdram_controller_0|init_done~q ),
	.datab(\sdram|new_sdram_controller_0|m_count [0]),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector39~1 .lut_mask = 16'hC4CC;
defparam \sdram|new_sdram_controller_0|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector39~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector39~2_combout  = (!\sdram|new_sdram_controller_0|m_state.000100000~q  & (\sdram|new_sdram_controller_0|Selector39~1_combout  & ((!\sdram|new_sdram_controller_0|m_state.000000100~q ) # 
// (!\sdram|new_sdram_controller_0|m_count [1]))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000100000~q ),
	.datab(\sdram|new_sdram_controller_0|Selector39~1_combout ),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector39~2 .lut_mask = 16'h0444;
defparam \sdram|new_sdram_controller_0|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|m_addr[7]~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|m_addr[7]~1_combout  = (!\sdram|new_sdram_controller_0|m_state.000100000~q  & !\sdram|new_sdram_controller_0|m_state.000000100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_state.000100000~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|m_addr[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[7]~1 .lut_mask = 16'h000F;
defparam \sdram|new_sdram_controller_0|m_addr[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector39~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector39~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000001~q  & ((\sdram|new_sdram_controller_0|m_addr[7]~1_combout ) # ((\sdram|new_sdram_controller_0|m_count [1] & !\sdram|new_sdram_controller_0|m_count 
// [0]))))

	.dataa(\sdram|new_sdram_controller_0|m_count [1]),
	.datab(\sdram|new_sdram_controller_0|m_count [0]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~1_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector39~0 .lut_mask = 16'hF200;
defparam \sdram|new_sdram_controller_0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector39~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector39~3_combout  = (\sdram|new_sdram_controller_0|Selector39~2_combout  & (((\sdram|new_sdram_controller_0|Selector39~0_combout  & \sdram|new_sdram_controller_0|Selector38~4_combout )) # 
// (!\sdram|new_sdram_controller_0|Selector38~1_combout ))) # (!\sdram|new_sdram_controller_0|Selector39~2_combout  & (\sdram|new_sdram_controller_0|Selector39~0_combout  & ((\sdram|new_sdram_controller_0|Selector38~4_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector39~2_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector39~0_combout ),
	.datac(\sdram|new_sdram_controller_0|Selector38~1_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector38~4_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector39~3 .lut_mask = 16'hCE0A;
defparam \sdram|new_sdram_controller_0|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \sdram|new_sdram_controller_0|m_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector39~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_count[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~2_combout  = (\sdram|new_sdram_controller_0|m_state.010000000~q ) # ((\sdram|new_sdram_controller_0|m_count [1] & (\sdram|new_sdram_controller_0|m_count [0] & !\sdram|new_sdram_controller_0|m_addr[7]~1_combout )))

	.dataa(\sdram|new_sdram_controller_0|m_count [1]),
	.datab(\sdram|new_sdram_controller_0|m_count [0]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~1_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~2 .lut_mask = 16'hFF08;
defparam \sdram|new_sdram_controller_0|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector38~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector38~6_combout  = (\sdram|new_sdram_controller_0|Selector38~1_combout ) # ((\sdram|new_sdram_controller_0|Selector38~2_combout ) # ((\sdram|new_sdram_controller_0|Selector38~5_combout  & 
// \sdram|new_sdram_controller_0|m_count [1])))

	.dataa(\sdram|new_sdram_controller_0|Selector38~5_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector38~1_combout ),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(\sdram|new_sdram_controller_0|Selector38~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector38~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector38~6 .lut_mask = 16'hFFEC;
defparam \sdram|new_sdram_controller_0|Selector38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \sdram|new_sdram_controller_0|m_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector38~6_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_count[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector24~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector24~0_combout  = (!\sdram|new_sdram_controller_0|m_count [1] & \sdram|new_sdram_controller_0|m_state.000000100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_count [1]),
	.datad(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector24~0 .lut_mask = 16'h0F00;
defparam \sdram|new_sdram_controller_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector33~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector33~2_combout  = (((!\sdram|new_sdram_controller_0|m_state.000000001~q  & !\sdram|new_sdram_controller_0|refresh_request~q )) # (!\sdram|new_sdram_controller_0|Selector33~0_combout )) # 
// (!\sdram|new_sdram_controller_0|Selector33~1_combout )

	.dataa(\sdram|new_sdram_controller_0|Selector33~1_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector33~0_combout ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector33~2 .lut_mask = 16'h777F;
defparam \sdram|new_sdram_controller_0|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector33~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector33~3_combout  = (\sdram|new_sdram_controller_0|Selector33~2_combout  & (((!\sdram|new_sdram_controller_0|m_state.000000001~q  & !\sdram|new_sdram_controller_0|init_done~q )) # 
// (!\sdram|new_sdram_controller_0|m_next.000000001~q ))) # (!\sdram|new_sdram_controller_0|Selector33~2_combout  & (((!\sdram|new_sdram_controller_0|m_state.000000001~q  & !\sdram|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram|new_sdram_controller_0|Selector33~2_combout ),
	.datab(\sdram|new_sdram_controller_0|m_next.000000001~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector33~3 .lut_mask = 16'h222F;
defparam \sdram|new_sdram_controller_0|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector33~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector33~4_combout  = (\sdram|new_sdram_controller_0|Selector34~2_combout  & (!\sdram|new_sdram_controller_0|Selector33~3_combout  & ((\sdram|new_sdram_controller_0|WideOr9~0_combout ) # 
// (!\sdram|new_sdram_controller_0|m_next~20_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector34~2_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector33~3_combout ),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|m_next~20_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector33~4 .lut_mask = 16'h2022;
defparam \sdram|new_sdram_controller_0|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \sdram|new_sdram_controller_0|m_next.000000001 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector33~4_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_next.000000001 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector24~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector24~1_combout  = ((!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1] & (!\sdram|new_sdram_controller_0|refresh_request~q  & 
// !\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]))) # (!\sdram|new_sdram_controller_0|init_done~q )

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datab(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram|new_sdram_controller_0|init_done~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector24~1 .lut_mask = 16'h0F1F;
defparam \sdram|new_sdram_controller_0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector24~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector24~2_combout  = (\sdram|new_sdram_controller_0|Selector24~0_combout  & (\sdram|new_sdram_controller_0|m_next.000000001~q  & ((\sdram|new_sdram_controller_0|m_state.000000001~q ) # 
// (!\sdram|new_sdram_controller_0|Selector24~1_combout )))) # (!\sdram|new_sdram_controller_0|Selector24~0_combout  & (((\sdram|new_sdram_controller_0|m_state.000000001~q ) # (!\sdram|new_sdram_controller_0|Selector24~1_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector24~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_next.000000001~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|Selector24~1_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector24~2 .lut_mask = 16'hD0DD;
defparam \sdram|new_sdram_controller_0|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \sdram|new_sdram_controller_0|m_state.000000001 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.000000001 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector25~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector25~4_combout  = (!\sdram|new_sdram_controller_0|m_state.000000001~q  & \sdram|new_sdram_controller_0|init_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector25~4 .lut_mask = 16'h0F00;
defparam \sdram|new_sdram_controller_0|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector41~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector41~1_combout  = (\sdram|new_sdram_controller_0|Selector41~0_combout  & (!\sdram|new_sdram_controller_0|refresh_request~q  & ((\sdram|new_sdram_controller_0|m_state.100000000~q ) # 
// (!\sdram|new_sdram_controller_0|WideOr9~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector41~1 .lut_mask = 16'h008A;
defparam \sdram|new_sdram_controller_0|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector41~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector41~2_combout  = (\sdram|new_sdram_controller_0|Selector41~1_combout ) # ((\sdram|new_sdram_controller_0|Selector25~4_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & !\sdram|new_sdram_controller_0|refresh_request~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector41~1_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector41~2 .lut_mask = 16'hCCEC;
defparam \sdram|new_sdram_controller_0|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \sdram|new_sdram_controller_0|f_pop (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|f_pop .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|f_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0_combout  = \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  $ 
// (((\sdram|new_sdram_controller_0|Selector41~0_combout  & \sdram|new_sdram_controller_0|f_pop~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|f_pop~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0 .lut_mask = 16'h5AF0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \Address[14]~5 (
// Equation(s):
// \Address[14]~5_combout  = (!m_state[1] & (m_state[0] & writeAddress[14]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[14]),
	.cin(gnd),
	.combout(\Address[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Address[14]~5 .lut_mask = 16'h5000;
defparam \Address[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[32] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[14]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[32] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder_combout  = \Address[14]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[14]~5_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [32]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [32]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [32]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [32]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6 .lut_mask = 16'hFA50;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \sdram|new_sdram_controller_0|active_addr[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[14] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \Address[13]~6 (
// Equation(s):
// \Address[13]~6_combout  = (m_state[0] & (!m_state[1] & writeAddress[13]))

	.dataa(m_state[0]),
	.datab(m_state[1]),
	.datac(gnd),
	.datad(writeAddress[13]),
	.cin(gnd),
	.combout(\Address[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Address[13]~6 .lut_mask = 16'h2200;
defparam \Address[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout  = \Address[13]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[13]~6_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[31] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [31])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [31])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [31]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [31]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \sdram|new_sdram_controller_0|active_addr[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[13] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~3_combout  = (\sdram|new_sdram_controller_0|active_addr [14] & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout  $ (!\sdram|new_sdram_controller_0|active_addr [13])))) # (!\sdram|new_sdram_controller_0|active_addr [14] & 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout  $ 
// (!\sdram|new_sdram_controller_0|active_addr [13]))))

	.dataa(\sdram|new_sdram_controller_0|active_addr [14]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[32]~6_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[31]~7_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [13]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~3 .lut_mask = 16'h9009;
defparam \sdram|new_sdram_controller_0|pending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \Address[9]~0 (
// Equation(s):
// \Address[9]~0_combout  = (!m_state[1] & (m_state[0] & writeAddress[9]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[9]),
	.cin(gnd),
	.combout(\Address[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Address[9]~0 .lut_mask = 16'h5000;
defparam \Address[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[9]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[27] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[27] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [27])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [27])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [27]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [27]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0 .lut_mask = 16'hF5A0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N13
dffeas \sdram|new_sdram_controller_0|active_addr[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~0_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout  & (\sdram|new_sdram_controller_0|active_addr [9] & (\sdram|new_sdram_controller_0|active_rnw~q  
// $ (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout )))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout  & 
// (!\sdram|new_sdram_controller_0|active_addr [9] & (\sdram|new_sdram_controller_0|active_rnw~q  $ (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|active_rnw~q ),
	.datac(\sdram|new_sdram_controller_0|active_addr [9]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[42]~1_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~0 .lut_mask = 16'h8421;
defparam \sdram|new_sdram_controller_0|pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \Address[10]~2 (
// Equation(s):
// \Address[10]~2_combout  = (m_state[0] & (!m_state[1] & writeAddress[10]))

	.dataa(m_state[0]),
	.datab(gnd),
	.datac(m_state[1]),
	.datad(writeAddress[10]),
	.cin(gnd),
	.combout(\Address[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Address[10]~2 .lut_mask = 16'h0A00;
defparam \Address[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[28] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[28] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [28]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [28]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [28]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [28]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3 .lut_mask = 16'hFC0C;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N21
dffeas \sdram|new_sdram_controller_0|active_addr[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \writeAddress[23]~75 (
// Equation(s):
// \writeAddress[23]~75_combout  = writeAddress[23] $ (\writeAddress[22]~74 )

	.dataa(writeAddress[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\writeAddress[22]~74 ),
	.combout(\writeAddress[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \writeAddress[23]~75 .lut_mask = 16'h5A5A;
defparam \writeAddress[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \writeAddress[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\writeAddress[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeAddress[20]~78_combout ),
	.sload(gnd),
	.ena(\writeAddress[20]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeAddress[23]),
	.prn(vcc));
// synopsys translate_off
defparam \writeAddress[23] .is_wysiwyg = "true";
defparam \writeAddress[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \Address[23]~1 (
// Equation(s):
// \Address[23]~1_combout  = (!m_state[1] & (m_state[0] & writeAddress[23]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[23]),
	.cin(gnd),
	.combout(\Address[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Address[23]~1 .lut_mask = 16'h5000;
defparam \Address[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[41] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[41] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[41] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[23]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[41] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [41]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [41]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [41]),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [41]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2 .lut_mask = 16'hEE44;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N27
dffeas \sdram|new_sdram_controller_0|active_addr[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[23] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~1_combout  = (\sdram|new_sdram_controller_0|active_addr [10] & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout  $ (!\sdram|new_sdram_controller_0|active_addr [23])))) # (!\sdram|new_sdram_controller_0|active_addr [10] & 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout  $ 
// (!\sdram|new_sdram_controller_0|active_addr [23]))))

	.dataa(\sdram|new_sdram_controller_0|active_addr [10]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout ),
	.datac(\sdram|new_sdram_controller_0|active_addr [23]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[28]~3_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~1 .lut_mask = 16'h8241;
defparam \sdram|new_sdram_controller_0|pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \Address[12]~3 (
// Equation(s):
// \Address[12]~3_combout  = (m_state[0] & (!m_state[1] & writeAddress[12]))

	.dataa(m_state[0]),
	.datab(m_state[1]),
	.datac(gnd),
	.datad(writeAddress[12]),
	.cin(gnd),
	.combout(\Address[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Address[12]~3 .lut_mask = 16'h2200;
defparam \Address[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[12]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[30] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[30] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [30])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [30])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [30]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [30]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \sdram|new_sdram_controller_0|active_addr[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \Address[11]~4 (
// Equation(s):
// \Address[11]~4_combout  = (m_state[0] & (!m_state[1] & writeAddress[11]))

	.dataa(m_state[0]),
	.datab(m_state[1]),
	.datac(writeAddress[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Address[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Address[11]~4 .lut_mask = 16'h2020;
defparam \Address[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[29] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout  = \Address[11]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[11]~4_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [29]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [29]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [29]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [29]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N3
dffeas \sdram|new_sdram_controller_0|active_addr[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~2_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout  & (\sdram|new_sdram_controller_0|active_addr [12] & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout  $ (!\sdram|new_sdram_controller_0|active_addr [11])))) # 
// (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout  & (!\sdram|new_sdram_controller_0|active_addr [12] & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout  $ (!\sdram|new_sdram_controller_0|active_addr [11]))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[30]~4_combout ),
	.datab(\sdram|new_sdram_controller_0|active_addr [12]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[29]~5_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [11]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~2 .lut_mask = 16'h9009;
defparam \sdram|new_sdram_controller_0|pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|pending~4 (
// Equation(s):
// \sdram|new_sdram_controller_0|pending~4_combout  = (\sdram|new_sdram_controller_0|pending~3_combout  & (\sdram|new_sdram_controller_0|pending~0_combout  & (\sdram|new_sdram_controller_0|pending~1_combout  & \sdram|new_sdram_controller_0|pending~2_combout 
// )))

	.dataa(\sdram|new_sdram_controller_0|pending~3_combout ),
	.datab(\sdram|new_sdram_controller_0|pending~0_combout ),
	.datac(\sdram|new_sdram_controller_0|pending~1_combout ),
	.datad(\sdram|new_sdram_controller_0|pending~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|pending~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|pending~4 .lut_mask = 16'h8000;
defparam \sdram|new_sdram_controller_0|pending~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector41~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector41~0_combout  = (\sdram|new_sdram_controller_0|pending~4_combout  & (!\sdram|new_sdram_controller_0|active_cs_n~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout  & \sdram|new_sdram_controller_0|pending~9_combout )))

	.dataa(\sdram|new_sdram_controller_0|pending~4_combout ),
	.datab(\sdram|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal1~0_combout ),
	.datad(\sdram|new_sdram_controller_0|pending~9_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector41~0 .lut_mask = 16'h2000;
defparam \sdram|new_sdram_controller_0|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|f_select (
// Equation(s):
// \sdram|new_sdram_controller_0|f_select~combout  = (\sdram|new_sdram_controller_0|Selector41~0_combout  & \sdram|new_sdram_controller_0|f_pop~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datad(\sdram|new_sdram_controller_0|f_pop~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|f_select~combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|f_select .lut_mask = 16'hF000;
defparam \sdram|new_sdram_controller_0|f_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout  = \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1] $ (((\sdram|new_sdram_controller_0|f_select~combout 
//  & (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0] & !\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout )) # 
// (!\sdram|new_sdram_controller_0|f_select~combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0] & \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout 
// ))))

	.dataa(\sdram|new_sdram_controller_0|f_select~combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|always2~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0 .lut_mask = 16'hB4D2;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector25~5 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector25~5_combout  = (\sdram|new_sdram_controller_0|Selector25~4_combout  & (!\sdram|new_sdram_controller_0|refresh_request~q  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries 
// [1]) # (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [1]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entries [0]),
	.datac(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector25~5 .lut_mask = 16'h00E0;
defparam \sdram|new_sdram_controller_0|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \sdram|new_sdram_controller_0|m_state.000000010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_state.000000010 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  
// & \hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ((\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )) # 
// (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hFDFD;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  & 
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 .lut_mask = 16'hC3F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & !\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0002;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 
//  & \hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'hFFBB;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  & 
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 .lut_mask = 16'hC3F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hFFEE;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  & 
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1 .lut_mask = 16'hA5F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  
// $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  
// $ (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h5AA5;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(gnd),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h3C3C;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \DE~input (
	.i(DE),
	.ibar(gnd),
	.o(\DE~input_o ));
// synopsys translate_off
defparam \DE~input .bus_hold = "false";
defparam \DE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \refreshCnt~0 (
// Equation(s):
// \refreshCnt~0_combout  = (\nReset~input_o  & !refreshCnt[0])

	.dataa(\nReset~input_o ),
	.datab(gnd),
	.datac(refreshCnt[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\refreshCnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \refreshCnt~0 .lut_mask = 16'h0A0A;
defparam \refreshCnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \writeAddress[20]~77 (
// Equation(s):
// \writeAddress[20]~77_combout  = (\VSYNC~input_o ) # (!\nReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\nReset~input_o ),
	.datad(\VSYNC~input_o ),
	.cin(gnd),
	.combout(\writeAddress[20]~77_combout ),
	.cout());
// synopsys translate_off
defparam \writeAddress[20]~77 .lut_mask = 16'hFF0F;
defparam \writeAddress[20]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \refreshCnt[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\refreshCnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeAddress[20]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(refreshCnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \refreshCnt[0] .is_wysiwyg = "true";
defparam \refreshCnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \refreshCnt~1 (
// Equation(s):
// \refreshCnt~1_combout  = refreshCnt[1] $ (refreshCnt[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(refreshCnt[1]),
	.datad(refreshCnt[0]),
	.cin(gnd),
	.combout(\refreshCnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \refreshCnt~1 .lut_mask = 16'h0FF0;
defparam \refreshCnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \refreshCnt[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\refreshCnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\writeAddress[20]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(refreshCnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \refreshCnt[1] .is_wysiwyg = "true";
defparam \refreshCnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\DE~input_o  & (!refreshCnt[1] & !refreshCnt[0]))

	.dataa(\DE~input_o ),
	.datab(gnd),
	.datac(refreshCnt[1]),
	.datad(refreshCnt[0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h000A;
defparam \hdmi|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N27
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\hdmi|dcfifo_component|auto_generated|rdptr_g [2] & ((\hdmi|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) # (!\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\hdmi|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\hdmi|dcfifo_component|auto_generated|rdptr_g [3] $ (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0100;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h5AF0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N9
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N5
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N29
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\hdmi|dcfifo_component|auto_generated|rdptr_g [7] & ((\hdmi|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # (!\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\hdmi|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\hdmi|dcfifo_component|auto_generated|rdptr_g [6] $ (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N3
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N11
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N21
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\hdmi|dcfifo_component|auto_generated|rdptr_g [5] & ((\hdmi|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # (!\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) # (!\hdmi|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]) # (\hdmi|dcfifo_component|auto_generated|rdptr_g [4] $ (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout 
// ))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0500;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h5AF0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hA5F0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\hdmi|dcfifo_component|auto_generated|rdptr_g [8] & ((\hdmi|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])) # (!\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) # (!\hdmi|dcfifo_component|auto_generated|rdptr_g [8] & 
// ((\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]) # (\hdmi|dcfifo_component|auto_generated|rdptr_g [9] $ (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N23
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N7
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\hdmi|dcfifo_component|auto_generated|rdptr_g [1] & ((\hdmi|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])) # (!\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) # (!\hdmi|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]) # (\hdmi|dcfifo_component|auto_generated|rdptr_g [0] $ (\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\hdmi|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (!\Equal6~0_combout  & (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout  & 
// ((\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # (\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\Equal6~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|Equal0~0_combout ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h1110;
defparam \hdmi|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout  
// & !\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0400;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  
// $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  
// $ (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ram_address_b [8] = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(gnd),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h33CC;
defparam \hdmi|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ram_address_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h5AA5;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \hdmi|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g [0] & ((\hdmi|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) # (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) # (!\hdmi|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]) # (\hdmi|dcfifo_component|auto_generated|wrptr_g [1] $ (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// ((\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h2220;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \hdmi|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g [2] & ((\hdmi|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))) # (!\hdmi|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) # (\hdmi|dcfifo_component|auto_generated|wrptr_g [3] $ (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g [5] & ((\hdmi|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])) # (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))) # (!\hdmi|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) # (\hdmi|dcfifo_component|auto_generated|wrptr_g [4] $ (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g [6] & ((\hdmi|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))) # (!\hdmi|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]) # (\hdmi|dcfifo_component|auto_generated|wrptr_g [7] $ (\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hF0F0;
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\hdmi|dcfifo_component|auto_generated|wrptr_g [8] & ((\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]) # 
// (\hdmi|dcfifo_component|auto_generated|wrptr_g [9] $ (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) # (!\hdmi|dcfifo_component|auto_generated|wrptr_g [8] & ((\hdmi|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])) # (!\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\hdmi|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEDB7;
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\hdmi|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'hCC88;
defparam \hdmi|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|ram_address_a [8] = \hdmi|dcfifo_component|auto_generated|wrptr_g [8] $ (\hdmi|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(\hdmi|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\hdmi|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h6666;
defparam \hdmi|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\hdmi|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\hdmi|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\hdmi|dcfifo_component|auto_generated|ram_address_a [8],\hdmi|dcfifo_component|auto_generated|wrptr_g [7],\hdmi|dcfifo_component|auto_generated|wrptr_g [6],\hdmi|dcfifo_component|auto_generated|wrptr_g [5],\hdmi|dcfifo_component|auto_generated|wrptr_g [4],
\hdmi|dcfifo_component|auto_generated|wrptr_g [3],\hdmi|dcfifo_component|auto_generated|wrptr_g [2],\hdmi|dcfifo_component|auto_generated|wrptr_g [1],\hdmi|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\hdmi|dcfifo_component|auto_generated|ram_address_b [8],\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\hdmi|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "HDMI_fifo:hdmi|dcfifo:dcfifo_component|dcfifo_beg1:auto_generated|altsyncram_4c41:fifo_ram|ALTSYNCRAM";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 18;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 18;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \hdmi|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [0]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [0]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [0]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25 .lut_mask = 16'hEE22;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \sdram|new_sdram_controller_0|active_data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector115~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector115~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector115~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [0])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [0])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [0]),
	.datac(\sdram|new_sdram_controller_0|m_data[0]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector115~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|m_data[1]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|m_data[1]~0_combout  = (\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|f_pop~q  & \sdram|new_sdram_controller_0|Selector41~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|f_pop~q ),
	.datad(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[1]~0 .lut_mask = 16'hA000;
defparam \sdram|new_sdram_controller_0|m_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector115~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector115~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector115~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector115~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout ),
	.datac(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector115~1 .lut_mask = 16'hCACA;
defparam \sdram|new_sdram_controller_0|Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N4
dffeas \sdram|new_sdram_controller_0|m_data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector115~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|always5~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|always5~0_combout  = (\sdram|new_sdram_controller_0|Selector41~0_combout ) # (!\sdram|new_sdram_controller_0|f_pop~q )

	.dataa(\sdram|new_sdram_controller_0|f_pop~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|always5~0 .lut_mask = 16'hFF55;
defparam \sdram|new_sdram_controller_0|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y11_N5
dffeas \sdram|new_sdram_controller_0|oe (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [1]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [1]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [1]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [1]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26 .lut_mask = 16'hF0CC;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \sdram|new_sdram_controller_0|active_data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector114~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector114~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector114~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [1])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [1])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [1]),
	.datac(\sdram|new_sdram_controller_0|m_data[1]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector114~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector114~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector114~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout )) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|Selector114~0_combout )))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector114~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector114~1 .lut_mask = 16'hAFA0;
defparam \sdram|new_sdram_controller_0|Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N25
dffeas \sdram|new_sdram_controller_0|m_data[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector114~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X11_Y0_N26
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_1 .power_up = "high";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N11
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [2]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [2]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [2]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [2]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27 .lut_mask = 16'hEE22;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \sdram|new_sdram_controller_0|active_data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector113~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector113~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector113~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [2])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [2])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [2]),
	.datac(\sdram|new_sdram_controller_0|m_data[2]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector113~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector113~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector113~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector113~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector113~0_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector113~1 .lut_mask = 16'hFA0A;
defparam \sdram|new_sdram_controller_0|Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N11
dffeas \sdram|new_sdram_controller_0|m_data[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector113~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y11_N12
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_2 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_2 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_2 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [3]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [3]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [3]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [3]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \sdram|new_sdram_controller_0|active_data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector112~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector112~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector112~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [3])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [3])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [3]),
	.datac(\sdram|new_sdram_controller_0|m_data[3]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector112~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector112~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector112~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector112~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|Selector112~0_combout ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector112~1 .lut_mask = 16'hFA50;
defparam \sdram|new_sdram_controller_0|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N4
dffeas \sdram|new_sdram_controller_0|m_data[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X14_Y0_N5
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_3 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_3 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_3 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [4]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [4]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [4]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [4]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \sdram|new_sdram_controller_0|active_data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector111~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector111~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector111~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [4])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [4])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [4]),
	.datac(\sdram|new_sdram_controller_0|m_data[4]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector111~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector111~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector111~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector111~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Selector111~0_combout ),
	.datac(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector111~1 .lut_mask = 16'hFC0C;
defparam \sdram|new_sdram_controller_0|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N18
dffeas \sdram|new_sdram_controller_0|m_data[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X11_Y0_N19
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_4 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_4 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_4 .power_up = "high";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [5])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [5])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [5]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [5]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30 .lut_mask = 16'hAFA0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector110~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \sdram|new_sdram_controller_0|active_data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector110~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector110~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (((\sdram|new_sdram_controller_0|active_data [5])))) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|active_data [5]))) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram|new_sdram_controller_0|m_data[5]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|active_data [5]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector110~0 .lut_mask = 16'hFE10;
defparam \sdram|new_sdram_controller_0|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector110~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector110~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout )) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|Selector110~0_combout )))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector110~0_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector110~1 .lut_mask = 16'hAACC;
defparam \sdram|new_sdram_controller_0|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N18
dffeas \sdram|new_sdram_controller_0|m_data[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y23_N19
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_5 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_5 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_5 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [6]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [6]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [6]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [6]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31 .lut_mask = 16'hFC0C;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \sdram|new_sdram_controller_0|active_data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N13
dffeas \sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector109~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector109~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector109~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [6])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [6])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [6]),
	.datac(\sdram|new_sdram_controller_0|m_data[6]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector109~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector109~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector109~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector109~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector109~0_combout ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout ),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector109~1 .lut_mask = 16'hF0AA;
defparam \sdram|new_sdram_controller_0|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N18
dffeas \sdram|new_sdram_controller_0|m_data[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y4_N19
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_6 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_6 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_6 .power_up = "high";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [7])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [7])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [7]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [7]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32 .lut_mask = 16'hAFA0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \sdram|new_sdram_controller_0|active_data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N19
dffeas \sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector108~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector108~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector108~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [7])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [7])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [7]),
	.datac(\sdram|new_sdram_controller_0|m_data[7]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector108~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector108~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector108~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector108~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Selector108~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout ),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector108~1 .lut_mask = 16'hF0CC;
defparam \sdram|new_sdram_controller_0|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y24_N18
dffeas \sdram|new_sdram_controller_0|m_data[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y24_N19
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_7 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_7 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_7 .power_up = "high";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [8])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [8])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [8]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [8]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33 .lut_mask = 16'hAAF0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \sdram|new_sdram_controller_0|active_data[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N25
dffeas \sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector107~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector107~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector107~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [8])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [8])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [8]),
	.datac(\sdram|new_sdram_controller_0|m_data[8]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector107~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector107~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector107~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector107~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Selector107~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout ),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector107~1 .lut_mask = 16'hF0CC;
defparam \sdram|new_sdram_controller_0|Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N25
dffeas \sdram|new_sdram_controller_0|m_data[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y4_N26
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_8 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_8 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_8 .power_up = "high";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [9])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [9])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [9]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [9]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34 .lut_mask = 16'hAAF0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \sdram|new_sdram_controller_0|active_data[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N11
dffeas \sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector106~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector106~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector106~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [9])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [9])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [9]),
	.datac(\sdram|new_sdram_controller_0|m_data[9]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector106~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector106~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector106~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector106~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector106~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector106~1 .lut_mask = 16'hEE22;
defparam \sdram|new_sdram_controller_0|Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y24_N25
dffeas \sdram|new_sdram_controller_0|m_data[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y24_N26
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_9 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_9 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_9 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [10]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [10]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [10]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [10]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \sdram|new_sdram_controller_0|active_data[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N17
dffeas \sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector105~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector105~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector105~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [10])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [10])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [10]),
	.datac(\sdram|new_sdram_controller_0|m_data[10]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector105~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector105~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector105~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector105~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datac(\sdram|new_sdram_controller_0|Selector105~0_combout ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector105~1 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N25
dffeas \sdram|new_sdram_controller_0|m_data[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X5_Y0_N26
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_10 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_10 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_10 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [11])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [11])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [11]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [11]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36 .lut_mask = 16'hAAF0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \sdram|new_sdram_controller_0|active_data[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N3
dffeas \sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector104~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector104~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector104~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [11])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [11])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [11]),
	.datac(\sdram|new_sdram_controller_0|m_data[11]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector104~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector104~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector104~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector104~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Selector104~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout ),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector104~1 .lut_mask = 16'hF0CC;
defparam \sdram|new_sdram_controller_0|Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N11
dffeas \sdram|new_sdram_controller_0|m_data[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector104~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y12_N12
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_11 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_11 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_11 .power_up = "high";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout  = \hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [12]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [12]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [12]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37 .lut_mask = 16'hEE22;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \sdram|new_sdram_controller_0|active_data[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N29
dffeas \sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector103~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector103~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector103~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_data [12])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|active_data [12])) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1_q )))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|active_data [12]),
	.datac(\sdram|new_sdram_controller_0|m_data[12]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector103~0 .lut_mask = 16'hCCD8;
defparam \sdram|new_sdram_controller_0|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector103~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector103~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector103~0_combout ))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Selector103~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout ),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector103~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector103~1 .lut_mask = 16'hF0CC;
defparam \sdram|new_sdram_controller_0|Selector103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N4
dffeas \sdram|new_sdram_controller_0|m_data[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector103~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y12_N5
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_12 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_12 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_12 .power_up = "high";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector102~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[13] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[13] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [13])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [13])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [13]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [13]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38 .lut_mask = 16'hCFC0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \sdram|new_sdram_controller_0|active_data[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[13] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector102~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector102~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (((\sdram|new_sdram_controller_0|active_data [13])))) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|active_data [13]))) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram|new_sdram_controller_0|m_data[13]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|active_data [13]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector102~0 .lut_mask = 16'hFE10;
defparam \sdram|new_sdram_controller_0|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector102~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector102~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector102~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector102~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector102~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector102~1 .lut_mask = 16'hCCAA;
defparam \sdram|new_sdram_controller_0|Selector102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N18
dffeas \sdram|new_sdram_controller_0|m_data[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector102~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[13] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X14_Y0_N19
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_13 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_13 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_13 .power_up = "high";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector101~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[14] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[14] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [14])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [14])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [14]),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [14]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39 .lut_mask = 16'hCFC0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \sdram|new_sdram_controller_0|active_data[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[14] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector101~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector101~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (((\sdram|new_sdram_controller_0|active_data [14])))) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|active_data [14]))) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1_q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram|new_sdram_controller_0|m_data[14]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|active_data [14]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector101~0 .lut_mask = 16'hFE10;
defparam \sdram|new_sdram_controller_0|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector101~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector101~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout ))) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|Selector101~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector101~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector101~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector101~1 .lut_mask = 16'hEE22;
defparam \sdram|new_sdram_controller_0|Selector101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N4
dffeas \sdram|new_sdram_controller_0|m_data[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector101~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[14] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[14] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y23_N5
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_14 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_14 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_14 .power_up = "high";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[15] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hdmi|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[15] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [15])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [15])))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [15]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [15]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40 .lut_mask = 16'hF5A0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|Selector100~1_combout ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \sdram|new_sdram_controller_0|active_data[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_data[15] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector100~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector100~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (((\sdram|new_sdram_controller_0|active_data [15])))) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & 
// ((\sdram|new_sdram_controller_0|m_state.000010000~q  & ((\sdram|new_sdram_controller_0|active_data [15]))) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1_q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datac(\sdram|new_sdram_controller_0|m_data[15]~_Duplicate_1_q ),
	.datad(\sdram|new_sdram_controller_0|active_data [15]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector100~0 .lut_mask = 16'hFE10;
defparam \sdram|new_sdram_controller_0|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector100~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector100~1_combout  = (\sdram|new_sdram_controller_0|m_data[1]~0_combout  & (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout )) # 
// (!\sdram|new_sdram_controller_0|m_data[1]~0_combout  & ((\sdram|new_sdram_controller_0|Selector100~0_combout )))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|m_data[1]~0_combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector100~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector100~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector100~1 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|Selector100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N25
dffeas \sdram|new_sdram_controller_0|m_data[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector100~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_data[15] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_data[15] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y23_N26
dffeas \sdram|new_sdram_controller_0|oe~_Duplicate_15 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(!\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|oe~_Duplicate_15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_15 .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|oe~_Duplicate_15 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N4
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.00000000000000000000000000001011~q ) # ((\state.00000000000000000000000000000000~q  & \LAT~reg0_q ))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(\state.00000000000000000000000000001011~q ),
	.datac(\LAT~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hECEC;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \LAT~reg0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LAT~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LAT~reg0 .is_wysiwyg = "true";
defparam \LAT~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\state.00000000000000000000000000001010~q ) # ((\SCLK~reg0_q  & ((\state.00000000000000000000000000000010~q ) # (!\Selector1~0_combout ))))

	.dataa(\Selector1~0_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(\SCLK~reg0_q ),
	.datad(\state.00000000000000000000000000000010~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFCDC;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N19
dffeas \SCLK~reg0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SCLK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SCLK~reg0 .is_wysiwyg = "true";
defparam \SCLK~reg0 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N14
cycloneive_lcell_comb \Mux3~95 (
// Equation(s):
// \Mux3~95_combout  = (\Add2~6_combout  & (\Add2~14_combout  & ((!\Add2~2_combout ) # (!\Add2~4_combout )))) # (!\Add2~6_combout  & ((\Add2~4_combout  & ((\Add2~14_combout ))) # (!\Add2~4_combout  & (\Add2~2_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~95_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~95 .lut_mask = 16'h7E10;
defparam \Mux3~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N12
cycloneive_lcell_comb \data[104]~0 (
// Equation(s):
// \data[104]~0_combout  = ((\state.00000000000000000000000000000011~q ) # ((\state.00000000000000000000000000001010~q ) # (\state.00000000000000000000000000001011~q ))) # (!\nReset~input_o )

	.dataa(\nReset~input_o ),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(\state.00000000000000000000000000001010~q ),
	.datad(\state.00000000000000000000000000001011~q ),
	.cin(gnd),
	.combout(\data[104]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data[104]~0 .lut_mask = 16'hFFFD;
defparam \data[104]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N14
cycloneive_lcell_comb \data[104]~1 (
// Equation(s):
// \data[104]~1_combout  = (\nReset~input_o  & ((\state.00000000000000000000000000000010~q ) # ((data[104] & \data[104]~0_combout )))) # (!\nReset~input_o  & (((data[104] & \data[104]~0_combout ))))

	.dataa(\nReset~input_o ),
	.datab(\state.00000000000000000000000000000010~q ),
	.datac(data[104]),
	.datad(\data[104]~0_combout ),
	.cin(gnd),
	.combout(\data[104]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data[104]~1 .lut_mask = 16'hF888;
defparam \data[104]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N15
dffeas \data[104] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\data[104]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[104]),
	.prn(vcc));
// synopsys translate_off
defparam \data[104] .is_wysiwyg = "true";
defparam \data[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N26
cycloneive_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = (!\state.00000000000000000000000000000011~q  & !\state.00000000000000000000000000001011~q )

	.dataa(gnd),
	.datab(\state.00000000000000000000000000000011~q ),
	.datac(\state.00000000000000000000000000001011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~45_combout ),
	.cout());
// synopsys translate_off
defparam \state~45 .lut_mask = 16'h0303;
defparam \state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N16
cycloneive_lcell_comb \Selector506~0 (
// Equation(s):
// \Selector506~0_combout  = (\state.00000000000000000000000000000000~q  & ((data[100]) # ((!\state.00000000000000000000000000001010~q  & \state~45_combout ))))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(data[100]),
	.datad(\state~45_combout ),
	.cin(gnd),
	.combout(\Selector506~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector506~0 .lut_mask = 16'hA2A0;
defparam \Selector506~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \data[100] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector506~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nReset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[100]),
	.prn(vcc));
// synopsys translate_off
defparam \data[100] .is_wysiwyg = "true";
defparam \data[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
cycloneive_lcell_comb \Selector600~0 (
// Equation(s):
// \Selector600~0_combout  = (\state.00000000000000000000000000000001~q ) # ((data[0] & ((\state.00000000000000000000000000001010~q ) # (!\state~45_combout ))))

	.dataa(\state~45_combout ),
	.datab(\state.00000000000000000000000000001010~q ),
	.datac(data[0]),
	.datad(\state.00000000000000000000000000000001~q ),
	.cin(gnd),
	.combout(\Selector600~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector600~0 .lut_mask = 16'hFFD0;
defparam \Selector600~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \data[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector600~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nReset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N28
cycloneive_lcell_comb \Mux3~94 (
// Equation(s):
// \Mux3~94_combout  = (\Add2~14_combout  & ((data[0]))) # (!\Add2~14_combout  & (data[100]))

	.dataa(gnd),
	.datab(data[100]),
	.datac(data[0]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~94_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~94 .lut_mask = 16'hF0CC;
defparam \Mux3~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N12
cycloneive_lcell_comb \Mux3~96 (
// Equation(s):
// \Mux3~96_combout  = (\Add2~14_combout  & (\Mux3~95_combout  & ((\Mux3~94_combout )))) # (!\Add2~14_combout  & ((\Mux3~95_combout  & (data[104])) # (!\Mux3~95_combout  & ((\Mux3~94_combout )))))

	.dataa(\Add2~14_combout ),
	.datab(\Mux3~95_combout ),
	.datac(data[104]),
	.datad(\Mux3~94_combout ),
	.cin(gnd),
	.combout(\Mux3~96_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~96 .lut_mask = 16'hD940;
defparam \Mux3~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
cycloneive_lcell_comb \Mux3~59 (
// Equation(s):
// \Mux3~59_combout  = (\Add2~14_combout  & (data[104])) # (!\Add2~14_combout  & ((data[0])))

	.dataa(data[104]),
	.datab(data[0]),
	.datac(gnd),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~59 .lut_mask = 16'hAACC;
defparam \Mux3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N0
cycloneive_lcell_comb \Mux3~102 (
// Equation(s):
// \Mux3~102_combout  = (\Add2~6_combout  & ((\Add2~4_combout  & (!\Add2~2_combout  & !\Add2~14_combout )) # (!\Add2~4_combout  & (\Add2~2_combout  & \Add2~14_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~102_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~102 .lut_mask = 16'h2008;
defparam \Mux3~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N2
cycloneive_lcell_comb \Mux3~103 (
// Equation(s):
// \Mux3~103_combout  = (\Add2~14_combout  & ((\Mux3~102_combout  & ((\Mux3~59_combout ))) # (!\Mux3~102_combout  & (data[100])))) # (!\Add2~14_combout  & (((\Mux3~59_combout  & !\Mux3~102_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(data[100]),
	.datac(\Mux3~59_combout ),
	.datad(\Mux3~102_combout ),
	.cin(gnd),
	.combout(\Mux3~103_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~103 .lut_mask = 16'hA0D8;
defparam \Mux3~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N10
cycloneive_lcell_comb \Mux3~97 (
// Equation(s):
// \Mux3~97_combout  = (\Add2~6_combout  & ((\Add2~2_combout  $ (!\Add2~14_combout )) # (!\Add2~4_combout ))) # (!\Add2~6_combout  & ((\Add2~4_combout ) # ((\Add2~2_combout ) # (\Add2~14_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~97_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~97 .lut_mask = 16'hF77E;
defparam \Mux3~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
cycloneive_lcell_comb \Mux3~98 (
// Equation(s):
// \Mux3~98_combout  = (\Mux3~97_combout  & (data[100])) # (!\Mux3~97_combout  & ((data[104])))

	.dataa(gnd),
	.datab(data[100]),
	.datac(data[104]),
	.datad(\Mux3~97_combout ),
	.cin(gnd),
	.combout(\Mux3~98_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~98 .lut_mask = 16'hCCF0;
defparam \Mux3~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N6
cycloneive_lcell_comb \Mux3~99 (
// Equation(s):
// \Mux3~99_combout  = (!\Add2~6_combout  & ((\Add2~4_combout  & (!\Add2~2_combout  & !\Add2~14_combout )) # (!\Add2~4_combout  & (\Add2~2_combout  & \Add2~14_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~99_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~99 .lut_mask = 16'h1004;
defparam \Mux3~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
cycloneive_lcell_comb \Mux3~100 (
// Equation(s):
// \Mux3~100_combout  = (\Add2~14_combout  & ((\Mux3~99_combout  & ((\Mux3~59_combout ))) # (!\Mux3~99_combout  & (data[100])))) # (!\Add2~14_combout  & (((\Mux3~59_combout  & !\Mux3~99_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(data[100]),
	.datac(\Mux3~59_combout ),
	.datad(\Mux3~99_combout ),
	.cin(gnd),
	.combout(\Mux3~100_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~100 .lut_mask = 16'hA0D8;
defparam \Mux3~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
cycloneive_lcell_comb \Mux3~101 (
// Equation(s):
// \Mux3~101_combout  = (\Add2~10_combout  & ((\Mux3~98_combout ) # ((\Add2~8_combout )))) # (!\Add2~10_combout  & (((!\Add2~8_combout  & \Mux3~100_combout ))))

	.dataa(\Mux3~98_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Mux3~100_combout ),
	.cin(gnd),
	.combout(\Mux3~101_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~101 .lut_mask = 16'hCBC8;
defparam \Mux3~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N24
cycloneive_lcell_comb \Mux3~104 (
// Equation(s):
// \Mux3~104_combout  = (\Add2~8_combout  & ((\Mux3~101_combout  & ((\Mux3~103_combout ))) # (!\Mux3~101_combout  & (\Mux3~96_combout )))) # (!\Add2~8_combout  & (((\Mux3~101_combout ))))

	.dataa(\Mux3~96_combout ),
	.datab(\Mux3~103_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Mux3~101_combout ),
	.cin(gnd),
	.combout(\Mux3~104_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~104 .lut_mask = 16'hCFA0;
defparam \Mux3~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
cycloneive_lcell_comb \Mux3~55 (
// Equation(s):
// \Mux3~55_combout  = (\Add2~2_combout  & ((\Add2~10_combout  & ((data[100]))) # (!\Add2~10_combout  & (data[104])))) # (!\Add2~2_combout  & (((data[100]))))

	.dataa(\Add2~2_combout ),
	.datab(data[104]),
	.datac(data[100]),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Mux3~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~55 .lut_mask = 16'hF0D8;
defparam \Mux3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
cycloneive_lcell_comb \Mux3~56 (
// Equation(s):
// \Mux3~56_combout  = (\Add2~14_combout  & (\Mux3~55_combout  & ((\Add2~10_combout )))) # (!\Add2~14_combout  & ((\Add2~10_combout  & ((data[0]))) # (!\Add2~10_combout  & (\Mux3~55_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Mux3~55_combout ),
	.datac(data[0]),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Mux3~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~56 .lut_mask = 16'hD844;
defparam \Mux3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N2
cycloneive_lcell_comb \Mux3~54 (
// Equation(s):
// \Mux3~54_combout  = (\Add2~4_combout ) # ((\Add2~14_combout  & (\Add2~2_combout  & !\Add2~10_combout )))

	.dataa(\Add2~14_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~4_combout ),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Mux3~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~54 .lut_mask = 16'hF0F8;
defparam \Mux3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N24
cycloneive_lcell_comb \Mux3~57 (
// Equation(s):
// \Mux3~57_combout  = (data[0] & ((\Mux3~54_combout ) # ((!\Add2~4_combout  & \Mux3~56_combout )))) # (!data[0] & (!\Add2~4_combout  & (\Mux3~56_combout )))

	.dataa(data[0]),
	.datab(\Add2~4_combout ),
	.datac(\Mux3~56_combout ),
	.datad(\Mux3~54_combout ),
	.cin(gnd),
	.combout(\Mux3~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~57 .lut_mask = 16'hBA30;
defparam \Mux3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
cycloneive_lcell_comb \Mux3~39 (
// Equation(s):
// \Mux3~39_combout  = (\Add2~10_combout  & (\Add2~2_combout  & ((\Add2~14_combout ) # (\Add2~4_combout )))) # (!\Add2~10_combout  & (!\Add2~14_combout  & ((\Add2~2_combout ) # (\Add2~4_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~14_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Mux3~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~39 .lut_mask = 16'hA382;
defparam \Mux3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
cycloneive_lcell_comb \Mux3~40 (
// Equation(s):
// \Mux3~40_combout  = (\Add2~10_combout  & (\Add2~4_combout  & (\Add2~2_combout  $ (\Add2~14_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~14_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Mux3~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~40 .lut_mask = 16'h6000;
defparam \Mux3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N14
cycloneive_lcell_comb \Mux3~41 (
// Equation(s):
// \Mux3~41_combout  = (\Mux3~40_combout  & (!\Mux3~39_combout )) # (!\Mux3~40_combout  & (\Mux3~39_combout  & data[100]))

	.dataa(\Mux3~40_combout ),
	.datab(gnd),
	.datac(\Mux3~39_combout ),
	.datad(data[100]),
	.cin(gnd),
	.combout(\Mux3~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~41 .lut_mask = 16'h5A0A;
defparam \Mux3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
cycloneive_lcell_comb \Mux3~42 (
// Equation(s):
// \Mux3~42_combout  = (\Mux3~39_combout  & (\Mux3~41_combout )) # (!\Mux3~39_combout  & ((\Mux3~41_combout  & ((data[104]))) # (!\Mux3~41_combout  & (data[0]))))

	.dataa(\Mux3~39_combout ),
	.datab(\Mux3~41_combout ),
	.datac(data[0]),
	.datad(data[104]),
	.cin(gnd),
	.combout(\Mux3~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~42 .lut_mask = 16'hDC98;
defparam \Mux3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N4
cycloneive_lcell_comb \Mux3~51 (
// Equation(s):
// \Mux3~51_combout  = (\Add2~2_combout  & ((\Add2~14_combout  & (data[104])) # (!\Add2~14_combout  & ((data[100]))))) # (!\Add2~2_combout  & (((data[100]))))

	.dataa(\Add2~2_combout ),
	.datab(data[104]),
	.datac(data[100]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~51 .lut_mask = 16'hD8F0;
defparam \Mux3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N0
cycloneive_lcell_comb \Mux3~49 (
// Equation(s):
// \Mux3~49_combout  = (\Add2~10_combout  & (((\Add2~4_combout )))) # (!\Add2~10_combout  & (\Add2~14_combout  & ((\Add2~2_combout ) # (\Add2~4_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~4_combout ),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Mux3~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~49 .lut_mask = 16'hF0A8;
defparam \Mux3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N30
cycloneive_lcell_comb \Mux3~50 (
// Equation(s):
// \Mux3~50_combout  = (\Mux3~49_combout  & (((data[100]) # (\Add2~10_combout )))) # (!\Mux3~49_combout  & (data[0] & ((!\Add2~10_combout ))))

	.dataa(data[0]),
	.datab(\Mux3~49_combout ),
	.datac(data[100]),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Mux3~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~50 .lut_mask = 16'hCCE2;
defparam \Mux3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
cycloneive_lcell_comb \Mux3~48 (
// Equation(s):
// \Mux3~48_combout  = (\Add2~2_combout  & ((data[100]))) # (!\Add2~2_combout  & (data[0]))

	.dataa(data[0]),
	.datab(gnd),
	.datac(data[100]),
	.datad(\Add2~2_combout ),
	.cin(gnd),
	.combout(\Mux3~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~48 .lut_mask = 16'hF0AA;
defparam \Mux3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N14
cycloneive_lcell_comb \Mux3~52 (
// Equation(s):
// \Mux3~52_combout  = (\Add2~10_combout  & ((\Mux3~50_combout  & (\Mux3~51_combout )) # (!\Mux3~50_combout  & ((\Mux3~48_combout ))))) # (!\Add2~10_combout  & (((\Mux3~50_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(\Mux3~51_combout ),
	.datac(\Mux3~50_combout ),
	.datad(\Mux3~48_combout ),
	.cin(gnd),
	.combout(\Mux3~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~52 .lut_mask = 16'hDAD0;
defparam \Mux3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
cycloneive_lcell_comb \Mux3~44 (
// Equation(s):
// \Mux3~44_combout  = (\Add2~2_combout  & ((data[104]) # ((!\Add2~14_combout )))) # (!\Add2~2_combout  & (((data[100] & \Add2~14_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(data[104]),
	.datac(data[100]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~44 .lut_mask = 16'hD8AA;
defparam \Mux3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N20
cycloneive_lcell_comb \Mux3~45 (
// Equation(s):
// \Mux3~45_combout  = (data[0] & ((\Mux3~44_combout ) # (\Add2~4_combout  $ (!\Add2~14_combout )))) # (!data[0] & (!\Add2~4_combout  & (\Mux3~44_combout  & \Add2~14_combout )))

	.dataa(data[0]),
	.datab(\Add2~4_combout ),
	.datac(\Mux3~44_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~45 .lut_mask = 16'hB8A2;
defparam \Mux3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N18
cycloneive_lcell_comb \Mux3~46 (
// Equation(s):
// \Mux3~46_combout  = (\Add2~10_combout  & (\Add2~4_combout )) # (!\Add2~10_combout  & ((\Mux3~45_combout )))

	.dataa(\Add2~10_combout ),
	.datab(gnd),
	.datac(\Add2~4_combout ),
	.datad(\Mux3~45_combout ),
	.cin(gnd),
	.combout(\Mux3~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~46 .lut_mask = 16'hF5A0;
defparam \Mux3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N28
cycloneive_lcell_comb \Mux3~43 (
// Equation(s):
// \Mux3~43_combout  = (\Add2~2_combout  & (((data[100])))) # (!\Add2~2_combout  & ((\Add2~14_combout  & ((data[100]))) # (!\Add2~14_combout  & (data[104]))))

	.dataa(\Add2~2_combout ),
	.datab(data[104]),
	.datac(data[100]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~43 .lut_mask = 16'hF0E4;
defparam \Mux3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
cycloneive_lcell_comb \Mux3~47 (
// Equation(s):
// \Mux3~47_combout  = (\Add2~10_combout  & ((\Mux3~46_combout  & (data[0])) # (!\Mux3~46_combout  & ((\Mux3~43_combout ))))) # (!\Add2~10_combout  & (\Mux3~46_combout ))

	.dataa(\Add2~10_combout ),
	.datab(\Mux3~46_combout ),
	.datac(data[0]),
	.datad(\Mux3~43_combout ),
	.cin(gnd),
	.combout(\Mux3~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~47 .lut_mask = 16'hE6C4;
defparam \Mux3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
cycloneive_lcell_comb \Mux3~53 (
// Equation(s):
// \Mux3~53_combout  = (\Add2~8_combout  & (((\Add2~6_combout )))) # (!\Add2~8_combout  & ((\Add2~6_combout  & ((\Mux3~47_combout ))) # (!\Add2~6_combout  & (\Mux3~52_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\Mux3~52_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Mux3~47_combout ),
	.cin(gnd),
	.combout(\Mux3~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~53 .lut_mask = 16'hF4A4;
defparam \Mux3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
cycloneive_lcell_comb \Mux3~58 (
// Equation(s):
// \Mux3~58_combout  = (\Add2~8_combout  & ((\Mux3~53_combout  & (\Mux3~57_combout )) # (!\Mux3~53_combout  & ((\Mux3~42_combout ))))) # (!\Add2~8_combout  & (((\Mux3~53_combout ))))

	.dataa(\Mux3~57_combout ),
	.datab(\Add2~8_combout ),
	.datac(\Mux3~42_combout ),
	.datad(\Mux3~53_combout ),
	.cin(gnd),
	.combout(\Mux3~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~58 .lut_mask = 16'hBBC0;
defparam \Mux3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N10
cycloneive_lcell_comb \Mux3~87 (
// Equation(s):
// \Mux3~87_combout  = (\Add2~14_combout  & (((data[100])))) # (!\Add2~14_combout  & (data[0] & (\Add2~2_combout )))

	.dataa(data[0]),
	.datab(\Add2~2_combout ),
	.datac(data[100]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~87_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~87 .lut_mask = 16'hF088;
defparam \Mux3~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N22
cycloneive_lcell_comb \Mux3~85 (
// Equation(s):
// \Mux3~85_combout  = (data[104] & ((data[100]) # (\Add2~2_combout  $ (\Add2~14_combout )))) # (!data[104] & (data[100] & (\Add2~2_combout  $ (!\Add2~14_combout ))))

	.dataa(data[104]),
	.datab(\Add2~2_combout ),
	.datac(data[100]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~85_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~85 .lut_mask = 16'hE2B8;
defparam \Mux3~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N0
cycloneive_lcell_comb \Mux3~86 (
// Equation(s):
// \Mux3~86_combout  = (\Add2~8_combout  & (((\Add2~4_combout )))) # (!\Add2~8_combout  & ((\Add2~4_combout  & (\Mux3~85_combout )) # (!\Add2~4_combout  & ((\Mux3~48_combout )))))

	.dataa(\Mux3~85_combout ),
	.datab(\Add2~8_combout ),
	.datac(\Add2~4_combout ),
	.datad(\Mux3~48_combout ),
	.cin(gnd),
	.combout(\Mux3~86_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~86 .lut_mask = 16'hE3E0;
defparam \Mux3~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N12
cycloneive_lcell_comb \Mux3~84 (
// Equation(s):
// \Mux3~84_combout  = (\Add2~2_combout  & ((\Add2~14_combout  & (data[104])) # (!\Add2~14_combout  & ((data[0]))))) # (!\Add2~2_combout  & (((data[0]))))

	.dataa(data[104]),
	.datab(\Add2~2_combout ),
	.datac(data[0]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~84 .lut_mask = 16'hB8F0;
defparam \Mux3~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N16
cycloneive_lcell_comb \Mux3~88 (
// Equation(s):
// \Mux3~88_combout  = (\Mux3~86_combout  & ((\Mux3~87_combout ) # ((!\Add2~8_combout )))) # (!\Mux3~86_combout  & (((\Add2~8_combout  & \Mux3~84_combout ))))

	.dataa(\Mux3~87_combout ),
	.datab(\Mux3~86_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Mux3~84_combout ),
	.cin(gnd),
	.combout(\Mux3~88_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~88 .lut_mask = 16'hBC8C;
defparam \Mux3~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N4
cycloneive_lcell_comb \Mux3~82 (
// Equation(s):
// \Mux3~82_combout  = (!\Add2~4_combout  & ((\Add2~14_combout ) # (!\Add2~8_combout )))

	.dataa(gnd),
	.datab(\Add2~8_combout ),
	.datac(\Add2~4_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~82 .lut_mask = 16'h0F03;
defparam \Mux3~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N2
cycloneive_lcell_comb \Mux3~83 (
// Equation(s):
// \Mux3~83_combout  = (\Mux3~82_combout  & ((data[100]))) # (!\Mux3~82_combout  & (data[0]))

	.dataa(data[0]),
	.datab(\Mux3~82_combout ),
	.datac(data[100]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~83 .lut_mask = 16'hE2E2;
defparam \Mux3~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N14
cycloneive_lcell_comb \Mux3~89 (
// Equation(s):
// \Mux3~89_combout  = (\Add2~10_combout  & (((\Add2~6_combout )))) # (!\Add2~10_combout  & ((\Add2~6_combout  & ((\Mux3~83_combout ))) # (!\Add2~6_combout  & (\Mux3~88_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(\Mux3~88_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Mux3~83_combout ),
	.cin(gnd),
	.combout(\Mux3~89_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~89 .lut_mask = 16'hF4A4;
defparam \Mux3~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N24
cycloneive_lcell_comb \Mux3~90 (
// Equation(s):
// \Mux3~90_combout  = (\Add2~8_combout  & (\Add2~4_combout  & (\Add2~2_combout  $ (\Add2~14_combout )))) # (!\Add2~8_combout  & (\Add2~14_combout  & ((\Add2~2_combout ) # (!\Add2~4_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~90_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~90 .lut_mask = 16'h4B80;
defparam \Mux3~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N30
cycloneive_lcell_comb \Mux3~91 (
// Equation(s):
// \Mux3~91_combout  = (\Add2~4_combout  & (data[0] & ((!\Mux3~90_combout )))) # (!\Add2~4_combout  & ((\Mux3~90_combout  & (data[0])) # (!\Mux3~90_combout  & ((data[100])))))

	.dataa(data[0]),
	.datab(\Add2~4_combout ),
	.datac(data[100]),
	.datad(\Mux3~90_combout ),
	.cin(gnd),
	.combout(\Mux3~91_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~91 .lut_mask = 16'h22B8;
defparam \Mux3~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N6
cycloneive_lcell_comb \Mux3~79 (
// Equation(s):
// \Mux3~79_combout  = (\Add2~2_combout  & (((\Add2~8_combout ) # (!\Add2~14_combout )))) # (!\Add2~2_combout  & (\Add2~4_combout  & ((\Add2~8_combout ) # (!\Add2~14_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~79 .lut_mask = 16'hE0EE;
defparam \Mux3~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N28
cycloneive_lcell_comb \Mux3~78 (
// Equation(s):
// \Mux3~78_combout  = (\Add2~4_combout  & (((\Add2~8_combout ) # (!\Add2~14_combout )))) # (!\Add2~4_combout  & (\Add2~8_combout  $ (((!\Add2~2_combout  & \Add2~14_combout )))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~78 .lut_mask = 16'hE1FC;
defparam \Mux3~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N8
cycloneive_lcell_comb \Mux3~80 (
// Equation(s):
// \Mux3~80_combout  = (\Mux3~79_combout  & ((data[100]) # (!\Mux3~78_combout )))

	.dataa(\Mux3~79_combout ),
	.datab(gnd),
	.datac(data[100]),
	.datad(\Mux3~78_combout ),
	.cin(gnd),
	.combout(\Mux3~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~80 .lut_mask = 16'hA0AA;
defparam \Mux3~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N18
cycloneive_lcell_comb \Mux3~81 (
// Equation(s):
// \Mux3~81_combout  = (\Mux3~80_combout  & ((data[104]) # ((\Mux3~78_combout )))) # (!\Mux3~80_combout  & (((data[0] & !\Mux3~78_combout ))))

	.dataa(data[104]),
	.datab(\Mux3~80_combout ),
	.datac(data[0]),
	.datad(\Mux3~78_combout ),
	.cin(gnd),
	.combout(\Mux3~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~81 .lut_mask = 16'hCCB8;
defparam \Mux3~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N20
cycloneive_lcell_comb \Mux3~92 (
// Equation(s):
// \Mux3~92_combout  = (\Add2~10_combout  & ((\Mux3~89_combout  & (\Mux3~91_combout )) # (!\Mux3~89_combout  & ((\Mux3~81_combout ))))) # (!\Add2~10_combout  & (\Mux3~89_combout ))

	.dataa(\Add2~10_combout ),
	.datab(\Mux3~89_combout ),
	.datac(\Mux3~91_combout ),
	.datad(\Mux3~81_combout ),
	.cin(gnd),
	.combout(\Mux3~92_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~92 .lut_mask = 16'hE6C4;
defparam \Mux3~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
cycloneive_lcell_comb \Mux3~75 (
// Equation(s):
// \Mux3~75_combout  = (data[100] & ((\Add2~10_combout ) # (\Add2~14_combout )))

	.dataa(data[100]),
	.datab(gnd),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~75 .lut_mask = 16'hAAA0;
defparam \Mux3~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N14
cycloneive_lcell_comb \Mux3~71 (
// Equation(s):
// \Mux3~71_combout  = (data[0] & (!\Add2~10_combout  & !\Add2~14_combout ))

	.dataa(data[0]),
	.datab(gnd),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~71 .lut_mask = 16'h000A;
defparam \Mux3~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
cycloneive_lcell_comb \Mux3~73 (
// Equation(s):
// \Mux3~73_combout  = (\Add2~8_combout  & (\Add2~4_combout )) # (!\Add2~8_combout  & (\Add2~14_combout  & ((\Add2~10_combout ) # (!\Add2~4_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~8_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~73 .lut_mask = 16'hB988;
defparam \Mux3~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneive_lcell_comb \Mux3~72 (
// Equation(s):
// \Mux3~72_combout  = (\Add2~10_combout  & (data[0])) # (!\Add2~10_combout  & ((data[104])))

	.dataa(data[0]),
	.datab(gnd),
	.datac(\Add2~10_combout ),
	.datad(data[104]),
	.cin(gnd),
	.combout(\Mux3~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~72 .lut_mask = 16'hAFA0;
defparam \Mux3~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
cycloneive_lcell_comb \Mux3~74 (
// Equation(s):
// \Mux3~74_combout  = (\Mux3~73_combout  & ((\Add2~8_combout ) # ((\Mux3~72_combout )))) # (!\Mux3~73_combout  & (!\Add2~8_combout  & (data[100])))

	.dataa(\Mux3~73_combout ),
	.datab(\Add2~8_combout ),
	.datac(data[100]),
	.datad(\Mux3~72_combout ),
	.cin(gnd),
	.combout(\Mux3~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~74 .lut_mask = 16'hBA98;
defparam \Mux3~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneive_lcell_comb \Mux3~76 (
// Equation(s):
// \Mux3~76_combout  = (\Add2~8_combout  & ((\Mux3~75_combout ) # ((\Mux3~71_combout  & \Mux3~74_combout )))) # (!\Add2~8_combout  & (((\Mux3~74_combout ))))

	.dataa(\Mux3~75_combout ),
	.datab(\Add2~8_combout ),
	.datac(\Mux3~71_combout ),
	.datad(\Mux3~74_combout ),
	.cin(gnd),
	.combout(\Mux3~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~76 .lut_mask = 16'hFB88;
defparam \Mux3~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
cycloneive_lcell_comb \Mux3~68 (
// Equation(s):
// \Mux3~68_combout  = (\Add2~10_combout  & (\Add2~14_combout  & ((data[0]) # (\Add2~8_combout )))) # (!\Add2~10_combout  & (data[0] & (\Add2~8_combout  & !\Add2~14_combout )))

	.dataa(data[0]),
	.datab(\Add2~8_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~68 .lut_mask = 16'hE008;
defparam \Mux3~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneive_lcell_comb \Mux3~66 (
// Equation(s):
// \Mux3~66_combout  = (\Add2~4_combout  & (data[100] $ (data[104])))

	.dataa(data[100]),
	.datab(gnd),
	.datac(\Add2~4_combout ),
	.datad(data[104]),
	.cin(gnd),
	.combout(\Mux3~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~66 .lut_mask = 16'h50A0;
defparam \Mux3~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
cycloneive_lcell_comb \Mux3~67 (
// Equation(s):
// \Mux3~67_combout  = (\Add2~10_combout  & (\Add2~14_combout  & ((\Add2~8_combout ) # (!data[0])))) # (!\Add2~10_combout  & (!data[0] & (\Add2~8_combout  & !\Add2~14_combout )))

	.dataa(data[0]),
	.datab(\Add2~8_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~67 .lut_mask = 16'hD004;
defparam \Mux3~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
cycloneive_lcell_comb \Mux3~69 (
// Equation(s):
// \Mux3~69_combout  = (\Mux3~68_combout  & ((data[100] $ (\Mux3~66_combout )) # (!\Mux3~67_combout ))) # (!\Mux3~68_combout  & (data[100] & ((!\Mux3~67_combout ))))

	.dataa(data[100]),
	.datab(\Mux3~68_combout ),
	.datac(\Mux3~66_combout ),
	.datad(\Mux3~67_combout ),
	.cin(gnd),
	.combout(\Mux3~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~69 .lut_mask = 16'h48EE;
defparam \Mux3~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneive_lcell_comb \Mux3~62 (
// Equation(s):
// \Mux3~62_combout  = (\Add2~8_combout  & (!\Add2~14_combout  & ((\Add2~4_combout ) # (!\Add2~10_combout )))) # (!\Add2~8_combout  & (!\Add2~4_combout  & (\Add2~10_combout  & \Add2~14_combout )))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~8_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~62 .lut_mask = 16'h108C;
defparam \Mux3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
cycloneive_lcell_comb \Mux3~63 (
// Equation(s):
// \Mux3~63_combout  = (\Add2~4_combout  & (\Add2~10_combout  & (\Add2~8_combout  $ (\Add2~14_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~8_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~63 .lut_mask = 16'h2080;
defparam \Mux3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
cycloneive_lcell_comb \Mux3~64 (
// Equation(s):
// \Mux3~64_combout  = (\Mux3~63_combout  & ((\Mux3~62_combout ))) # (!\Mux3~63_combout  & (data[100] & !\Mux3~62_combout ))

	.dataa(gnd),
	.datab(\Mux3~63_combout ),
	.datac(data[100]),
	.datad(\Mux3~62_combout ),
	.cin(gnd),
	.combout(\Mux3~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~64 .lut_mask = 16'hCC30;
defparam \Mux3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
cycloneive_lcell_comb \Mux3~65 (
// Equation(s):
// \Mux3~65_combout  = (\Mux3~62_combout  & ((\Mux3~64_combout  & (data[104])) # (!\Mux3~64_combout  & ((data[0]))))) # (!\Mux3~62_combout  & (((\Mux3~64_combout ))))

	.dataa(data[104]),
	.datab(\Mux3~62_combout ),
	.datac(\Mux3~64_combout ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux3~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~65 .lut_mask = 16'hBCB0;
defparam \Mux3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneive_lcell_comb \Mux3~70 (
// Equation(s):
// \Mux3~70_combout  = (\Add2~6_combout  & (((\Add2~2_combout )))) # (!\Add2~6_combout  & ((\Add2~2_combout  & ((\Mux3~65_combout ))) # (!\Add2~2_combout  & (\Mux3~69_combout ))))

	.dataa(\Mux3~69_combout ),
	.datab(\Add2~6_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Mux3~65_combout ),
	.cin(gnd),
	.combout(\Mux3~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~70 .lut_mask = 16'hF2C2;
defparam \Mux3~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N8
cycloneive_lcell_comb \Mux3~111 (
// Equation(s):
// \Mux3~111_combout  = (\Add2~14_combout  & ((\Add2~10_combout ) # ((\Add2~4_combout  & \Add2~8_combout )))) # (!\Add2~14_combout  & (\Add2~10_combout  $ (((\Add2~4_combout  & !\Add2~8_combout )))))

	.dataa(\Add2~14_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Mux3~111_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~111 .lut_mask = 16'hFB84;
defparam \Mux3~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
cycloneive_lcell_comb \Mux3~60 (
// Equation(s):
// \Mux3~60_combout  = (\Add2~14_combout  & ((data[0]))) # (!\Add2~14_combout  & (data[104]))

	.dataa(gnd),
	.datab(data[104]),
	.datac(data[0]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~60 .lut_mask = 16'hF0CC;
defparam \Mux3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
cycloneive_lcell_comb \Mux3~112 (
// Equation(s):
// \Mux3~112_combout  = (\Add2~8_combout  & (((\Mux3~111_combout )))) # (!\Add2~8_combout  & ((\Mux3~111_combout  & ((\Mux3~60_combout ))) # (!\Mux3~111_combout  & (data[100]))))

	.dataa(data[100]),
	.datab(\Add2~8_combout ),
	.datac(\Mux3~111_combout ),
	.datad(\Mux3~60_combout ),
	.cin(gnd),
	.combout(\Mux3~112_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~112 .lut_mask = 16'hF2C2;
defparam \Mux3~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N30
cycloneive_lcell_comb \Mux3~61 (
// Equation(s):
// \Mux3~61_combout  = (\Mux3~112_combout  & (((data[100]) # (!\Add2~8_combout )))) # (!\Mux3~112_combout  & (\Mux3~59_combout  & (\Add2~8_combout )))

	.dataa(\Mux3~112_combout ),
	.datab(\Mux3~59_combout ),
	.datac(\Add2~8_combout ),
	.datad(data[100]),
	.cin(gnd),
	.combout(\Mux3~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~61 .lut_mask = 16'hEA4A;
defparam \Mux3~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneive_lcell_comb \Mux3~77 (
// Equation(s):
// \Mux3~77_combout  = (\Mux3~70_combout  & ((\Mux3~76_combout ) # ((!\Add2~6_combout )))) # (!\Mux3~70_combout  & (((\Add2~6_combout  & \Mux3~61_combout ))))

	.dataa(\Mux3~76_combout ),
	.datab(\Mux3~70_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Mux3~61_combout ),
	.cin(gnd),
	.combout(\Mux3~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~77 .lut_mask = 16'hBC8C;
defparam \Mux3~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N0
cycloneive_lcell_comb \Mux3~93 (
// Equation(s):
// \Mux3~93_combout  = (\Add2~0_combout  & (((\Mux3~77_combout ) # (\Add2~12_combout )))) # (!\Add2~0_combout  & (\Mux3~92_combout  & ((!\Add2~12_combout ))))

	.dataa(\Mux3~92_combout ),
	.datab(\Add2~0_combout ),
	.datac(\Mux3~77_combout ),
	.datad(\Add2~12_combout ),
	.cin(gnd),
	.combout(\Mux3~93_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~93 .lut_mask = 16'hCCE2;
defparam \Mux3~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N14
cycloneive_lcell_comb \Mux3~105 (
// Equation(s):
// \Mux3~105_combout  = (\Add2~12_combout  & ((\Mux3~93_combout  & (\Mux3~104_combout )) # (!\Mux3~93_combout  & ((\Mux3~58_combout ))))) # (!\Add2~12_combout  & (((\Mux3~93_combout ))))

	.dataa(\Mux3~104_combout ),
	.datab(\Add2~12_combout ),
	.datac(\Mux3~58_combout ),
	.datad(\Mux3~93_combout ),
	.cin(gnd),
	.combout(\Mux3~105_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~105 .lut_mask = 16'hBBC0;
defparam \Mux3~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N24
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\Add2~2_combout  & (\Add2~4_combout  $ (\Add2~6_combout  $ (\Add2~0_combout )))) # (!\Add2~2_combout  & (\Add2~4_combout  & (\Add2~6_combout  & \Add2~0_combout )))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hA448;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N30
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (data[0] & ((\Add2~4_combout  $ (\Add2~12_combout )) # (!\Mux3~7_combout )))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~12_combout ),
	.datac(data[0]),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'h60F0;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N12
cycloneive_lcell_comb \Mux3~14 (
// Equation(s):
// \Mux3~14_combout  = (\Add2~6_combout ) # ((\Add2~2_combout  & \Add2~0_combout ))

	.dataa(\Add2~6_combout ),
	.datab(gnd),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~14 .lut_mask = 16'hFAAA;
defparam \Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N8
cycloneive_lcell_comb \Selector253~0 (
// Equation(s):
// \Selector253~0_combout  = (\state.00000000000000000000000000000010~q ) # ((\state.00000000000000000000000000000000~q  & data[371]))

	.dataa(\state.00000000000000000000000000000000~q ),
	.datab(gnd),
	.datac(data[371]),
	.datad(\state.00000000000000000000000000000010~q ),
	.cin(gnd),
	.combout(\Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector253~0 .lut_mask = 16'hFFA0;
defparam \Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N9
dffeas \data[371] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Selector253~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nReset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[371]),
	.prn(vcc));
// synopsys translate_off
defparam \data[371] .is_wysiwyg = "true";
defparam \data[371] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N18
cycloneive_lcell_comb \Mux3~13 (
// Equation(s):
// \Mux3~13_combout  = (\Add2~6_combout  & (((\Add2~0_combout )))) # (!\Add2~6_combout  & ((data[100] & ((\Add2~2_combout ) # (\Add2~0_combout ))) # (!data[100] & (\Add2~2_combout  & \Add2~0_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(data[100]),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~13 .lut_mask = 16'hFE40;
defparam \Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N30
cycloneive_lcell_comb \Mux3~15 (
// Equation(s):
// \Mux3~15_combout  = (\Mux3~14_combout  & (data[371] & ((\Mux3~13_combout ) # (!\Add2~4_combout )))) # (!\Mux3~14_combout  & ((\Add2~4_combout  & (data[371])) # (!\Add2~4_combout  & ((\Mux3~13_combout )))))

	.dataa(\Mux3~14_combout ),
	.datab(\Add2~4_combout ),
	.datac(data[371]),
	.datad(\Mux3~13_combout ),
	.cin(gnd),
	.combout(\Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~15 .lut_mask = 16'hF160;
defparam \Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N16
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\Add2~0_combout  & (data[104])) # (!\Add2~0_combout  & ((data[0])))

	.dataa(gnd),
	.datab(data[104]),
	.datac(data[0]),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hCCF0;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N8
cycloneive_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\Add2~6_combout  & (((\Add2~0_combout )) # (!\Add2~4_combout ))) # (!\Add2~6_combout  & ((\Add2~2_combout ) # (\Add2~4_combout  $ (\Add2~0_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'hFB76;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N6
cycloneive_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\Add2~6_combout  & (\Add2~4_combout  & (!\Add2~2_combout  & !\Add2~0_combout )))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'h0008;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N0
cycloneive_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = (\Mux3~10_combout  & ((\Mux3~11_combout  & (\Mux3~9_combout )) # (!\Mux3~11_combout  & ((data[100]))))) # (!\Mux3~10_combout  & (\Mux3~9_combout  & ((!\Mux3~11_combout ))))

	.dataa(\Mux3~9_combout ),
	.datab(data[100]),
	.datac(\Mux3~10_combout ),
	.datad(\Mux3~11_combout ),
	.cin(gnd),
	.combout(\Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~12 .lut_mask = 16'hA0CA;
defparam \Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N20
cycloneive_lcell_comb \Mux3~16 (
// Equation(s):
// \Mux3~16_combout  = (\Add2~12_combout  & (\Mux3~15_combout )) # (!\Add2~12_combout  & ((\Mux3~12_combout )))

	.dataa(\Mux3~15_combout ),
	.datab(gnd),
	.datac(\Add2~12_combout ),
	.datad(\Mux3~12_combout ),
	.cin(gnd),
	.combout(\Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~16 .lut_mask = 16'hAFA0;
defparam \Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N14
cycloneive_lcell_comb \Mux3~17 (
// Equation(s):
// \Mux3~17_combout  = (\Add2~8_combout  & ((\Add2~12_combout  & ((\Mux3~16_combout ))) # (!\Add2~12_combout  & (\Mux3~8_combout )))) # (!\Add2~8_combout  & ((\Add2~12_combout  & (\Mux3~8_combout )) # (!\Add2~12_combout  & ((\Mux3~16_combout )))))

	.dataa(\Add2~8_combout ),
	.datab(\Mux3~8_combout ),
	.datac(\Add2~12_combout ),
	.datad(\Mux3~16_combout ),
	.cin(gnd),
	.combout(\Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~17 .lut_mask = 16'hED48;
defparam \Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N14
cycloneive_lcell_comb \Mux3~18 (
// Equation(s):
// \Mux3~18_combout  = (\Add2~0_combout ) # ((\Add2~4_combout  & ((!\Add2~6_combout ))) # (!\Add2~4_combout  & ((\Add2~2_combout ) # (\Add2~6_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~0_combout ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~18 .lut_mask = 16'hF3FE;
defparam \Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N4
cycloneive_lcell_comb \Mux3~19 (
// Equation(s):
// \Mux3~19_combout  = (\Mux3~18_combout  & (data[371] & (\Add2~12_combout  $ (!\Add2~8_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\Mux3~18_combout ),
	.datac(\Add2~8_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~19 .lut_mask = 16'h8400;
defparam \Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N2
cycloneive_lcell_comb \Mux3~27 (
// Equation(s):
// \Mux3~27_combout  = (!\Add2~4_combout  & ((\Add2~2_combout  & (!\Add2~6_combout  & !\Add2~0_combout )) # (!\Add2~2_combout  & (\Add2~6_combout  & \Add2~0_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~27 .lut_mask = 16'h1004;
defparam \Mux3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N12
cycloneive_lcell_comb \Mux3~28 (
// Equation(s):
// \Mux3~28_combout  = (data[0] & !\Mux3~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(data[0]),
	.datad(\Mux3~27_combout ),
	.cin(gnd),
	.combout(\Mux3~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~28 .lut_mask = 16'h00F0;
defparam \Mux3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N10
cycloneive_lcell_comb \Mux3~25 (
// Equation(s):
// \Mux3~25_combout  = (\Add2~4_combout  & ((\Add2~6_combout  & (!\Add2~2_combout  & !\Add2~0_combout )) # (!\Add2~6_combout  & (\Add2~2_combout  & \Add2~0_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~25 .lut_mask = 16'h4008;
defparam \Mux3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N16
cycloneive_lcell_comb \Mux3~24 (
// Equation(s):
// \Mux3~24_combout  = (\Add2~2_combout  & ((\Add2~6_combout  $ (!\Add2~0_combout )) # (!\Add2~4_combout ))) # (!\Add2~2_combout  & ((\Add2~0_combout ) # (\Add2~6_combout  $ (\Add2~4_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~24 .lut_mask = 16'hBF76;
defparam \Mux3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N24
cycloneive_lcell_comb \Mux3~26 (
// Equation(s):
// \Mux3~26_combout  = (\Mux3~25_combout  & (((\Mux3~9_combout  & !\Mux3~24_combout )))) # (!\Mux3~25_combout  & (data[100] & ((\Mux3~24_combout ))))

	.dataa(\Mux3~25_combout ),
	.datab(data[100]),
	.datac(\Mux3~9_combout ),
	.datad(\Mux3~24_combout ),
	.cin(gnd),
	.combout(\Mux3~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~26 .lut_mask = 16'h44A0;
defparam \Mux3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N26
cycloneive_lcell_comb \Mux3~29 (
// Equation(s):
// \Mux3~29_combout  = (\Add2~12_combout  & (((\Add2~8_combout )))) # (!\Add2~12_combout  & ((\Add2~8_combout  & ((\Mux3~26_combout ))) # (!\Add2~8_combout  & (\Mux3~28_combout ))))

	.dataa(\Mux3~28_combout ),
	.datab(\Add2~12_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Mux3~26_combout ),
	.cin(gnd),
	.combout(\Mux3~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~29 .lut_mask = 16'hF2C2;
defparam \Mux3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N20
cycloneive_lcell_comb \Mux3~31 (
// Equation(s):
// \Mux3~31_combout  = (\Add2~6_combout  & ((\Add2~4_combout  & ((!\Add2~0_combout ) # (!\Add2~2_combout ))) # (!\Add2~4_combout  & ((\Add2~2_combout ) # (\Add2~0_combout )))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~31 .lut_mask = 16'h70E0;
defparam \Mux3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N2
cycloneive_lcell_comb \Mux3~30 (
// Equation(s):
// \Mux3~30_combout  = (\Add2~6_combout  & ((\Add2~2_combout  & (\Add2~4_combout )) # (!\Add2~2_combout  & ((!\Add2~0_combout ))))) # (!\Add2~6_combout  & ((\Add2~4_combout ) # ((\Add2~2_combout ) # (\Add2~0_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~30 .lut_mask = 16'hD5DE;
defparam \Mux3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N10
cycloneive_lcell_comb \Mux3~32 (
// Equation(s):
// \Mux3~32_combout  = (\Mux3~31_combout  & ((data[100]) # (\Mux3~30_combout )))

	.dataa(gnd),
	.datab(\Mux3~31_combout ),
	.datac(data[100]),
	.datad(\Mux3~30_combout ),
	.cin(gnd),
	.combout(\Mux3~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~32 .lut_mask = 16'hCCC0;
defparam \Mux3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N8
cycloneive_lcell_comb \Mux3~33 (
// Equation(s):
// \Mux3~33_combout  = (\Mux3~32_combout  & (((data[0]) # (!\Mux3~30_combout )))) # (!\Mux3~32_combout  & (data[104] & ((\Mux3~30_combout ))))

	.dataa(\Mux3~32_combout ),
	.datab(data[104]),
	.datac(data[0]),
	.datad(\Mux3~30_combout ),
	.cin(gnd),
	.combout(\Mux3~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~33 .lut_mask = 16'hE4AA;
defparam \Mux3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N4
cycloneive_lcell_comb \Mux3~21 (
// Equation(s):
// \Mux3~21_combout  = (\Add2~4_combout  & (\Add2~2_combout  & (\Add2~6_combout  & \Add2~0_combout ))) # (!\Add2~4_combout  & (!\Add2~2_combout  & (\Add2~6_combout  $ (\Add2~0_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~21 .lut_mask = 16'h8110;
defparam \Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N6
cycloneive_lcell_comb \Mux3~22 (
// Equation(s):
// \Mux3~22_combout  = (\Mux3~21_combout  & ((data[104]))) # (!\Mux3~21_combout  & (data[100]))

	.dataa(data[100]),
	.datab(data[104]),
	.datac(\Mux3~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~22 .lut_mask = 16'hCACA;
defparam \Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N18
cycloneive_lcell_comb \Mux3~20 (
// Equation(s):
// \Mux3~20_combout  = (\Add2~2_combout  & (((!\Add2~6_combout )) # (!\Add2~4_combout ))) # (!\Add2~2_combout  & ((\Add2~6_combout  & ((\Add2~0_combout ))) # (!\Add2~6_combout  & (\Add2~4_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~20 .lut_mask = 16'h7E4E;
defparam \Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N28
cycloneive_lcell_comb \Mux3~23 (
// Equation(s):
// \Mux3~23_combout  = (\Mux3~22_combout  & ((data[0]) # (\Mux3~21_combout  $ (\Mux3~20_combout )))) # (!\Mux3~22_combout  & (data[0] & (\Mux3~21_combout  $ (!\Mux3~20_combout ))))

	.dataa(\Mux3~22_combout ),
	.datab(\Mux3~21_combout ),
	.datac(data[0]),
	.datad(\Mux3~20_combout ),
	.cin(gnd),
	.combout(\Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~23 .lut_mask = 16'hE2B8;
defparam \Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N22
cycloneive_lcell_comb \Mux3~34 (
// Equation(s):
// \Mux3~34_combout  = (\Mux3~29_combout  & (((\Mux3~33_combout )) # (!\Add2~12_combout ))) # (!\Mux3~29_combout  & (\Add2~12_combout  & ((\Mux3~23_combout ))))

	.dataa(\Mux3~29_combout ),
	.datab(\Add2~12_combout ),
	.datac(\Mux3~33_combout ),
	.datad(\Mux3~23_combout ),
	.cin(gnd),
	.combout(\Mux3~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~34 .lut_mask = 16'hE6A2;
defparam \Mux3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N30
cycloneive_lcell_comb \Mux3~35 (
// Equation(s):
// \Mux3~35_combout  = (\Add2~14_combout  & ((\Add2~10_combout ) # ((\Mux3~19_combout )))) # (!\Add2~14_combout  & (!\Add2~10_combout  & ((\Mux3~34_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Mux3~19_combout ),
	.datad(\Mux3~34_combout ),
	.cin(gnd),
	.combout(\Mux3~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~35 .lut_mask = 16'hB9A8;
defparam \Mux3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N28
cycloneive_lcell_comb \Mux3~36 (
// Equation(s):
// \Mux3~36_combout  = (\Add2~0_combout ) # ((\Add2~4_combout  & ((!\Add2~6_combout ))) # (!\Add2~4_combout  & ((\Add2~2_combout ) # (\Add2~6_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~0_combout ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\Mux3~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~36 .lut_mask = 16'hF3FE;
defparam \Mux3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N10
cycloneive_lcell_comb \Mux3~37 (
// Equation(s):
// \Mux3~37_combout  = (\Mux3~36_combout  & (data[371] & ((!\Add2~8_combout ) # (!\Add2~12_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\Mux3~36_combout ),
	.datac(\Add2~8_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux3~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~37 .lut_mask = 16'h4C00;
defparam \Mux3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N0
cycloneive_lcell_comb \Mux3~38 (
// Equation(s):
// \Mux3~38_combout  = (\Add2~10_combout  & ((\Mux3~35_combout  & ((\Mux3~37_combout ))) # (!\Mux3~35_combout  & (\Mux3~17_combout )))) # (!\Add2~10_combout  & (((\Mux3~35_combout ))))

	.dataa(\Mux3~17_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Mux3~35_combout ),
	.datad(\Mux3~37_combout ),
	.cin(gnd),
	.combout(\Mux3~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~38 .lut_mask = 16'hF838;
defparam \Mux3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N26
cycloneive_lcell_comb \Mux3~106 (
// Equation(s):
// \Mux3~106_combout  = (\Add2~18_combout  & (((\Add2~16_combout )))) # (!\Add2~18_combout  & ((\Add2~16_combout  & ((\Mux3~38_combout ))) # (!\Add2~16_combout  & (\Mux3~105_combout ))))

	.dataa(\Mux3~105_combout ),
	.datab(\Add2~18_combout ),
	.datac(\Add2~16_combout ),
	.datad(\Mux3~38_combout ),
	.cin(gnd),
	.combout(\Mux3~106_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~106 .lut_mask = 16'hF2C2;
defparam \Mux3~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
cycloneive_lcell_comb \Mux3~107 (
// Equation(s):
// \Mux3~107_combout  = (!\Add2~2_combout  & (!\Add2~10_combout  & (data[0] & !\Add2~14_combout )))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~10_combout ),
	.datac(data[0]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~107_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~107 .lut_mask = 16'h0010;
defparam \Mux3~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N4
cycloneive_lcell_comb \Mux3~108 (
// Equation(s):
// \Mux3~108_combout  = (!\Add2~12_combout  & (!\Add2~4_combout  & (!\Add2~8_combout  & !\Add2~6_combout )))

	.dataa(\Add2~12_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\Mux3~108_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~108 .lut_mask = 16'h0001;
defparam \Mux3~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N22
cycloneive_lcell_comb \Mux3~109 (
// Equation(s):
// \Mux3~109_combout  = (\Mux3~107_combout  & (!\Add2~0_combout  & \Mux3~108_combout ))

	.dataa(\Mux3~107_combout ),
	.datab(\Add2~0_combout ),
	.datac(\Mux3~108_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~109_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~109 .lut_mask = 16'h2020;
defparam \Mux3~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N22
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (data[371] & ((\Add2~8_combout  & ((\Add2~10_combout ) # (\Add2~14_combout ))) # (!\Add2~8_combout  & ((!\Add2~14_combout ) # (!\Add2~10_combout )))))

	.dataa(\Add2~8_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Add2~14_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hBD00;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N16
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Add2~8_combout  & (!\Add2~10_combout )) # (!\Add2~8_combout  & (\Add2~10_combout  & \Add2~14_combout ))

	.dataa(\Add2~8_combout ),
	.datab(gnd),
	.datac(\Add2~10_combout ),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'h5A0A;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N22
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Add2~14_combout  & ((\Add2~10_combout  $ (!\Add2~8_combout )) # (!\Add2~0_combout ))) # (!\Add2~14_combout  & ((\Add2~10_combout  & ((!\Add2~8_combout ))) # (!\Add2~10_combout  & (!\Add2~0_combout  & \Add2~8_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Add2~0_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add2~8_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hA37A;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N28
cycloneive_lcell_comb \Mux3~113 (
// Equation(s):
// \Mux3~113_combout  = (\Add2~6_combout  & (!\Add2~4_combout )) # (!\Add2~6_combout  & ((\Add2~4_combout ) # (\Add2~2_combout )))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~113_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~113 .lut_mask = 16'h7676;
defparam \Mux3~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N20
cycloneive_lcell_comb \Mux3~114 (
// Equation(s):
// \Mux3~114_combout  = (\Add2~0_combout  & (((\Mux3~3_combout )))) # (!\Add2~0_combout  & (\Mux3~113_combout  & ((\Mux3~2_combout ) # (!\Mux3~3_combout ))))

	.dataa(\Add2~0_combout ),
	.datab(\Mux3~2_combout ),
	.datac(\Mux3~3_combout ),
	.datad(\Mux3~113_combout ),
	.cin(gnd),
	.combout(\Mux3~114_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~114 .lut_mask = 16'hE5A0;
defparam \Mux3~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N24
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\Add2~12_combout  & (((\Add2~0_combout )))) # (!\Add2~12_combout  & (data[371] & (\Mux3~114_combout  $ (\Add2~0_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\Mux3~114_combout ),
	.datac(\Add2~0_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hB4A0;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N20
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (data[371] & ((\Add2~6_combout  & (!\Add2~4_combout )) # (!\Add2~6_combout  & ((\Add2~4_combout ) # (\Add2~2_combout )))))

	.dataa(\Add2~6_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h7600;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N18
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & ((\Add2~14_combout  & ((\Add2~8_combout ) # (!\Add2~10_combout ))) # (!\Add2~14_combout  & ((\Add2~10_combout ) # (!\Add2~8_combout )))))

	.dataa(\Add2~14_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Add2~8_combout ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hE700;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N8
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\Mux3~4_combout  & ((\Mux3~5_combout ) # ((!\Add2~12_combout )))) # (!\Mux3~4_combout  & (((\Add2~12_combout  & \Mux3~1_combout ))))

	.dataa(\Mux3~5_combout ),
	.datab(\Mux3~4_combout ),
	.datac(\Add2~12_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hBC8C;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N6
cycloneive_lcell_comb \Mux3~110 (
// Equation(s):
// \Mux3~110_combout  = (\Mux3~106_combout  & ((\Mux3~109_combout ) # ((!\Add2~18_combout )))) # (!\Mux3~106_combout  & (((\Mux3~6_combout  & \Add2~18_combout ))))

	.dataa(\Mux3~106_combout ),
	.datab(\Mux3~109_combout ),
	.datac(\Mux3~6_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\Mux3~110_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~110 .lut_mask = 16'hD8AA;
defparam \Mux3~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N16
cycloneive_lcell_comb \SDO[11][0]~reg0feeder (
// Equation(s):
// \SDO[11][0]~reg0feeder_combout  = \Mux3~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux3~110_combout ),
	.cin(gnd),
	.combout(\SDO[11][0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDO[11][0]~reg0feeder .lut_mask = 16'hFF00;
defparam \SDO[11][0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \SDO[11][0]~reg0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDO[11][0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDO[11][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][0]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N2
cycloneive_lcell_comb \SDO[11][1]~reg0feeder (
// Equation(s):
// \SDO[11][1]~reg0feeder_combout  = \Mux3~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux3~110_combout ),
	.cin(gnd),
	.combout(\SDO[11][1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDO[11][1]~reg0feeder .lut_mask = 16'hFF00;
defparam \SDO[11][1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N3
dffeas \SDO[11][1]~reg0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDO[11][1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDO[11][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][1]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N12
cycloneive_lcell_comb \SDO[11][2]~reg0feeder (
// Equation(s):
// \SDO[11][2]~reg0feeder_combout  = \Mux3~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux3~110_combout ),
	.cin(gnd),
	.combout(\SDO[11][2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDO[11][2]~reg0feeder .lut_mask = 16'hFF00;
defparam \SDO[11][2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N13
dffeas \SDO[11][2]~reg0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDO[11][2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDO[11][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][2]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \SDO[11][3]~reg0 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Mux3~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDO[11][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][3]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \sdram|new_sdram_controller_0|i_addr[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram|new_sdram_controller_0|i_state.111~q ),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_addr[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|m_addr[7]~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|m_addr[7]~0_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|m_state.000000010~q )))) # (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & 
// (\sdram|new_sdram_controller_0|f_pop~q  & (\sdram|new_sdram_controller_0|Selector41~0_combout )))

	.dataa(\sdram|new_sdram_controller_0|f_pop~q ),
	.datab(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datac(\sdram|new_sdram_controller_0|Selector41~0_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[7]~0 .lut_mask = 16'hEC20;
defparam \sdram|new_sdram_controller_0|m_addr[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \Address[0]~15 (
// Equation(s):
// \Address[0]~15_combout  = (!m_state[1] & (m_state[0] & writeAddress[0]))

	.dataa(gnd),
	.datab(m_state[1]),
	.datac(m_state[0]),
	.datad(writeAddress[0]),
	.cin(gnd),
	.combout(\Address[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Address[0]~15 .lut_mask = 16'h3000;
defparam \Address[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[18] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[18] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [18])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [18])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [18]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [18]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \sdram|new_sdram_controller_0|active_addr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector97~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector97~0_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (!\sdram|new_sdram_controller_0|i_addr [12] & (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout ))) # 
// (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout ) # (\sdram|new_sdram_controller_0|active_addr [0]))))

	.dataa(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector97~0 .lut_mask = 16'h5752;
defparam \sdram|new_sdram_controller_0|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector97~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector97~1_combout  = (\sdram|new_sdram_controller_0|Selector97~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16_combout ) # 
// ((!\sdram|new_sdram_controller_0|m_addr[7]~0_combout )))) # (!\sdram|new_sdram_controller_0|Selector97~0_combout  & (((\sdram|new_sdram_controller_0|active_addr [10] & \sdram|new_sdram_controller_0|m_addr[7]~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|Selector97~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[18]~16_combout ),
	.datac(\sdram|new_sdram_controller_0|active_addr [10]),
	.datad(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector97~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector97~1 .lut_mask = 16'hD8AA;
defparam \sdram|new_sdram_controller_0|Selector97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|m_addr[7]~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|m_addr[7]~2_combout  = (!\sdram|new_sdram_controller_0|m_state.100000000~q  & (!\sdram|new_sdram_controller_0|Selector25~4_combout  & (\sdram|new_sdram_controller_0|m_addr[7]~1_combout  & 
// !\sdram|new_sdram_controller_0|m_state.010000000~q )))

	.dataa(\sdram|new_sdram_controller_0|m_state.100000000~q ),
	.datab(\sdram|new_sdram_controller_0|Selector25~4_combout ),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~1_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[7]~2 .lut_mask = 16'h0010;
defparam \sdram|new_sdram_controller_0|m_addr[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N18
dffeas \sdram|new_sdram_controller_0|m_addr[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector97~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \Address[1]~16 (
// Equation(s):
// \Address[1]~16_combout  = (m_state[0] & (writeAddress[1] & !m_state[1]))

	.dataa(gnd),
	.datab(m_state[0]),
	.datac(writeAddress[1]),
	.datad(m_state[1]),
	.cin(gnd),
	.combout(\Address[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Address[1]~16 .lut_mask = 16'h00C0;
defparam \Address[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[19] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout  = \Address[1]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[1]~16_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [19]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [19]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [19]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [19]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N23
dffeas \sdram|new_sdram_controller_0|active_addr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector96~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector96~0_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (!\sdram|new_sdram_controller_0|i_addr [12] & (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout ))) # 
// (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout ) # (\sdram|new_sdram_controller_0|active_addr [1]))))

	.dataa(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [1]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector96~0 .lut_mask = 16'h5752;
defparam \sdram|new_sdram_controller_0|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector96~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector96~1_combout  = (\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & ((\sdram|new_sdram_controller_0|Selector96~0_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17_combout )) # (!\sdram|new_sdram_controller_0|Selector96~0_combout  & ((\sdram|new_sdram_controller_0|active_addr [11]))))) # 
// (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & (((\sdram|new_sdram_controller_0|Selector96~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[19]~17_combout ),
	.datab(\sdram|new_sdram_controller_0|active_addr [11]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector96~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector96~1 .lut_mask = 16'hAFC0;
defparam \sdram|new_sdram_controller_0|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N4
dffeas \sdram|new_sdram_controller_0|m_addr[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector96~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \Address[2]~17 (
// Equation(s):
// \Address[2]~17_combout  = (m_state[0] & (writeAddress[2] & !m_state[1]))

	.dataa(gnd),
	.datab(m_state[0]),
	.datac(writeAddress[2]),
	.datad(m_state[1]),
	.cin(gnd),
	.combout(\Address[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Address[2]~17 .lut_mask = 16'h00C0;
defparam \Address[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[20] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder_combout  = \Address[2]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[2]~17_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [20]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [20]))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [20]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [20]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18 .lut_mask = 16'hFC30;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \sdram|new_sdram_controller_0|active_addr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector95~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector95~0_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (!\sdram|new_sdram_controller_0|i_addr [12] & (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout ))) # 
// (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout ) # (\sdram|new_sdram_controller_0|active_addr [2]))))

	.dataa(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [2]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector95~0 .lut_mask = 16'h5752;
defparam \sdram|new_sdram_controller_0|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector95~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector95~1_combout  = (\sdram|new_sdram_controller_0|Selector95~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18_combout ) # 
// ((!\sdram|new_sdram_controller_0|m_addr[7]~0_combout )))) # (!\sdram|new_sdram_controller_0|Selector95~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & \sdram|new_sdram_controller_0|active_addr [12]))))

	.dataa(\sdram|new_sdram_controller_0|Selector95~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[20]~18_combout ),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector95~1 .lut_mask = 16'hDA8A;
defparam \sdram|new_sdram_controller_0|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N4
dffeas \sdram|new_sdram_controller_0|m_addr[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector95~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[2] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \Address[3]~18 (
// Equation(s):
// \Address[3]~18_combout  = (m_state[0] & (writeAddress[3] & !m_state[1]))

	.dataa(gnd),
	.datab(m_state[0]),
	.datac(writeAddress[3]),
	.datad(m_state[1]),
	.cin(gnd),
	.combout(\Address[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Address[3]~18 .lut_mask = 16'h00C0;
defparam \Address[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[21] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout  = \Address[3]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[3]~18_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [21]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [21]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [21]),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [21]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19 .lut_mask = 16'hF0AA;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \sdram|new_sdram_controller_0|active_addr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector94~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector94~0_combout  = (\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & (((!\sdram|new_sdram_controller_0|WideOr9~0_combout )))) # (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & 
// ((\sdram|new_sdram_controller_0|WideOr9~0_combout  & (!\sdram|new_sdram_controller_0|i_addr [12])) # (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram|new_sdram_controller_0|active_addr [3])))))

	.dataa(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|active_addr [3]),
	.datad(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector94~0 .lut_mask = 16'h11FA;
defparam \sdram|new_sdram_controller_0|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector94~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector94~1_combout  = (\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & ((\sdram|new_sdram_controller_0|Selector94~0_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19_combout )) # (!\sdram|new_sdram_controller_0|Selector94~0_combout  & ((\sdram|new_sdram_controller_0|active_addr [13]))))) # 
// (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & (((\sdram|new_sdram_controller_0|Selector94~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[21]~19_combout ),
	.datac(\sdram|new_sdram_controller_0|Selector94~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [13]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector94~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector94~1 .lut_mask = 16'hDAD0;
defparam \sdram|new_sdram_controller_0|Selector94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N18
dffeas \sdram|new_sdram_controller_0|m_addr[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector94~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \Address[4]~19 (
// Equation(s):
// \Address[4]~19_combout  = (!m_state[1] & (m_state[0] & writeAddress[4]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[4]),
	.cin(gnd),
	.combout(\Address[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Address[4]~19 .lut_mask = 16'h5000;
defparam \Address[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[22] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout  = \Address[4]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[4]~19_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [22]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [22]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [22]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [22]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20 .lut_mask = 16'hEE22;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N7
dffeas \sdram|new_sdram_controller_0|active_addr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector93~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector93~0_combout  = (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram|new_sdram_controller_0|f_select~combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20_combout )) # (!\sdram|new_sdram_controller_0|f_select~combout  & ((\sdram|new_sdram_controller_0|active_addr [4])))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[22]~20_combout ),
	.datab(\sdram|new_sdram_controller_0|f_select~combout ),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [4]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector93~0 .lut_mask = 16'h0B08;
defparam \sdram|new_sdram_controller_0|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector93~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector93~1_combout  = (\sdram|new_sdram_controller_0|Selector93~0_combout ) # ((\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram|new_sdram_controller_0|active_addr [14]) # 
// (!\sdram|new_sdram_controller_0|m_state.000000010~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datac(\sdram|new_sdram_controller_0|active_addr [14]),
	.datad(\sdram|new_sdram_controller_0|Selector93~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector93~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector93~1 .lut_mask = 16'hFFC4;
defparam \sdram|new_sdram_controller_0|Selector93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N11
dffeas \sdram|new_sdram_controller_0|m_addr[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector93~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[4] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \Address[5]~20 (
// Equation(s):
// \Address[5]~20_combout  = (!m_state[1] & (m_state[0] & writeAddress[5]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[5]),
	.cin(gnd),
	.combout(\Address[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Address[5]~20 .lut_mask = 16'h5000;
defparam \Address[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[23] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout  = \Address[5]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[5]~20_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [23]))) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [23]))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [23]),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [23]),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21 .lut_mask = 16'hCCAA;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \sdram|new_sdram_controller_0|active_addr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector92~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector92~0_combout  = (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram|new_sdram_controller_0|f_select~combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21_combout )) # (!\sdram|new_sdram_controller_0|f_select~combout  & ((\sdram|new_sdram_controller_0|active_addr [5])))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[23]~21_combout ),
	.datab(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datac(\sdram|new_sdram_controller_0|active_addr [5]),
	.datad(\sdram|new_sdram_controller_0|f_select~combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector92~0 .lut_mask = 16'h2230;
defparam \sdram|new_sdram_controller_0|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector92~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector92~1_combout  = (\sdram|new_sdram_controller_0|Selector92~0_combout ) # ((\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((\sdram|new_sdram_controller_0|active_addr [15]) # 
// (!\sdram|new_sdram_controller_0|m_state.000000010~q ))))

	.dataa(\sdram|new_sdram_controller_0|Selector92~0_combout ),
	.datab(\sdram|new_sdram_controller_0|active_addr [15]),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector92~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector92~1 .lut_mask = 16'hEAFA;
defparam \sdram|new_sdram_controller_0|Selector92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y7_N4
dffeas \sdram|new_sdram_controller_0|m_addr[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector92~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[5] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \Address[6]~21 (
// Equation(s):
// \Address[6]~21_combout  = (m_state[0] & (!m_state[1] & writeAddress[6]))

	.dataa(m_state[0]),
	.datab(gnd),
	.datac(m_state[1]),
	.datad(writeAddress[6]),
	.cin(gnd),
	.combout(\Address[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Address[6]~21 .lut_mask = 16'h0A00;
defparam \Address[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout  = \Address[6]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Address[6]~21_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder .lut_mask = 16'hFF00;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[24] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [24])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [24])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [24]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [24]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \sdram|new_sdram_controller_0|active_addr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector91~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector91~0_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (!\sdram|new_sdram_controller_0|i_addr [12] & (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout ))) # 
// (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout ) # (\sdram|new_sdram_controller_0|active_addr [6]))))

	.dataa(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [6]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector91~0 .lut_mask = 16'h5752;
defparam \sdram|new_sdram_controller_0|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector91~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector91~1_combout  = (\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & ((\sdram|new_sdram_controller_0|Selector91~0_combout  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22_combout )) # (!\sdram|new_sdram_controller_0|Selector91~0_combout  & ((\sdram|new_sdram_controller_0|active_addr [16]))))) # 
// (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & (((\sdram|new_sdram_controller_0|Selector91~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[24]~22_combout ),
	.datac(\sdram|new_sdram_controller_0|active_addr [16]),
	.datad(\sdram|new_sdram_controller_0|Selector91~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector91~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector91~1 .lut_mask = 16'hDDA0;
defparam \sdram|new_sdram_controller_0|Selector91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N25
dffeas \sdram|new_sdram_controller_0|m_addr[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector91~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[6] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \Address[7]~22 (
// Equation(s):
// \Address[7]~22_combout  = (!m_state[1] & (m_state[0] & writeAddress[7]))

	.dataa(m_state[1]),
	.datab(gnd),
	.datac(m_state[0]),
	.datad(writeAddress[7]),
	.cin(gnd),
	.combout(\Address[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Address[7]~22 .lut_mask = 16'h5000;
defparam \Address[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[25] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[25] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [25])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [25])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [25]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [25]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \sdram|new_sdram_controller_0|active_addr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector90~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector90~0_combout  = (\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & (((!\sdram|new_sdram_controller_0|WideOr9~0_combout )))) # (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & 
// ((\sdram|new_sdram_controller_0|WideOr9~0_combout  & ((!\sdram|new_sdram_controller_0|i_addr [12]))) # (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (\sdram|new_sdram_controller_0|active_addr [7]))))

	.dataa(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|active_addr [7]),
	.datac(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datad(\sdram|new_sdram_controller_0|i_addr [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector90~0 .lut_mask = 16'h0E5E;
defparam \sdram|new_sdram_controller_0|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector90~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector90~1_combout  = (\sdram|new_sdram_controller_0|Selector90~0_combout  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23_combout ) # 
// ((!\sdram|new_sdram_controller_0|m_addr[7]~0_combout )))) # (!\sdram|new_sdram_controller_0|Selector90~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & \sdram|new_sdram_controller_0|active_addr [17]))))

	.dataa(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[25]~23_combout ),
	.datab(\sdram|new_sdram_controller_0|Selector90~0_combout ),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [17]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector90~1 .lut_mask = 16'hBC8C;
defparam \sdram|new_sdram_controller_0|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N11
dffeas \sdram|new_sdram_controller_0|m_addr[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector90~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[7] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \Address[8]~23 (
// Equation(s):
// \Address[8]~23_combout  = (m_state[0] & (!m_state[1] & writeAddress[8]))

	.dataa(m_state[0]),
	.datab(gnd),
	.datac(m_state[1]),
	.datad(writeAddress[8]),
	.cin(gnd),
	.combout(\Address[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Address[8]~23 .lut_mask = 16'h0A00;
defparam \Address[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Address[8]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[26] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\Address[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[42]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[26] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24 (
// Equation(s):
// \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24_combout  = (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// (\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [26])) # (!\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [26])))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_address~q ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_1 [26]),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|entry_0 [26]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24 .lut_mask = 16'hF3C0;
defparam \sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \sdram|new_sdram_controller_0|active_addr[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|active_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|active_addr[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|active_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector89~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector89~0_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (!\sdram|new_sdram_controller_0|i_addr [12] & (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout ))) # 
// (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & (((\sdram|new_sdram_controller_0|m_addr[7]~0_combout ) # (\sdram|new_sdram_controller_0|active_addr [8]))))

	.dataa(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|active_addr [8]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector89~0 .lut_mask = 16'h5752;
defparam \sdram|new_sdram_controller_0|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector89~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector89~1_combout  = (\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & ((\sdram|new_sdram_controller_0|Selector89~0_combout  & 
// ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24_combout ))) # (!\sdram|new_sdram_controller_0|Selector89~0_combout  & (\sdram|new_sdram_controller_0|active_addr [18])))) # 
// (!\sdram|new_sdram_controller_0|m_addr[7]~0_combout  & (((\sdram|new_sdram_controller_0|Selector89~0_combout ))))

	.dataa(\sdram|new_sdram_controller_0|m_addr[7]~0_combout ),
	.datab(\sdram|new_sdram_controller_0|active_addr [18]),
	.datac(\sdram|new_sdram_controller_0|Selector89~0_combout ),
	.datad(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[26]~24_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector89~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector89~1 .lut_mask = 16'hF858;
defparam \sdram|new_sdram_controller_0|Selector89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N11
dffeas \sdram|new_sdram_controller_0|m_addr[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector89~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[8] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector88~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector88~2_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_addr [19])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & ((!\sdram|new_sdram_controller_0|i_addr 
// [12])))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|active_addr [19]),
	.datad(\sdram|new_sdram_controller_0|i_addr [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector88~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector88~2 .lut_mask = 16'hA0F5;
defparam \sdram|new_sdram_controller_0|Selector88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector88~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector88~3_combout  = (\sdram|new_sdram_controller_0|m_state.001000000~q ) # ((\sdram|new_sdram_controller_0|Selector88~2_combout  & (!\sdram|new_sdram_controller_0|m_state.000001000~q  & 
// !\sdram|new_sdram_controller_0|m_state.000010000~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector88~2_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector88~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector88~3 .lut_mask = 16'hF0F2;
defparam \sdram|new_sdram_controller_0|Selector88~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y7_N11
dffeas \sdram|new_sdram_controller_0|m_addr[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector88~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[9] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector87~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector87~2_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_addr [20])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & ((!\sdram|new_sdram_controller_0|i_addr 
// [12])))

	.dataa(\sdram|new_sdram_controller_0|active_addr [20]),
	.datab(\sdram|new_sdram_controller_0|i_addr [12]),
	.datac(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector87~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector87~2 .lut_mask = 16'hA3A3;
defparam \sdram|new_sdram_controller_0|Selector87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector87~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector87~3_combout  = (\sdram|new_sdram_controller_0|m_state.001000000~q ) # ((!\sdram|new_sdram_controller_0|m_state.000001000~q  & (!\sdram|new_sdram_controller_0|m_state.000010000~q  & 
// \sdram|new_sdram_controller_0|Selector87~2_combout )))

	.dataa(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datad(\sdram|new_sdram_controller_0|Selector87~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector87~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector87~3 .lut_mask = 16'hABAA;
defparam \sdram|new_sdram_controller_0|Selector87~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y8_N25
dffeas \sdram|new_sdram_controller_0|m_addr[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector87~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[10] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector86~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector86~2_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_addr [21])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & ((!\sdram|new_sdram_controller_0|i_addr 
// [12])))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|active_addr [21]),
	.datad(\sdram|new_sdram_controller_0|i_addr [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector86~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector86~2 .lut_mask = 16'hA0F5;
defparam \sdram|new_sdram_controller_0|Selector86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector86~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector86~3_combout  = (\sdram|new_sdram_controller_0|m_state.001000000~q ) # ((\sdram|new_sdram_controller_0|Selector86~2_combout  & (!\sdram|new_sdram_controller_0|m_state.000001000~q  & 
// !\sdram|new_sdram_controller_0|m_state.000010000~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector86~2_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector86~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector86~3 .lut_mask = 16'hF0F2;
defparam \sdram|new_sdram_controller_0|Selector86~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y0_N4
dffeas \sdram|new_sdram_controller_0|m_addr[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector86~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[11] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector85~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector85~2_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_addr [22])) # (!\sdram|new_sdram_controller_0|m_state.000000010~q  & ((!\sdram|new_sdram_controller_0|i_addr 
// [12])))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(gnd),
	.datac(\sdram|new_sdram_controller_0|active_addr [22]),
	.datad(\sdram|new_sdram_controller_0|i_addr [12]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector85~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector85~2 .lut_mask = 16'hA0F5;
defparam \sdram|new_sdram_controller_0|Selector85~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector85~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector85~3_combout  = (\sdram|new_sdram_controller_0|m_state.001000000~q ) # ((!\sdram|new_sdram_controller_0|m_state.000010000~q  & (!\sdram|new_sdram_controller_0|m_state.000001000~q  & 
// \sdram|new_sdram_controller_0|Selector85~2_combout )))

	.dataa(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datad(\sdram|new_sdram_controller_0|Selector85~2_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector85~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector85~3 .lut_mask = 16'hF1F0;
defparam \sdram|new_sdram_controller_0|Selector85~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y6_N18
dffeas \sdram|new_sdram_controller_0|m_addr[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector85~3_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|m_addr[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_addr[12] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector99~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector99~0_combout  = (\sdram|new_sdram_controller_0|f_select~combout  & ((\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_addr [9])) # 
// (!\sdram|new_sdram_controller_0|m_state.000000010~q  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout ))))) # (!\sdram|new_sdram_controller_0|f_select~combout  & 
// (\sdram|new_sdram_controller_0|active_addr [9]))

	.dataa(\sdram|new_sdram_controller_0|active_addr [9]),
	.datab(\sdram|new_sdram_controller_0|f_select~combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[27]~0_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector99~0 .lut_mask = 16'hAAE2;
defparam \sdram|new_sdram_controller_0|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|WideOr16~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|WideOr16~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000010~q ) # ((\sdram|new_sdram_controller_0|m_state.000001000~q ) # (\sdram|new_sdram_controller_0|m_state.000010000~q ))

	.dataa(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000001000~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|WideOr16~0 .lut_mask = 16'hFEFE;
defparam \sdram|new_sdram_controller_0|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N11
dffeas \sdram|new_sdram_controller_0|m_bank[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_bank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_bank[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_bank[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector98~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector98~0_combout  = (\sdram|new_sdram_controller_0|f_select~combout  & ((\sdram|new_sdram_controller_0|m_state.000000010~q  & (\sdram|new_sdram_controller_0|active_addr [23])) # 
// (!\sdram|new_sdram_controller_0|m_state.000000010~q  & ((\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout ))))) # (!\sdram|new_sdram_controller_0|f_select~combout  & 
// (\sdram|new_sdram_controller_0|active_addr [23]))

	.dataa(\sdram|new_sdram_controller_0|active_addr [23]),
	.datab(\sdram|new_sdram_controller_0|f_select~combout ),
	.datac(\sdram|new_sdram_controller_0|the_unsaved_new_sdram_controller_0_input_efifo_module|rd_data[41]~2_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector98~0 .lut_mask = 16'hAAE2;
defparam \sdram|new_sdram_controller_0|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N4
dffeas \sdram|new_sdram_controller_0|m_bank[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|new_sdram_controller_0|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_bank[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_bank[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector2~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector2~0_combout  = (\sdram|new_sdram_controller_0|i_state.001~q ) # (((!\sdram|new_sdram_controller_0|i_cmd [1] & \sdram|new_sdram_controller_0|i_state.101~q )) # (!\sdram|new_sdram_controller_0|i_state.000~q ))

	.dataa(\sdram|new_sdram_controller_0|i_cmd [1]),
	.datab(\sdram|new_sdram_controller_0|i_state.001~q ),
	.datac(\sdram|new_sdram_controller_0|i_state.000~q ),
	.datad(\sdram|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector2~0 .lut_mask = 16'hDFCF;
defparam \sdram|new_sdram_controller_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector2~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector2~1_combout  = (!\sdram|new_sdram_controller_0|Selector2~0_combout  & !\sdram|new_sdram_controller_0|i_state.011~q )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|Selector2~0_combout ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector2~1 .lut_mask = 16'h0033;
defparam \sdram|new_sdram_controller_0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \sdram|new_sdram_controller_0|i_cmd[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_cmd[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector21~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector21~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000001~q  & (((\sdram|new_sdram_controller_0|m_state.010000000~q )))) # (!\sdram|new_sdram_controller_0|m_state.000000001~q  & 
// (\sdram|new_sdram_controller_0|i_cmd [1] & (!\sdram|new_sdram_controller_0|init_done~q )))

	.dataa(\sdram|new_sdram_controller_0|i_cmd [1]),
	.datab(\sdram|new_sdram_controller_0|init_done~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector21~0 .lut_mask = 16'hF202;
defparam \sdram|new_sdram_controller_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector21~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector21~1_combout  = (\sdram|new_sdram_controller_0|WideOr9~0_combout  & (\sdram|new_sdram_controller_0|Selector21~0_combout )) # (!\sdram|new_sdram_controller_0|WideOr9~0_combout  & 
// (\sdram|new_sdram_controller_0|always5~0_combout  & ((\sdram|new_sdram_controller_0|Selector21~0_combout ) # (\sdram|new_sdram_controller_0|m_state.000000001~q ))))

	.dataa(\sdram|new_sdram_controller_0|Selector21~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram|new_sdram_controller_0|always5~0_combout ),
	.datad(\sdram|new_sdram_controller_0|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector21~1 .lut_mask = 16'hAAE0;
defparam \sdram|new_sdram_controller_0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N25
dffeas \sdram|new_sdram_controller_0|m_cmd[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_cmd[1] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector0~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector0~0_combout  = (\sdram|new_sdram_controller_0|i_state.000~q  & ((\sdram|new_sdram_controller_0|i_cmd [3]) # (!\sdram|new_sdram_controller_0|i_state.101~q )))

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|i_state.000~q ),
	.datac(\sdram|new_sdram_controller_0|i_cmd [3]),
	.datad(\sdram|new_sdram_controller_0|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector0~0 .lut_mask = 16'hC0CC;
defparam \sdram|new_sdram_controller_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \sdram|new_sdram_controller_0|i_cmd[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_cmd[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector19~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector19~0_combout  = (!\sdram|new_sdram_controller_0|m_state.000000001~q  & ((\sdram|new_sdram_controller_0|init_done~q  & ((!\sdram|new_sdram_controller_0|refresh_request~q ))) # 
// (!\sdram|new_sdram_controller_0|init_done~q  & (!\sdram|new_sdram_controller_0|i_cmd [3]))))

	.dataa(\sdram|new_sdram_controller_0|i_cmd [3]),
	.datab(\sdram|new_sdram_controller_0|init_done~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector19~0 .lut_mask = 16'h010D;
defparam \sdram|new_sdram_controller_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector19~2 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector19~2_combout  = (\sdram|new_sdram_controller_0|m_state.001000000~q  & (((\sdram|new_sdram_controller_0|m_state.000000100~q  & !\sdram|new_sdram_controller_0|m_next.010000000~q )) # 
// (!\sdram|new_sdram_controller_0|refresh_request~q ))) # (!\sdram|new_sdram_controller_0|m_state.001000000~q  & (((\sdram|new_sdram_controller_0|m_state.000000100~q  & !\sdram|new_sdram_controller_0|m_next.010000000~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram|new_sdram_controller_0|refresh_request~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.datad(\sdram|new_sdram_controller_0|m_next.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector19~2 .lut_mask = 16'h22F2;
defparam \sdram|new_sdram_controller_0|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector19~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector19~1_combout  = (!\sdram|new_sdram_controller_0|m_state.001000000~q  & (!\sdram|new_sdram_controller_0|m_state.000000100~q  & (\sdram|new_sdram_controller_0|m_state.000000001~q  & 
// !\sdram|new_sdram_controller_0|m_state.010000000~q )))

	.dataa(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000100~q ),
	.datac(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datad(\sdram|new_sdram_controller_0|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector19~1 .lut_mask = 16'h0010;
defparam \sdram|new_sdram_controller_0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector19~3 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector19~3_combout  = (!\sdram|new_sdram_controller_0|Selector19~0_combout  & (((!\sdram|new_sdram_controller_0|Selector19~2_combout  & !\sdram|new_sdram_controller_0|Selector19~1_combout )) # 
// (!\sdram|new_sdram_controller_0|active_cs_n~q )))

	.dataa(\sdram|new_sdram_controller_0|Selector19~0_combout ),
	.datab(\sdram|new_sdram_controller_0|active_cs_n~q ),
	.datac(\sdram|new_sdram_controller_0|Selector19~2_combout ),
	.datad(\sdram|new_sdram_controller_0|Selector19~1_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector19~3 .lut_mask = 16'h1115;
defparam \sdram|new_sdram_controller_0|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X16_Y0_N25
dffeas \sdram|new_sdram_controller_0|m_cmd[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_cmd[3] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector3~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector3~0_combout  = (\sdram|new_sdram_controller_0|i_state.010~q ) # (((\sdram|new_sdram_controller_0|i_state.101~q  & !\sdram|new_sdram_controller_0|i_cmd [0])) # (!\sdram|new_sdram_controller_0|i_state.000~q ))

	.dataa(\sdram|new_sdram_controller_0|i_state.010~q ),
	.datab(\sdram|new_sdram_controller_0|i_state.000~q ),
	.datac(\sdram|new_sdram_controller_0|i_state.101~q ),
	.datad(\sdram|new_sdram_controller_0|i_cmd [0]),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector3~0 .lut_mask = 16'hBBFB;
defparam \sdram|new_sdram_controller_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector3~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector3~1_combout  = (!\sdram|new_sdram_controller_0|i_state.011~q  & !\sdram|new_sdram_controller_0|Selector3~0_combout )

	.dataa(gnd),
	.datab(\sdram|new_sdram_controller_0|i_state.011~q ),
	.datac(gnd),
	.datad(\sdram|new_sdram_controller_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector3~1 .lut_mask = 16'h0033;
defparam \sdram|new_sdram_controller_0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \sdram|new_sdram_controller_0|i_cmd[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram|new_sdram_controller_0|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|i_cmd[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector22~0 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector22~0_combout  = (\sdram|new_sdram_controller_0|m_state.000000001~q  & (\sdram|new_sdram_controller_0|m_state.001000000~q )) # (!\sdram|new_sdram_controller_0|m_state.000000001~q  & 
// (((\sdram|new_sdram_controller_0|i_cmd [0] & !\sdram|new_sdram_controller_0|init_done~q ))))

	.dataa(\sdram|new_sdram_controller_0|m_state.001000000~q ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram|new_sdram_controller_0|i_cmd [0]),
	.datad(\sdram|new_sdram_controller_0|init_done~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector22~0 .lut_mask = 16'h88B8;
defparam \sdram|new_sdram_controller_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \sdram|new_sdram_controller_0|Selector22~1 (
// Equation(s):
// \sdram|new_sdram_controller_0|Selector22~1_combout  = (\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|always5~0_combout  & ((\sdram|new_sdram_controller_0|Selector22~0_combout ) # 
// (\sdram|new_sdram_controller_0|m_state.000000001~q )))) # (!\sdram|new_sdram_controller_0|m_state.000010000~q  & (\sdram|new_sdram_controller_0|Selector22~0_combout ))

	.dataa(\sdram|new_sdram_controller_0|Selector22~0_combout ),
	.datab(\sdram|new_sdram_controller_0|m_state.000000001~q ),
	.datac(\sdram|new_sdram_controller_0|always5~0_combout ),
	.datad(\sdram|new_sdram_controller_0|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram|new_sdram_controller_0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|Selector22~1 .lut_mask = 16'hE0AA;
defparam \sdram|new_sdram_controller_0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y0_N11
dffeas \sdram|new_sdram_controller_0|m_cmd[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\sdram|new_sdram_controller_0|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|new_sdram_controller_0|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|new_sdram_controller_0|m_cmd[0] .is_wysiwyg = "true";
defparam \sdram|new_sdram_controller_0|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \ENC_ABS_HOME~input (
	.i(ENC_ABS_HOME),
	.ibar(gnd),
	.o(\ENC_ABS_HOME~input_o ));
// synopsys translate_off
defparam \ENC_ABS_HOME~input .bus_hold = "false";
defparam \ENC_ABS_HOME~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \ENC_360~input (
	.i(ENC_360),
	.ibar(gnd),
	.o(\ENC_360~input_o ));
// synopsys translate_off
defparam \ENC_360~input .bus_hold = "false";
defparam \ENC_360~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \SDRAM_DQ[8]~input (
	.i(SDRAM_DQ[8]),
	.ibar(gnd),
	.o(\SDRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[8]~input .bus_hold = "false";
defparam \SDRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \SDRAM_DQ[9]~input (
	.i(SDRAM_DQ[9]),
	.ibar(gnd),
	.o(\SDRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[9]~input .bus_hold = "false";
defparam \SDRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[10]~input (
	.i(SDRAM_DQ[10]),
	.ibar(gnd),
	.o(\SDRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[10]~input .bus_hold = "false";
defparam \SDRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \SDRAM_DQ[11]~input (
	.i(SDRAM_DQ[11]),
	.ibar(gnd),
	.o(\SDRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[11]~input .bus_hold = "false";
defparam \SDRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \SDRAM_DQ[12]~input (
	.i(SDRAM_DQ[12]),
	.ibar(gnd),
	.o(\SDRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[12]~input .bus_hold = "false";
defparam \SDRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[13]~input (
	.i(SDRAM_DQ[13]),
	.ibar(gnd),
	.o(\SDRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[13]~input .bus_hold = "false";
defparam \SDRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \SDRAM_DQ[14]~input (
	.i(SDRAM_DQ[14]),
	.ibar(gnd),
	.o(\SDRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[14]~input .bus_hold = "false";
defparam \SDRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \SDRAM_DQ[15]~input (
	.i(SDRAM_DQ[15]),
	.ibar(gnd),
	.o(\SDRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[15]~input .bus_hold = "false";
defparam \SDRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
