#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep  6 12:54:08 2021
# Process ID: 3236
# Current directory: C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/xilinxprj/DSP_decodeCmdAndWDogCtrl.runs/synth_3
# Command line: vivado.exe -log DSP_decodeCmdAndWDogCtrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DSP_decodeCmdAndWDogCtrl.tcl
# Log file: C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/xilinxprj/DSP_decodeCmdAndWDogCtrl.runs/synth_3/DSP_decodeCmdAndWDogCtrl.vds
# Journal file: C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/xilinxprj/DSP_decodeCmdAndWDogCtrl.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source DSP_decodeCmdAndWDogCtrl.tcl -notrace
Command: synth_design -top DSP_decodeCmdAndWDogCtrl -part xc7z020clg400-1 -no_iobuf
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8860 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.750 ; gain = 153.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DSP_decodeCmdAndWDogCtrl' [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:51]
WARNING: [Synth 8-614] signal 'command' is read in the process but is not in the sensitivity list [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:47]
INFO: [Synth 8-3491] module 'WDogTimer' declared at 'C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:36' bound to instance 'WDogTimer_i' of component 'WDogTimer' [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:75]
INFO: [Synth 8-638] synthesizing module 'WDogTimer' [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:45]
INFO: [Synth 8-3491] module 'CB32CLE' declared at 'C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/pkgAndComponents/CB32CLE.vhd:21' bound to instance 'timer_i' of component 'CB32CLE' [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:66]
INFO: [Synth 8-638] synthesizing module 'CB32CLE' [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/pkgAndComponents/CB32CLE.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'CB32CLE' (1#1) [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/pkgAndComponents/CB32CLE.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'WDogTimer' (2#1) [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DSP_decodeCmdAndWDogCtrl' (3#1) [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd:35]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[3][31]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][31]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][30]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][29]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][28]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][27]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][26]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][25]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][24]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][23]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][22]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][21]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][20]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][19]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][18]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][17]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][16]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][15]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][14]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][13]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][12]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][11]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][10]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][9]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][8]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][7]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][6]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][5]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][4]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][3]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][2]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][1]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[2][0]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][31]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][30]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][29]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][28]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][27]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][26]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][25]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][24]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][23]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][22]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][21]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][20]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][19]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][18]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][17]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][16]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][15]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][14]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][13]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][12]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][11]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][10]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][9]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][8]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][7]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][6]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][5]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][4]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][3]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][2]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][1]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[1][0]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][31]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][30]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][29]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][28]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][27]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][26]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][25]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][24]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][23]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][22]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][21]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][20]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][19]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][18]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][17]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][16]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][15]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][14]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][13]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][12]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][11]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][10]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][9]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][8]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][7]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][6]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][5]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][4]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][3]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][2]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][1]
WARNING: [Synth 8-3331] design WDogTimer has unconnected port CSR[0][0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 509.488 ; gain = 217.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 509.488 ; gain = 217.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 509.488 ; gain = 217.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 509.488 ; gain = 217.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DSP_decodeCmdAndWDogCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CB32CLE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DSP_decodeCmdAndWDogCtrl has unconnected port CSR[3][31]
WARNING: [Synth 8-3331] design DSP_decodeCmdAndWDogCtrl has unconnected port CSR[2][31]
WARNING: [Synth 8-3331] design DSP_decodeCmdAndWDogCtrl has unconnected port CSR[2][30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 674.512 ; gain = 382.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 674.512 ; gain = 382.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 674.512 ; gain = 382.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     1|
|3     |LUT2   |    29|
|4     |LUT3   |     1|
|5     |LUT4   |     2|
|6     |LUT5   |     6|
|7     |LUT6   |    10|
|8     |FDCE   |    30|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |    90|
|2     |  WDogTimer_i |WDogTimer |    82|
|3     |    timer_i   |CB32CLE   |    79|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 675.445 ; gain = 383.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 795.348 ; gain = 503.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/xilinxprj/DSP_decodeCmdAndWDogCtrl.runs/synth_3/DSP_decodeCmdAndWDogCtrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DSP_decodeCmdAndWDogCtrl_utilization_synth.rpt -pb DSP_decodeCmdAndWDogCtrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  6 12:54:38 2021...
