0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/hp/.Xilinx/projects/project_full_adder_1_bit/project_full_adder_1_bit.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder_1_bit/project_full_adder_1_bit.srcs/sim_1/new/full adder 1 bit testbench.v,1735478164,verilog,,,,FA_bh_tb,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder_1_bit/project_full_adder_1_bit.srcs/sources_1/new/full adder 1 bit.v,1735477802,verilog,,C:/Users/hp/.Xilinx/projects/project_full_adder_1_bit/project_full_adder_1_bit.srcs/sim_1/new/full adder 1 bit testbench.v,,FA_bh,,,,,,,,
