Generate the report at 2024-12-03T15:25:59, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+--------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint           | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+--------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| _251_:D            | core_clock  | max        | 0.524r     | 1.967         | 0.000 | 1.444 | 1797.817  |
| _243_:D            | core_clock  | max        | 0.523r     | 1.967         | 0.000 | 1.444 | 1798.241  |
| _250_:D            | core_clock  | max        | 0.523r     | 1.967         | 0.000 | 1.444 | 1799.157  |
| u0_ps2_kb/_1130_:D | core_clock  | min        | 0.079f     | 0.002         | 0.000 | 0.078 | NA        |
| u0_ps2_kb/_1131_:D | core_clock  | min        | 0.079f     | 0.002         | 0.000 | 0.078 | NA        |
| _265_:D            | core_clock  | min        | 0.081f     | 0.003         | 0.000 | 0.079 | NA        |
+--------------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1044_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1044_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1044_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.084  | 0.084r          |
| u0_ps2_kb/r_ptr[1] (net)        | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0922_:A (BUF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.084r          |
| u0_ps2_kb/_0922_:Z (BUF_X1)     |        | 0.045       | 0.000      | 0.105      |             | 0.126  | 0.210r          |
| u0_ps2_kb/_0477_ (net)          | 24     |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0648_:A (INV_X1)     |        | 0.002       | 0.000      | 0.105      |             | 0.000  | 0.210r          |
| u0_ps2_kb/_0648_:ZN (INV_X1)    |        | 0.003       | 0.000      | 0.024      |             | 0.017  | 0.226f          |
| u0_ps2_kb/_0339_ (net)          | 2      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0649_:A (BUF_X2)     |        | 0.002       | 0.000      | 0.024      |             | 0.000  | 0.226f          |
| u0_ps2_kb/_0649_:Z (BUF_X2)     |        | 0.014       | 0.000      | 0.011      |             | 0.042  | 0.269f          |
| u0_ps2_kb/_0340_ (net)          | 10     |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0679_:A (AOI211_X4)  |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.269f          |
| u0_ps2_kb/_0679_:ZN (AOI211_X4) |        | 0.002       | 0.000      | 0.007      |             | 0.094  | 0.362r          |
| u0_ps2_kb/_0367_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0681_:B (AOI211_X4)  |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.362r          |
| u0_ps2_kb/_0681_:ZN (AOI211_X4) |        | 0.002       | 0.000      | 0.005      |             | 0.037  | 0.399f          |
| u0_ps2_kb/_0369_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0686_:A (AOI21_X1)   |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.399f          |
| u0_ps2_kb/_0686_:ZN (AOI21_X1)  |        | 0.001       | 0.000      | 0.019      |             | 0.025  | 0.424r          |
| u0_ps2_kb/_0210_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0945_:A (BUF_X1)     |        | 0.001       | 0.000      | 0.019      |             | 0.000  | 0.424r          |
| u0_ps2_kb/_0945_:Z (BUF_X1)     |        | 0.001       | 0.000      | 0.006      |             | 0.024  | 0.447r          |
| data[3] (net)                   | 1      |             |            |            | 0.000       |        |                 |
| _180_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.447r          |
| _180_:Z (BUF_X1)                |        | 0.002       | 0.000      | 0.008      |             | 0.022  | 0.469r          |
| _065_ (net)                     | 2      |             |            |            | 0.000       |        |                 |
| _157_:B (MUX2_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.469r          |
| _157_:Z (MUX2_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.033  | 0.501r          |
| _047_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _226_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.501r          |
| _226_:Z (BUF_X1)                |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.524r          |
| _020_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _251_:D (DFFR_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.524r          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| _251_:CK (DFFR_X1)              |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 2.000           |
| _251_:CK (DFFR_X1)              |        |             |            |            |             |        | 2.000r          |
| library setup time              |        |             |            |            |             | -0.033 | 1.967           |
| clock reconvergence pessimism   |        |             |            |            |             | 0.000  | 1.967           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.524(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 1.967           |
| data arrival time               |        |             |            |            |             |        | 0.524           |
| slack (MET)                     |        |             |            |            |             |        | 1.444           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1044_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1044_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1044_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.084  | 0.084r          |
| u0_ps2_kb/r_ptr[1] (net)        | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0922_:A (BUF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.084r          |
| u0_ps2_kb/_0922_:Z (BUF_X1)     |        | 0.045       | 0.000      | 0.105      |             | 0.126  | 0.210r          |
| u0_ps2_kb/_0477_ (net)          | 24     |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0648_:A (INV_X1)     |        | 0.002       | 0.000      | 0.105      |             | 0.000  | 0.210r          |
| u0_ps2_kb/_0648_:ZN (INV_X1)    |        | 0.003       | 0.000      | 0.024      |             | 0.017  | 0.226f          |
| u0_ps2_kb/_0339_ (net)          | 2      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0649_:A (BUF_X2)     |        | 0.002       | 0.000      | 0.024      |             | 0.000  | 0.226f          |
| u0_ps2_kb/_0649_:Z (BUF_X2)     |        | 0.014       | 0.000      | 0.011      |             | 0.042  | 0.269f          |
| u0_ps2_kb/_0340_ (net)          | 10     |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0679_:A (AOI211_X4)  |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.269f          |
| u0_ps2_kb/_0679_:ZN (AOI211_X4) |        | 0.002       | 0.000      | 0.007      |             | 0.094  | 0.362r          |
| u0_ps2_kb/_0367_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0681_:B (AOI211_X4)  |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.362r          |
| u0_ps2_kb/_0681_:ZN (AOI211_X4) |        | 0.002       | 0.000      | 0.005      |             | 0.037  | 0.399f          |
| u0_ps2_kb/_0369_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0686_:A (AOI21_X1)   |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.399f          |
| u0_ps2_kb/_0686_:ZN (AOI21_X1)  |        | 0.001       | 0.000      | 0.019      |             | 0.025  | 0.424r          |
| u0_ps2_kb/_0210_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0945_:A (BUF_X1)     |        | 0.001       | 0.000      | 0.019      |             | 0.000  | 0.424r          |
| u0_ps2_kb/_0945_:Z (BUF_X1)     |        | 0.001       | 0.000      | 0.006      |             | 0.024  | 0.447r          |
| data[3] (net)                   | 1      |             |            |            | 0.000       |        |                 |
| _180_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.447r          |
| _180_:Z (BUF_X1)                |        | 0.002       | 0.000      | 0.008      |             | 0.022  | 0.469r          |
| _065_ (net)                     | 2      |             |            |            | 0.000       |        |                 |
| _140_:B (MUX2_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.469r          |
| _140_:Z (MUX2_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.033  | 0.501r          |
| _030_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _182_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.501r          |
| _182_:Z (BUF_X1)                |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.523r          |
| _003_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _243_:D (DFFR_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.523r          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| _243_:CK (DFFR_X1)              |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 2.000           |
| _243_:CK (DFFR_X1)              |        |             |            |            |             |        | 2.000r          |
| library setup time              |        |             |            |            |             | -0.033 | 1.967           |
| clock reconvergence pessimism   |        |             |            |            |             | 0.000  | 1.967           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.523(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 1.967           |
| data arrival time               |        |             |            |            |             |        | 0.523           |
| slack (MET)                     |        |             |            |            |             |        | 1.444           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1044_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1044_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1044_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.084  | 0.084r          |
| u0_ps2_kb/r_ptr[1] (net)        | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0922_:A (BUF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.084r          |
| u0_ps2_kb/_0922_:Z (BUF_X1)     |        | 0.045       | 0.000      | 0.105      |             | 0.126  | 0.210r          |
| u0_ps2_kb/_0477_ (net)          | 24     |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0648_:A (INV_X1)     |        | 0.002       | 0.000      | 0.105      |             | 0.000  | 0.210r          |
| u0_ps2_kb/_0648_:ZN (INV_X1)    |        | 0.003       | 0.000      | 0.024      |             | 0.017  | 0.226f          |
| u0_ps2_kb/_0339_ (net)          | 2      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0649_:A (BUF_X2)     |        | 0.002       | 0.000      | 0.024      |             | 0.000  | 0.226f          |
| u0_ps2_kb/_0649_:Z (BUF_X2)     |        | 0.014       | 0.000      | 0.011      |             | 0.042  | 0.269f          |
| u0_ps2_kb/_0340_ (net)          | 10     |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0670_:A (AOI211_X4)  |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.269f          |
| u0_ps2_kb/_0670_:ZN (AOI211_X4) |        | 0.002       | 0.000      | 0.007      |             | 0.094  | 0.362r          |
| u0_ps2_kb/_0359_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0672_:B (AOI211_X4)  |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.362r          |
| u0_ps2_kb/_0672_:ZN (AOI211_X4) |        | 0.002       | 0.000      | 0.005      |             | 0.037  | 0.399f          |
| u0_ps2_kb/_0361_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0677_:A (AOI21_X1)   |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.399f          |
| u0_ps2_kb/_0677_:ZN (AOI21_X1)  |        | 0.001       | 0.000      | 0.018      |             | 0.025  | 0.424r          |
| u0_ps2_kb/_0209_ (net)          | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_0939_:A (BUF_X1)     |        | 0.001       | 0.000      | 0.018      |             | 0.000  | 0.424r          |
| u0_ps2_kb/_0939_:Z (BUF_X1)     |        | 0.001       | 0.000      | 0.006      |             | 0.023  | 0.447r          |
| data[2] (net)                   | 1      |             |            |            | 0.000       |        |                 |
| _177_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.447r          |
| _177_:Z (BUF_X1)                |        | 0.002       | 0.000      | 0.008      |             | 0.021  | 0.468r          |
| _064_ (net)                     | 2      |             |            |            | 0.000       |        |                 |
| _156_:B (MUX2_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.468r          |
| _156_:Z (MUX2_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.033  | 0.501r          |
| _046_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _224_:A (BUF_X1)                |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.501r          |
| _224_:Z (BUF_X1)                |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.523r          |
| _019_ (net)                     | 1      |             |            |            | 0.000       |        |                 |
| _250_:D (DFFR_X1)               |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.523r          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| _250_:CK (DFFR_X1)              |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 2.000           |
| _250_:CK (DFFR_X1)              |        |             |            |            |             |        | 2.000r          |
| library setup time              |        |             |            |            |             | -0.033 | 1.967           |
| clock reconvergence pessimism   |        |             |            |            |             | 0.000  | 1.967           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.523(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 1.967           |
| data arrival time               |        |             |            |            |             |        | 0.523           |
| slack (MET)                     |        |             |            |            |             |        | 1.444           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1129_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1129_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1129_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| u0_ps2_kb/ps2_clk_sync[0] (net) | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_1130_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1130_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1130_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time               |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism   |        |             |            |            |             | -0.000 | 0.002           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.079(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 0.002           |
| data arrival time               |        |             |            |            |             |        | 0.079           |
| slack (MET)                     |        |             |            |            |             |        | 0.078           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1130_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1130_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1130_:Q (DFF_X1)     |        | 0.002       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| u0_ps2_kb/ps2_clk_sync[1] (net) | 2      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_1131_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1131_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1131_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time               |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism   |        |             |            |            |             | -0.000 | 0.002           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.079(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 0.002           |
| data arrival time               |        |             |            |            |             |        | 0.079           |
| slack (MET)                     |        |             |            |            |             |        | 0.078           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1111_:CK (DFF_X1)  |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1111_:CK (DFF_X1)  |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1111_:Q (DFF_X1)   |        | 0.003       | 0.000      | 0.008      |             | 0.081  | 0.081f          |
| ready (net)                   | 3      |             |            |            | 0.000       |        |                 |
| _265_:D (DFFR_X1)             |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.081f          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 134    |             |            |            | NA          |        |                 |
| _265_:CK (DFFR_X1)            |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| _265_:CK (DFFR_X1)            |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.003  | 0.003           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.003           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.081(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.003           |
| data arrival time             |        |             |            |            |             |        | 0.081           |
| slack (MET)                   |        |             |            |            |             |        | 0.079           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
