{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668112370853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668112370854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 20:32:50 2022 " "Processing started: Thu Nov 10 20:32:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668112370854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112370854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParallelDecoder -c ParallelDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParallelDecoder -c ParallelDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112370855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668112371120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668112371120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ParallelDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ParallelDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelDecoder-Structural " "Found design unit 1: ParallelDecoder-Structural" {  } { { "ParallelDecoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380123 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelDecoder " "Found entity 1: ParallelDecoder" {  } { { "ParallelDecoder.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112380123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 16 8 " "Found 16 design units, including 8 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-Equations " "Found design unit 1: gateXOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNOT1-Equations " "Found design unit 2: gateNOT1-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateAND2-Equations " "Found design unit 3: gateAND2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateOR2-Equations " "Found design unit 4: gateOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateNOR2-Equations " "Found design unit 5: gateNOR2-Equations" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateNOR3-Structural " "Found design unit 6: gateNOR3-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateAND3-Structural " "Found design unit 7: gateAND3-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 gateXOR4-Structural " "Found design unit 8: gateXOR4-Structural" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNOT1 " "Found entity 2: gateNOT1" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateAND2 " "Found entity 3: gateAND2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateOR2 " "Found entity 4: gateOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateNOR2 " "Found entity 5: gateNOR2" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateNOR3 " "Found entity 6: gateNOR3" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateAND3 " "Found entity 7: gateAND3" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""} { "Info" "ISGN_ENTITY_NAME" "8 gateXOR4 " "Found entity 8: gateXOR4" {  } { { "logic.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112380124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux.vhd 8 4 " "Found 8 design units, including 4 entities, in source file aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LocalDecoder-Structural " "Found design unit 1: LocalDecoder-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mIsOne-Structural " "Found design unit 2: mIsOne-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mIsZero-Structural " "Found design unit 3: mIsZero-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mIsError-Structural " "Found design unit 4: mIsError-Structural" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_ENTITY_NAME" "1 LocalDecoder " "Found entity 1: LocalDecoder" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_ENTITY_NAME" "2 mIsOne " "Found entity 2: mIsOne" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_ENTITY_NAME" "3 mIsZero " "Found entity 3: mIsZero" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""} { "Info" "ISGN_ENTITY_NAME" "4 mIsError " "Found entity 4: mIsError" {  } { { "aux.vhd" "" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112380125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112380125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParallelDecoder " "Elaborating entity \"ParallelDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668112380175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LocalDecoder LocalDecoder:localDecoder0 " "Elaborating entity \"LocalDecoder\" for hierarchy \"LocalDecoder:localDecoder0\"" {  } { { "ParallelDecoder.vhd" "localDecoder0" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR2 LocalDecoder:localDecoder0\|gateXOR2:xor20 " "Elaborating entity \"gateXOR2\" for hierarchy \"LocalDecoder:localDecoder0\|gateXOR2:xor20\"" {  } { { "aux.vhd" "xor20" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mIsOne mIsOne:m0IsOne " "Elaborating entity \"mIsOne\" for hierarchy \"mIsOne:m0IsOne\"" {  } { { "ParallelDecoder.vhd" "m0IsOne" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOR2 mIsOne:m0IsOne\|gateOR2:or20 " "Elaborating entity \"gateOR2\" for hierarchy \"mIsOne:m0IsOne\|gateOR2:or20\"" {  } { { "aux.vhd" "or20" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAND3 mIsOne:m0IsOne\|gateAND3:and30 " "Elaborating entity \"gateAND3\" for hierarchy \"mIsOne:m0IsOne\|gateAND3:and30\"" {  } { { "aux.vhd" "and30" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAND2 mIsOne:m0IsOne\|gateAND3:and30\|gateAND2:and_0 " "Elaborating entity \"gateAND2\" for hierarchy \"mIsOne:m0IsOne\|gateAND3:and30\|gateAND2:and_0\"" {  } { { "logic.vhd" "and_0" { Text "/home/diogo/ua/AAD/P1/decoder/logic.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mIsZero mIsZero:m0IsZero " "Elaborating entity \"mIsZero\" for hierarchy \"mIsZero:m0IsZero\"" {  } { { "ParallelDecoder.vhd" "m0IsZero" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNOT1 mIsZero:m0IsZero\|gateNOT1:not10 " "Elaborating entity \"gateNOT1\" for hierarchy \"mIsZero:m0IsZero\|gateNOT1:not10\"" {  } { { "aux.vhd" "not10" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mIsError mIsError:m0IsError " "Elaborating entity \"mIsError\" for hierarchy \"mIsError:m0IsError\"" {  } { { "ParallelDecoder.vhd" "m0IsError" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNOR2 mIsError:m0IsError\|gateNOR2:nor20 " "Elaborating entity \"gateNOR2\" for hierarchy \"mIsError:m0IsError\|gateNOR2:nor20\"" {  } { { "aux.vhd" "nor20" { Text "/home/diogo/ua/AAD/P1/decoder/aux.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNOR3 gateNOR3:nor30 " "Elaborating entity \"gateNOR3\" for hierarchy \"gateNOR3:nor30\"" {  } { { "ParallelDecoder.vhd" "nor30" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR4 gateXOR4:xor40 " "Elaborating entity \"gateXOR4\" for hierarchy \"gateXOR4:xor40\"" {  } { { "ParallelDecoder.vhd" "xor40" { Text "/home/diogo/ua/AAD/P1/decoder/ParallelDecoder.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112380290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668112381050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668112381403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112381403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668112381429 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668112381429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668112381429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668112381429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "985 " "Peak virtual memory: 985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668112381435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 20:33:01 2022 " "Processing ended: Thu Nov 10 20:33:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668112381435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668112381435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668112381435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112381435 ""}
