INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sim_1/new/tb_dp_cont.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dp_cont
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sim_1/new/tb_dp_cont.v:27]
