$date
	Sun Aug 24 17:46:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_microcontroller_7458 $end
$var wire 1 ! p2y $end
$var wire 1 " p1y $end
$var reg 1 # W $end
$var reg 1 $ X $end
$var reg 1 % Y $end
$var reg 1 & Z $end
$var reg 1 ' expected_p1y $end
$var reg 1 ( expected_p2y $end
$var reg 1 ) p1a $end
$var reg 1 * p1b $end
$var reg 1 + p1c $end
$var reg 1 , p1d $end
$var reg 1 - p1e $end
$var reg 1 . p1f $end
$var reg 1 / p2a $end
$var reg 1 0 p2b $end
$var reg 1 1 p2c $end
$var reg 1 2 p2d $end
$var integer 32 3 num_tests_passed [31:0] $end
$var integer 32 4 total_tests [31:0] $end
$scope module dut $end
$var wire 1 5 W $end
$var wire 1 6 X $end
$var wire 1 7 Y $end
$var wire 1 8 Z $end
$var wire 1 ) p1a $end
$var wire 1 * p1b $end
$var wire 1 + p1c $end
$var wire 1 , p1d $end
$var wire 1 - p1e $end
$var wire 1 . p1f $end
$var wire 1 " p1y $end
$var wire 1 / p2a $end
$var wire 1 0 p2b $end
$var wire 1 1 p2c $end
$var wire 1 2 p2d $end
$var wire 1 ! p2y $end
$upscope $end
$scope task check_outputs $end
$var reg 1 9 expected_p1y_val $end
$var reg 1 : expected_p2y_val $end
$var reg 400 ; test_name [400:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ;
x:
x9
08
07
06
05
b0 4
b0 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
x(
x'
x&
x%
x$
x#
0"
0!
$end
#10000
1"
15
1)
1*
1+
b1 3
0&
0%
0$
0#
b1 4
0:
09
b10000010110110001101100001000000111101001100101011100100110111101110011 ;
0(
0'
#20000
1!
0"
16
05
1/
10
0)
0*
0+
b10 3
1#
b10 4
19
b1010111001111010011000100101100001000000110111101110100011010000110010101110010011100110011110100110000 ;
1'
#30000
1"
0!
17
06
0/
00
1,
1-
1.
b11 3
1$
0#
b11 4
1:
09
b1011000001111010011000100101100001000000110111101110100011010000110010101110010011100110011110100110000 ;
1(
0'
#40000
1!
0"
18
07
11
12
0,
0-
0.
b100 3
1%
0$
b100 4
0:
19
b1011001001111010011000100101100001000000110111101110100011010000110010101110010011100110011110100110000 ;
0(
1'
#50000
1"
0!
15
17
08
01
02
1)
1*
1+
1,
1-
1.
b101 3
1&
0%
b101 4
1:
09
b1011010001111010011000100101100001000000110111101110100011010000110010101110010011100110011110100110000 ;
1(
0'
#60000
1!
0"
16
18
05
07
1/
10
11
12
0)
0*
0+
0,
0-
0.
b110 3
0&
1%
1#
b110 4
0:
19
b101011100111101001100010010110000100000010110010011110100110001 ;
0(
1'
#70000
1"
15
17
1)
1*
1+
1,
1-
1.
b111 3
1&
0%
1$
0#
b111 4
1:
09
b101100000111101001100010010110000100000010110100011110100110001 ;
1(
0'
#80000
0!
0"
06
08
05
07
0/
00
01
02
0+
0,
0-
0.
b1000 3
1%
1#
b1000 4
19
b10000010110110001101100001000000100000101001110010001000010000001100111011000010111010001100101011100110011110100110001 ;
1'
#90000
0"
05
1/
11
0*
1+
1-
1.
b1001 3
0&
0%
0$
0#
b1001 4
0:
09
b101011100100000011100000110000101110010011101000110100101100001011011000010000000101000011100000011000101100011001111010011000000101001 ;
0(
0'
#100000
b1010 3
b1010 4
b101001001100001011011100110010001101111011011010010000001110000011000010111010001110100011001010111001001101110 ;
