Analysis & Synthesis report for TestTemp
Fri Apr 20 12:34:49 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for I2C_TC74_Read:Temperature
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: I2C_TC74_Read:Temperature
 18. Parameter Settings for User Entity Instance: I2C_TC74_Read:Temperature|ClockDivider:clock_divider2
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "I2C_TC74_Read:Temperature|ClockDivider:clock_divider2"
 21. Port Connectivity Checks: "I2C_TC74_Read:Temperature"
 22. Signal Tap Logic Analyzer Settings
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 20 12:34:49 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; TestTemp                                    ;
; Top-level Entity Name              ; TestTemp                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,075                                       ;
;     Total combinational functions  ; 707                                         ;
;     Dedicated logic registers      ; 743                                         ;
; Total registers                    ; 743                                         ;
; Total pins                         ; 124                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 81,920                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; TestTemp           ; TestTemp           ;
; Family name                                                                ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; ../Verilog files/ClockDivider.v                                    ; yes             ; User Verilog HDL File                        ; C:/Shruti/Generator/FPGA software/Verilog files/ClockDivider.v                                                     ;             ;
; ../Verilog files/I2C_TC74_Read-V03.v                               ; yes             ; User Verilog HDL File                        ; C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v                                                ;             ;
; testtemp.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Shruti/Generator/FPGA software/Project Files/testtemp.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                  ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                ;             ;
; db/altsyncram_ol14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/altsyncram_ol14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                ;             ;
; db/mux_j7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/mux_j7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                             ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                     ;             ;
; db/cntr_3rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/cntr_3rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_cki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/cntr_cki.tdf                                                    ;             ;
; db/cntr_6rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/cntr_6rh.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Shruti/Generator/FPGA software/Project Files/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                 ; altera_sld  ;
; db/ip/slda1e9ea3b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,075                    ;
;                                             ;                          ;
; Total combinational functions               ; 707                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 301                      ;
;     -- 3 input functions                    ; 196                      ;
;     -- <=2 input functions                  ; 210                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 588                      ;
;     -- arithmetic mode                      ; 119                      ;
;                                             ;                          ;
; Total registers                             ; 743                      ;
;     -- Dedicated logic registers            ; 743                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 124                      ;
; Total memory bits                           ; 81920                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 428                      ;
; Total fan-out                               ; 5298                     ;
; Average fan-out                             ; 2.98                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TestTemp                                                                                                                               ; 707 (1)             ; 743 (0)                   ; 81920       ; 0          ; 0            ; 0       ; 0         ; 124  ; 0            ; 0          ; |TestTemp                                                                                                                                                                                                                                                                                                                                            ; TestTemp                          ; work         ;
;    |I2C_TC74_Read:Temperature|                                                                                                          ; 153 (136)           ; 44 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|I2C_TC74_Read:Temperature                                                                                                                                                                                                                                                                                                                  ; I2C_TC74_Read                     ; work         ;
;       |ClockDivider:clock_divider2|                                                                                                     ; 17 (17)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|I2C_TC74_Read:Temperature|ClockDivider:clock_divider2                                                                                                                                                                                                                                                                                      ; ClockDivider                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 427 (2)             ; 608 (40)                  ; 81920       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 425 (0)             ; 568 (0)                   ; 81920       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 425 (88)            ; 568 (164)                 ; 81920       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                              ; mux_j7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 81920       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ol14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 81920       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ol14:auto_generated                                                                                                                                                 ; altsyncram_ol14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 48 (1)              ; 116 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 40 (0)              ; 100 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 40 (0)              ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 108 (9)             ; 93 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_3rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3rh:auto_generated                                                             ; cntr_3rh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                      ; cntr_cki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                            ; cntr_6rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TestTemp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ol14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 20           ; 4096         ; 20           ; 81920 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TestTemp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; I2C_TC74_Read:Temperature|I2C_SDA_Direction ; yes                                                              ; yes                                        ;
; I2C_TC74_Read:Temperature|I2C_SDA           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2    ;                                                                  ;                                            ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; I2C_TC74_Read:Temperature|state[6..8] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 743   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 254   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 412   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 66:1               ; 8 bits    ; 352 LEs       ; 24 LEs               ; 328 LEs                ; Yes        ; |TestTemp|I2C_TC74_Read:Temperature|count[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for I2C_TC74_Read:Temperature             ;
+---------------------------+-------+------+-------------------+
; Assignment                ; Value ; From ; To                ;
+---------------------------+-------+------+-------------------+
; PRESERVE_REGISTER         ; on    ; -    ; I2C_SDA_Direction ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; I2C_SDA_Direction ;
; PRESERVE_REGISTER         ; on    ; -    ; I2C_SDA           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; I2C_SDA           ;
+---------------------------+-------+------+-------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_TC74_Read:Temperature ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; clock_ratio    ; 333   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_TC74_Read:Temperature|ClockDivider:clock_divider2 ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; clock_ratio     ; 333   ; Signed Integer                                                           ;
; clock_ratio_two ; 166   ; Signed Integer                                                           ;
; reg_width       ; 9     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 20                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 20                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                   ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 86                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 20                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_TC74_Read:Temperature|ClockDivider:clock_divider2" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_TC74_Read:Temperature"                                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; add1      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_read ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; busy      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 20                  ; 20               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 145                         ;
; cycloneiii_ff         ; 44                          ;
;     ENA               ; 11                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 16                          ;
;     plain             ; 9                           ;
; cycloneiii_io_obuf    ; 53                          ;
; cycloneiii_lcell_comb ; 154                         ;
;     arith             ; 24                          ;
;         2 data inputs ; 24                          ;
;     normal            ; 130                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                               ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+---------+
; Name                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                               ; Details ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+---------+
; I2C_TC74_Read:Temperature|ClockDivider:clock_divider2|Clock_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|ClockDivider:clock_divider2|Clock_out ; N/A     ;
; I2C_TC74_Read:Temperature|I2C_SCLK                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|I2C_SCLK                              ; N/A     ;
; I2C_TC74_Read:Temperature|I2C_SCLK                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|I2C_SCLK                              ; N/A     ;
; I2C_TC74_Read:Temperature|I2C_SDA                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|I2C_SDA                               ; N/A     ;
; I2C_TC74_Read:Temperature|I2C_SDA                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|I2C_SDA                               ; N/A     ;
; I2C_TC74_Read:Temperature|I2C_SDA_Output                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[5]                                                         ; N/A     ;
; I2C_TC74_Read:Temperature|I2C_SDA_Output                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[5]                                                         ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[0]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[0]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[1]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[1]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[2]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[2]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[3]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[3]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[4]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[4]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[5]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[5]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[6]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[6]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[7]                          ; N/A     ;
; I2C_TC74_Read:Temperature|data_read[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|data_read[7]                          ; N/A     ;
; I2C_TC74_Read:Temperature|state[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[0]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[0]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[1]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[1]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[2]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[2]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[3]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[3]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[4]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[4]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[5]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_TC74_Read:Temperature|state[5]                              ; N/A     ;
; I2C_TC74_Read:Temperature|state[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; I2C_TC74_Read:Temperature|state[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; I2C_TC74_Read:Temperature|state[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; I2C_TC74_Read:Temperature|state[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; I2C_TC74_Read:Temperature|state[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; I2C_TC74_Read:Temperature|state[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A     ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 20 12:34:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TestTemp -c TestTemp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /shruti/generator/fpga software/verilog files/clockdivider.v
    Info (12023): Found entity 1: ClockDivider File: C:/Shruti/Generator/FPGA software/Verilog files/ClockDivider.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /shruti/generator/fpga software/verilog files/i2c_tc74_read-v03.v
    Info (12023): Found entity 1: I2C_TC74_Read File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 9
Warning (12125): Using design file testtemp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TestTemp File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 6
Info (12127): Elaborating entity "TestTemp" for the top level hierarchy
Warning (10034): Output port "HEX0" at testtemp.v(14) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
Warning (10034): Output port "HEX1" at testtemp.v(15) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
Warning (10034): Output port "HEX2" at testtemp.v(16) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
Warning (10034): Output port "HEX3" at testtemp.v(17) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
Warning (10034): Output port "HEX4" at testtemp.v(18) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
Warning (10034): Output port "HEX5" at testtemp.v(19) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
Warning (10034): Output port "LEDR" at testtemp.v(22) has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
Info (12128): Elaborating entity "I2C_TC74_Read" for hierarchy "I2C_TC74_Read:Temperature" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 49
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(57): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 57
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(71): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(78): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(79): truncated value with size 32 to match size of target (8) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(86): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 86
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(95): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 95
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(110): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 110
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(117): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 117
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(124): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 124
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(130): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 130
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(145): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 145
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(157): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 157
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(158): truncated value with size 32 to match size of target (8) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 158
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(165): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 165
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(173): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 173
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(185): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 185
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(198): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 198
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(212): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 212
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(219): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 219
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(226): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 226
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(233): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 233
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(239): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 239
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(240): truncated value with size 32 to match size of target (8) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 240
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(247): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 247
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(255): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 255
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(268): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 268
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(275): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 275
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(282): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 282
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(288): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 288
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(295): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 295
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(309): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 309
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(317): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 317
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(324): truncated value with size 32 to match size of target (8) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 324
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(325): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 325
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(337): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 337
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(346): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 346
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(353): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 353
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(360): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 360
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(367): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 367
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(374): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 374
Warning (10230): Verilog HDL assignment warning at I2C_TC74_Read-V03.v(381): truncated value with size 32 to match size of target (9) File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 381
Info (12128): Elaborating entity "ClockDivider" for hierarchy "I2C_TC74_Read:Temperature|ClockDivider:clock_divider2" File: C:/Shruti/Generator/FPGA software/Verilog files/I2C_TC74_Read-V03.v Line: 39
Warning (10230): Verilog HDL assignment warning at ClockDivider.v(50): truncated value with size 32 to match size of target (10) File: C:/Shruti/Generator/FPGA software/Verilog files/ClockDivider.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ol14.tdf
    Info (12023): Found entity 1: altsyncram_ol14 File: C:/Shruti/Generator/FPGA software/Project Files/db/altsyncram_ol14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: C:/Shruti/Generator/FPGA software/Project Files/db/mux_j7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Shruti/Generator/FPGA software/Project Files/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf
    Info (12023): Found entity 1: cntr_3rh File: C:/Shruti/Generator/FPGA software/Project Files/db/cntr_3rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Shruti/Generator/FPGA software/Project Files/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: C:/Shruti/Generator/FPGA software/Project Files/db/cntr_cki.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh File: C:/Shruti/Generator/FPGA software/Project Files/db/cntr_6rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Shruti/Generator/FPGA software/Project Files/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Shruti/Generator/FPGA software/Project Files/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.04.20.12:34:36 Progress: Loading slda1e9ea3b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Shruti/Generator/FPGA software/Project Files/db/ip/slda1e9ea3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 28
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 29
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[7]~synth" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 14
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 15
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 16
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 17
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 19
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 22
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.Temperature_I2C_SDA_Output" driven by bidirectional pin "GPIO[5]" cannot be tri-stated File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 33
Info (144001): Generated suppressed messages file C:/Shruti/Generator/FPGA software/Project Files/TestTemp.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Shruti/Generator/FPGA software/Project Files/testtemp.v Line: 25
Info (21057): Implemented 1243 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 53 bidirectional pins
    Info (21061): Implemented 1094 logic cells
    Info (21064): Implemented 20 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 697 megabytes
    Info: Processing ended: Fri Apr 20 12:34:49 2018
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Shruti/Generator/FPGA software/Project Files/TestTemp.map.smsg.


