
05_USART_Polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b5c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08004d48  08004d48  00014d48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050e4  080050e4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080050e4  080050e4  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050e4  080050e4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050e4  080050e4  000150e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050e8  080050e8  000150e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080050ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  200001d4  080052c0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  080052c0  0002038c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006fba  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016e8  00000000  00000000  000271fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f0  00000000  00000000  000288e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000534  00000000  00000000  00028fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019a16  00000000  00000000  0002950c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008fe6  00000000  00000000  00042f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009215e  00000000  00000000  0004bf08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000029ec  00000000  00000000  000de068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e0a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	08004d2c 	.word	0x08004d2c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	08004d2c 	.word	0x08004d2c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b66:	f107 0310 	add.w	r3, r7, #16
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b74:	4b43      	ldr	r3, [pc, #268]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a42      	ldr	r2, [pc, #264]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b40      	ldr	r3, [pc, #256]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8c:	4b3d      	ldr	r3, [pc, #244]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	4a3c      	ldr	r2, [pc, #240]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000b92:	f043 0310 	orr.w	r3, r3, #16
 8000b96:	6193      	str	r3, [r2, #24]
 8000b98:	4b3a      	ldr	r3, [pc, #232]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	f003 0310 	and.w	r3, r3, #16
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b37      	ldr	r3, [pc, #220]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	4a36      	ldr	r2, [pc, #216]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000baa:	f043 0304 	orr.w	r3, r3, #4
 8000bae:	6193      	str	r3, [r2, #24]
 8000bb0:	4b34      	ldr	r3, [pc, #208]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bbc:	4b31      	ldr	r3, [pc, #196]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	4a30      	ldr	r2, [pc, #192]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000bc2:	f043 0308 	orr.w	r3, r3, #8
 8000bc6:	6193      	str	r3, [r2, #24]
 8000bc8:	4b2e      	ldr	r3, [pc, #184]	; (8000c84 <MX_GPIO_Init+0x124>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	f003 0308 	and.w	r3, r3, #8
 8000bd0:	603b      	str	r3, [r7, #0]
 8000bd2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	2120      	movs	r1, #32
 8000bd8:	482b      	ldr	r0, [pc, #172]	; (8000c88 <MX_GPIO_Init+0x128>)
 8000bda:	f000 fd6f 	bl	80016bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000bde:	2201      	movs	r2, #1
 8000be0:	2120      	movs	r1, #32
 8000be2:	482a      	ldr	r0, [pc, #168]	; (8000c8c <MX_GPIO_Init+0x12c>)
 8000be4:	f000 fd6a 	bl	80016bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bee:	4827      	ldr	r0, [pc, #156]	; (8000c8c <MX_GPIO_Init+0x12c>)
 8000bf0:	f000 fd64 	bl	80016bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8000bf4:	2318      	movs	r3, #24
 8000bf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c00:	f107 0310 	add.w	r3, r7, #16
 8000c04:	4619      	mov	r1, r3
 8000c06:	4820      	ldr	r0, [pc, #128]	; (8000c88 <MX_GPIO_Init+0x128>)
 8000c08:	f000 fbc4 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000c0c:	2320      	movs	r3, #32
 8000c0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c10:	2301      	movs	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 0310 	add.w	r3, r7, #16
 8000c20:	4619      	mov	r1, r3
 8000c22:	4819      	ldr	r0, [pc, #100]	; (8000c88 <MX_GPIO_Init+0x128>)
 8000c24:	f000 fbb6 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c30:	2302      	movs	r3, #2
 8000c32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 8000c34:	f107 0310 	add.w	r3, r7, #16
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4815      	ldr	r0, [pc, #84]	; (8000c90 <MX_GPIO_Init+0x130>)
 8000c3c:	f000 fbaa 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8000c40:	2320      	movs	r3, #32
 8000c42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c44:	2301      	movs	r3, #1
 8000c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	4619      	mov	r1, r3
 8000c56:	480d      	ldr	r0, [pc, #52]	; (8000c8c <MX_GPIO_Init+0x12c>)
 8000c58:	f000 fb9c 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8000c5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c66:	2302      	movs	r3, #2
 8000c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	4619      	mov	r1, r3
 8000c74:	4805      	ldr	r0, [pc, #20]	; (8000c8c <MX_GPIO_Init+0x12c>)
 8000c76:	f000 fb8d 	bl	8001394 <HAL_GPIO_Init>

}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40011800 	.word	0x40011800
 8000c8c:	40010c00 	.word	0x40010c00
 8000c90:	40010800 	.word	0x40010800

08000c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c9a:	f000 fa35 	bl	8001108 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c9e:	f000 f81b 	bl	8000cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ca2:	f7ff ff5d 	bl	8000b60 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ca6:	f000 f993 	bl	8000fd0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  HAL_UART_Transmit(&huart1, sendchar, sizeof(sendchar), 1000);
//	  printf("´®¿Ú´òÓ¡£º%f\r\n",0.25);
	  HAL_UART_Receive(&huart1, revbuf, sizeof(revbuf), HAL_MAX_DELAY);
 8000caa:	4639      	mov	r1, r7
 8000cac:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb0:	2206      	movs	r2, #6
 8000cb2:	4807      	ldr	r0, [pc, #28]	; (8000cd0 <main+0x3c>)
 8000cb4:	f001 fa17 	bl	80020e6 <HAL_UART_Receive>
	  LED0_TOGGLE();
 8000cb8:	2120      	movs	r1, #32
 8000cba:	4806      	ldr	r0, [pc, #24]	; (8000cd4 <main+0x40>)
 8000cbc:	f000 fd16 	bl	80016ec <HAL_GPIO_TogglePin>
	  HAL_UART_Transmit(&huart1, revbuf, sizeof(revbuf), 1000);
 8000cc0:	4639      	mov	r1, r7
 8000cc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cc6:	2206      	movs	r2, #6
 8000cc8:	4801      	ldr	r0, [pc, #4]	; (8000cd0 <main+0x3c>)
 8000cca:	f001 f989 	bl	8001fe0 <HAL_UART_Transmit>
	  HAL_UART_Receive(&huart1, revbuf, sizeof(revbuf), HAL_MAX_DELAY);
 8000cce:	e7ec      	b.n	8000caa <main+0x16>
 8000cd0:	200001f4 	.word	0x200001f4
 8000cd4:	40010c00 	.word	0x40010c00

08000cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b090      	sub	sp, #64	; 0x40
 8000cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cde:	f107 0318 	add.w	r3, r7, #24
 8000ce2:	2228      	movs	r2, #40	; 0x28
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 f8dd 	bl	8002ea6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]
 8000cf8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d02:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d14:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d16:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d1c:	f107 0318 	add.w	r3, r7, #24
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 fcfd 	bl	8001720 <HAL_RCC_OscConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d2c:	f000 f819 	bl	8000d62 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d30:	230f      	movs	r3, #15
 8000d32:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d34:	2302      	movs	r3, #2
 8000d36:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2102      	movs	r1, #2
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 ff6a 	bl	8001c24 <HAL_RCC_ClockConfig>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d56:	f000 f804 	bl	8000d62 <Error_Handler>
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	3740      	adds	r7, #64	; 0x40
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d66:	b672      	cpsid	i
}
 8000d68:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d6a:	e7fe      	b.n	8000d6a <Error_Handler+0x8>

08000d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d72:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	4a14      	ldr	r2, [pc, #80]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6193      	str	r3, [r2, #24]
 8000d7e:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d80:	699b      	ldr	r3, [r3, #24]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d8c:	69db      	ldr	r3, [r3, #28]
 8000d8e:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d94:	61d3      	str	r3, [r2, #28]
 8000d96:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <HAL_MspInit+0x5c>)
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <HAL_MspInit+0x60>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <HAL_MspInit+0x60>)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	40010000 	.word	0x40010000

08000dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <NMI_Handler+0x4>

08000dd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dda:	e7fe      	b.n	8000dda <HardFault_Handler+0x4>

08000ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <MemManage_Handler+0x4>

08000de2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <BusFault_Handler+0x4>

08000de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dec:	e7fe      	b.n	8000dec <UsageFault_Handler+0x4>

08000dee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr

08000dfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr

08000e06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e06:	b480      	push	{r7}
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr

08000e12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e16:	f000 f9bd 	bl	8001194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0
  return 1;
 8000e22:	2301      	movs	r3, #1
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr

08000e2c <_kill>:

int _kill(int pid, int sig)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e36:	f002 f889 	bl	8002f4c <__errno>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2216      	movs	r2, #22
 8000e3e:	601a      	str	r2, [r3, #0]
  return -1;
 8000e40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <_exit>:

void _exit (int status)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e54:	f04f 31ff 	mov.w	r1, #4294967295
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff ffe7 	bl	8000e2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e5e:	e7fe      	b.n	8000e5e <_exit+0x12>

08000e60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	e00a      	b.n	8000e88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e72:	f3af 8000 	nop.w
 8000e76:	4601      	mov	r1, r0
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	1c5a      	adds	r2, r3, #1
 8000e7c:	60ba      	str	r2, [r7, #8]
 8000e7e:	b2ca      	uxtb	r2, r1
 8000e80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	3301      	adds	r3, #1
 8000e86:	617b      	str	r3, [r7, #20]
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	dbf0      	blt.n	8000e72 <_read+0x12>
  }

  return len;
 8000e90:	687b      	ldr	r3, [r7, #4]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b086      	sub	sp, #24
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	60f8      	str	r0, [r7, #12]
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	e009      	b.n	8000ec0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	1c5a      	adds	r2, r3, #1
 8000eb0:	60ba      	str	r2, [r7, #8]
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f879 	bl	8000fac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	697a      	ldr	r2, [r7, #20]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	dbf1      	blt.n	8000eac <_write+0x12>
  }
  return len;
 8000ec8:	687b      	ldr	r3, [r7, #4]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <_close>:

int _close(int file)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr

08000ee8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ef8:	605a      	str	r2, [r3, #4]
  return 0;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr

08000f06 <_isatty>:

int _isatty(int file)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f0e:	2301      	movs	r3, #1
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr

08000f1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b085      	sub	sp, #20
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	60f8      	str	r0, [r7, #12]
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f26:	2300      	movs	r3, #0
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr
	...

08000f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f3c:	4a14      	ldr	r2, [pc, #80]	; (8000f90 <_sbrk+0x5c>)
 8000f3e:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <_sbrk+0x60>)
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f48:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <_sbrk+0x64>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <_sbrk+0x64>)
 8000f52:	4a12      	ldr	r2, [pc, #72]	; (8000f9c <_sbrk+0x68>)
 8000f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <_sbrk+0x64>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d207      	bcs.n	8000f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f64:	f001 fff2 	bl	8002f4c <__errno>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f72:	e009      	b.n	8000f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f74:	4b08      	ldr	r3, [pc, #32]	; (8000f98 <_sbrk+0x64>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <_sbrk+0x64>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <_sbrk+0x64>)
 8000f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20010000 	.word	0x20010000
 8000f94:	00000400 	.word	0x00000400
 8000f98:	200001f0 	.word	0x200001f0
 8000f9c:	20000390 	.word	0x20000390

08000fa0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr

08000fac <__io_putchar>:
/* Includes ------------------------------------------------------------------*/
#include "usart.h"

/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	 HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
 8000fb4:	1d39      	adds	r1, r7, #4
 8000fb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4803      	ldr	r0, [pc, #12]	; (8000fcc <__io_putchar+0x20>)
 8000fbe:	f001 f80f 	bl	8001fe0 <HAL_UART_Transmit>
	 return ch;
 8000fc2:	687b      	ldr	r3, [r7, #4]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	200001f4 	.word	0x200001f4

08000fd0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fd6:	4a12      	ldr	r2, [pc, #72]	; (8001020 <MX_USART1_UART_Init+0x50>)
 8000fd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000fda:	4b10      	ldr	r3, [pc, #64]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fe0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001006:	4805      	ldr	r0, [pc, #20]	; (800101c <MX_USART1_UART_Init+0x4c>)
 8001008:	f000 ff9a 	bl	8001f40 <HAL_UART_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001012:	f7ff fea6 	bl	8000d62 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200001f4 	.word	0x200001f4
 8001020:	40013800 	.word	0x40013800

08001024 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0310 	add.w	r3, r7, #16
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a1c      	ldr	r2, [pc, #112]	; (80010b0 <HAL_UART_MspInit+0x8c>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d131      	bne.n	80010a8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <HAL_UART_MspInit+0x90>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a1a      	ldr	r2, [pc, #104]	; (80010b4 <HAL_UART_MspInit+0x90>)
 800104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <HAL_UART_MspInit+0x90>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105c:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <HAL_UART_MspInit+0x90>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <HAL_UART_MspInit+0x90>)
 8001062:	f043 0304 	orr.w	r3, r3, #4
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_UART_MspInit+0x90>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001074:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001078:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107a:	2302      	movs	r3, #2
 800107c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800107e:	2303      	movs	r3, #3
 8001080:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f107 0310 	add.w	r3, r7, #16
 8001086:	4619      	mov	r1, r3
 8001088:	480b      	ldr	r0, [pc, #44]	; (80010b8 <HAL_UART_MspInit+0x94>)
 800108a:	f000 f983 	bl	8001394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800108e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001092:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	4619      	mov	r1, r3
 80010a2:	4805      	ldr	r0, [pc, #20]	; (80010b8 <HAL_UART_MspInit+0x94>)
 80010a4:	f000 f976 	bl	8001394 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80010a8:	bf00      	nop
 80010aa:	3720      	adds	r7, #32
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40013800 	.word	0x40013800
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40010800 	.word	0x40010800

080010bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010bc:	f7ff ff70 	bl	8000fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010c0:	480b      	ldr	r0, [pc, #44]	; (80010f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010c2:	490c      	ldr	r1, [pc, #48]	; (80010f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010c4:	4a0c      	ldr	r2, [pc, #48]	; (80010f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80010c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c8:	e002      	b.n	80010d0 <LoopCopyDataInit>

080010ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ce:	3304      	adds	r3, #4

080010d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d4:	d3f9      	bcc.n	80010ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010d6:	4a09      	ldr	r2, [pc, #36]	; (80010fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010d8:	4c09      	ldr	r4, [pc, #36]	; (8001100 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010dc:	e001      	b.n	80010e2 <LoopFillZerobss>

080010de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e0:	3204      	adds	r2, #4

080010e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e4:	d3fb      	bcc.n	80010de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010e6:	f001 ff37 	bl	8002f58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ea:	f7ff fdd3 	bl	8000c94 <main>
  bx lr
 80010ee:	4770      	bx	lr
  ldr r0, =_sdata
 80010f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80010f8:	080050ec 	.word	0x080050ec
  ldr r2, =_sbss
 80010fc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001100:	2000038c 	.word	0x2000038c

08001104 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001104:	e7fe      	b.n	8001104 <ADC1_2_IRQHandler>
	...

08001108 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <HAL_Init+0x28>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a07      	ldr	r2, [pc, #28]	; (8001130 <HAL_Init+0x28>)
 8001112:	f043 0310 	orr.w	r3, r3, #16
 8001116:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001118:	2003      	movs	r0, #3
 800111a:	f000 f907 	bl	800132c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800111e:	200f      	movs	r0, #15
 8001120:	f000 f808 	bl	8001134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001124:	f7ff fe22 	bl	8000d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40022000 	.word	0x40022000

08001134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800113c:	4b12      	ldr	r3, [pc, #72]	; (8001188 <HAL_InitTick+0x54>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <HAL_InitTick+0x58>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	4619      	mov	r1, r3
 8001146:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114a:	fbb3 f3f1 	udiv	r3, r3, r1
 800114e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f911 	bl	800137a <HAL_SYSTICK_Config>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e00e      	b.n	8001180 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b0f      	cmp	r3, #15
 8001166:	d80a      	bhi.n	800117e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001168:	2200      	movs	r2, #0
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f000 f8e7 	bl	8001342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001174:	4a06      	ldr	r2, [pc, #24]	; (8001190 <HAL_InitTick+0x5c>)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800117a:	2300      	movs	r3, #0
 800117c:	e000      	b.n	8001180 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000000 	.word	0x20000000
 800118c:	20000008 	.word	0x20000008
 8001190:	20000004 	.word	0x20000004

08001194 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001198:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <HAL_IncTick+0x1c>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	461a      	mov	r2, r3
 800119e:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <HAL_IncTick+0x20>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	4a03      	ldr	r2, [pc, #12]	; (80011b4 <HAL_IncTick+0x20>)
 80011a6:	6013      	str	r3, [r2, #0]
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr
 80011b0:	20000008 	.word	0x20000008
 80011b4:	2000023c 	.word	0x2000023c

080011b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  return uwTick;
 80011bc:	4b02      	ldr	r3, [pc, #8]	; (80011c8 <HAL_GetTick+0x10>)
 80011be:	681b      	ldr	r3, [r3, #0]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	2000023c 	.word	0x2000023c

080011cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <__NVIC_SetPriorityGrouping+0x44>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011e8:	4013      	ands	r3, r2
 80011ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011fe:	4a04      	ldr	r2, [pc, #16]	; (8001210 <__NVIC_SetPriorityGrouping+0x44>)
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	60d3      	str	r3, [r2, #12]
}
 8001204:	bf00      	nop
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001218:	4b04      	ldr	r3, [pc, #16]	; (800122c <__NVIC_GetPriorityGrouping+0x18>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	0a1b      	lsrs	r3, r3, #8
 800121e:	f003 0307 	and.w	r3, r3, #7
}
 8001222:	4618      	mov	r0, r3
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800123c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	db0a      	blt.n	800125a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	490c      	ldr	r1, [pc, #48]	; (800127c <__NVIC_SetPriority+0x4c>)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	0112      	lsls	r2, r2, #4
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	440b      	add	r3, r1
 8001254:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001258:	e00a      	b.n	8001270 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4908      	ldr	r1, [pc, #32]	; (8001280 <__NVIC_SetPriority+0x50>)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f003 030f 	and.w	r3, r3, #15
 8001266:	3b04      	subs	r3, #4
 8001268:	0112      	lsls	r2, r2, #4
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	440b      	add	r3, r1
 800126e:	761a      	strb	r2, [r3, #24]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000e100 	.word	0xe000e100
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001284:	b480      	push	{r7}
 8001286:	b089      	sub	sp, #36	; 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f1c3 0307 	rsb	r3, r3, #7
 800129e:	2b04      	cmp	r3, #4
 80012a0:	bf28      	it	cs
 80012a2:	2304      	movcs	r3, #4
 80012a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3304      	adds	r3, #4
 80012aa:	2b06      	cmp	r3, #6
 80012ac:	d902      	bls.n	80012b4 <NVIC_EncodePriority+0x30>
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3b03      	subs	r3, #3
 80012b2:	e000      	b.n	80012b6 <NVIC_EncodePriority+0x32>
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	f04f 32ff 	mov.w	r2, #4294967295
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43da      	mvns	r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	401a      	ands	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012cc:	f04f 31ff 	mov.w	r1, #4294967295
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	43d9      	mvns	r1, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	4313      	orrs	r3, r2
         );
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3724      	adds	r7, #36	; 0x24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f7ff ff90 	bl	8001230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ff49 	bl	80011cc <__NVIC_SetPriorityGrouping>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001354:	f7ff ff5e 	bl	8001214 <__NVIC_GetPriorityGrouping>
 8001358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	6978      	ldr	r0, [r7, #20]
 8001360:	f7ff ff90 	bl	8001284 <NVIC_EncodePriority>
 8001364:	4602      	mov	r2, r0
 8001366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136a:	4611      	mov	r1, r2
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff5f 	bl	8001230 <__NVIC_SetPriority>
}
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffb0 	bl	80012e8 <SysTick_Config>
 8001388:	4603      	mov	r3, r0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001394:	b480      	push	{r7}
 8001396:	b08b      	sub	sp, #44	; 0x2c
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a6:	e179      	b.n	800169c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013a8:	2201      	movs	r2, #1
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	f040 8168 	bne.w	8001696 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	4a96      	ldr	r2, [pc, #600]	; (8001624 <HAL_GPIO_Init+0x290>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d05e      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013d0:	4a94      	ldr	r2, [pc, #592]	; (8001624 <HAL_GPIO_Init+0x290>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d875      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013d6:	4a94      	ldr	r2, [pc, #592]	; (8001628 <HAL_GPIO_Init+0x294>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d058      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013dc:	4a92      	ldr	r2, [pc, #584]	; (8001628 <HAL_GPIO_Init+0x294>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d86f      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013e2:	4a92      	ldr	r2, [pc, #584]	; (800162c <HAL_GPIO_Init+0x298>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d052      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013e8:	4a90      	ldr	r2, [pc, #576]	; (800162c <HAL_GPIO_Init+0x298>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d869      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013ee:	4a90      	ldr	r2, [pc, #576]	; (8001630 <HAL_GPIO_Init+0x29c>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d04c      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013f4:	4a8e      	ldr	r2, [pc, #568]	; (8001630 <HAL_GPIO_Init+0x29c>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d863      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013fa:	4a8e      	ldr	r2, [pc, #568]	; (8001634 <HAL_GPIO_Init+0x2a0>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d046      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 8001400:	4a8c      	ldr	r2, [pc, #560]	; (8001634 <HAL_GPIO_Init+0x2a0>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d85d      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 8001406:	2b12      	cmp	r3, #18
 8001408:	d82a      	bhi.n	8001460 <HAL_GPIO_Init+0xcc>
 800140a:	2b12      	cmp	r3, #18
 800140c:	d859      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 800140e:	a201      	add	r2, pc, #4	; (adr r2, 8001414 <HAL_GPIO_Init+0x80>)
 8001410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001414:	0800148f 	.word	0x0800148f
 8001418:	08001469 	.word	0x08001469
 800141c:	0800147b 	.word	0x0800147b
 8001420:	080014bd 	.word	0x080014bd
 8001424:	080014c3 	.word	0x080014c3
 8001428:	080014c3 	.word	0x080014c3
 800142c:	080014c3 	.word	0x080014c3
 8001430:	080014c3 	.word	0x080014c3
 8001434:	080014c3 	.word	0x080014c3
 8001438:	080014c3 	.word	0x080014c3
 800143c:	080014c3 	.word	0x080014c3
 8001440:	080014c3 	.word	0x080014c3
 8001444:	080014c3 	.word	0x080014c3
 8001448:	080014c3 	.word	0x080014c3
 800144c:	080014c3 	.word	0x080014c3
 8001450:	080014c3 	.word	0x080014c3
 8001454:	080014c3 	.word	0x080014c3
 8001458:	08001471 	.word	0x08001471
 800145c:	08001485 	.word	0x08001485
 8001460:	4a75      	ldr	r2, [pc, #468]	; (8001638 <HAL_GPIO_Init+0x2a4>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d013      	beq.n	800148e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001466:	e02c      	b.n	80014c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	623b      	str	r3, [r7, #32]
          break;
 800146e:	e029      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	3304      	adds	r3, #4
 8001476:	623b      	str	r3, [r7, #32]
          break;
 8001478:	e024      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	3308      	adds	r3, #8
 8001480:	623b      	str	r3, [r7, #32]
          break;
 8001482:	e01f      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	330c      	adds	r3, #12
 800148a:	623b      	str	r3, [r7, #32]
          break;
 800148c:	e01a      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d102      	bne.n	800149c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001496:	2304      	movs	r3, #4
 8001498:	623b      	str	r3, [r7, #32]
          break;
 800149a:	e013      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d105      	bne.n	80014b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a4:	2308      	movs	r3, #8
 80014a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69fa      	ldr	r2, [r7, #28]
 80014ac:	611a      	str	r2, [r3, #16]
          break;
 80014ae:	e009      	b.n	80014c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014b0:	2308      	movs	r3, #8
 80014b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69fa      	ldr	r2, [r7, #28]
 80014b8:	615a      	str	r2, [r3, #20]
          break;
 80014ba:	e003      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
          break;
 80014c0:	e000      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          break;
 80014c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	2bff      	cmp	r3, #255	; 0xff
 80014c8:	d801      	bhi.n	80014ce <HAL_GPIO_Init+0x13a>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	e001      	b.n	80014d2 <HAL_GPIO_Init+0x13e>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3304      	adds	r3, #4
 80014d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	2bff      	cmp	r3, #255	; 0xff
 80014d8:	d802      	bhi.n	80014e0 <HAL_GPIO_Init+0x14c>
 80014da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	e002      	b.n	80014e6 <HAL_GPIO_Init+0x152>
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	3b08      	subs	r3, #8
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	210f      	movs	r1, #15
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	401a      	ands	r2, r3
 80014f8:	6a39      	ldr	r1, [r7, #32]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001500:	431a      	orrs	r2, r3
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 80c1 	beq.w	8001696 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001514:	4b49      	ldr	r3, [pc, #292]	; (800163c <HAL_GPIO_Init+0x2a8>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	4a48      	ldr	r2, [pc, #288]	; (800163c <HAL_GPIO_Init+0x2a8>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6193      	str	r3, [r2, #24]
 8001520:	4b46      	ldr	r3, [pc, #280]	; (800163c <HAL_GPIO_Init+0x2a8>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800152c:	4a44      	ldr	r2, [pc, #272]	; (8001640 <HAL_GPIO_Init+0x2ac>)
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3302      	adds	r3, #2
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	220f      	movs	r2, #15
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	43db      	mvns	r3, r3
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	4013      	ands	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a3c      	ldr	r2, [pc, #240]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d01f      	beq.n	8001598 <HAL_GPIO_Init+0x204>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a3b      	ldr	r2, [pc, #236]	; (8001648 <HAL_GPIO_Init+0x2b4>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d019      	beq.n	8001594 <HAL_GPIO_Init+0x200>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a3a      	ldr	r2, [pc, #232]	; (800164c <HAL_GPIO_Init+0x2b8>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d013      	beq.n	8001590 <HAL_GPIO_Init+0x1fc>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a39      	ldr	r2, [pc, #228]	; (8001650 <HAL_GPIO_Init+0x2bc>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d00d      	beq.n	800158c <HAL_GPIO_Init+0x1f8>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a38      	ldr	r2, [pc, #224]	; (8001654 <HAL_GPIO_Init+0x2c0>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d007      	beq.n	8001588 <HAL_GPIO_Init+0x1f4>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a37      	ldr	r2, [pc, #220]	; (8001658 <HAL_GPIO_Init+0x2c4>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d101      	bne.n	8001584 <HAL_GPIO_Init+0x1f0>
 8001580:	2305      	movs	r3, #5
 8001582:	e00a      	b.n	800159a <HAL_GPIO_Init+0x206>
 8001584:	2306      	movs	r3, #6
 8001586:	e008      	b.n	800159a <HAL_GPIO_Init+0x206>
 8001588:	2304      	movs	r3, #4
 800158a:	e006      	b.n	800159a <HAL_GPIO_Init+0x206>
 800158c:	2303      	movs	r3, #3
 800158e:	e004      	b.n	800159a <HAL_GPIO_Init+0x206>
 8001590:	2302      	movs	r3, #2
 8001592:	e002      	b.n	800159a <HAL_GPIO_Init+0x206>
 8001594:	2301      	movs	r3, #1
 8001596:	e000      	b.n	800159a <HAL_GPIO_Init+0x206>
 8001598:	2300      	movs	r3, #0
 800159a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800159c:	f002 0203 	and.w	r2, r2, #3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	4093      	lsls	r3, r2
 80015a4:	68fa      	ldr	r2, [r7, #12]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015aa:	4925      	ldr	r1, [pc, #148]	; (8001640 <HAL_GPIO_Init+0x2ac>)
 80015ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ae:	089b      	lsrs	r3, r3, #2
 80015b0:	3302      	adds	r3, #2
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c4:	4b25      	ldr	r3, [pc, #148]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	4924      	ldr	r1, [pc, #144]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	608b      	str	r3, [r1, #8]
 80015d0:	e006      	b.n	80015e0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015d2:	4b22      	ldr	r3, [pc, #136]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	43db      	mvns	r3, r3
 80015da:	4920      	ldr	r1, [pc, #128]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015dc:	4013      	ands	r3, r2
 80015de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d006      	beq.n	80015fa <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ec:	4b1b      	ldr	r3, [pc, #108]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	491a      	ldr	r1, [pc, #104]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	60cb      	str	r3, [r1, #12]
 80015f8:	e006      	b.n	8001608 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	43db      	mvns	r3, r3
 8001602:	4916      	ldr	r1, [pc, #88]	; (800165c <HAL_GPIO_Init+0x2c8>)
 8001604:	4013      	ands	r3, r2
 8001606:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d025      	beq.n	8001660 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001614:	4b11      	ldr	r3, [pc, #68]	; (800165c <HAL_GPIO_Init+0x2c8>)
 8001616:	685a      	ldr	r2, [r3, #4]
 8001618:	4910      	ldr	r1, [pc, #64]	; (800165c <HAL_GPIO_Init+0x2c8>)
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	4313      	orrs	r3, r2
 800161e:	604b      	str	r3, [r1, #4]
 8001620:	e025      	b.n	800166e <HAL_GPIO_Init+0x2da>
 8001622:	bf00      	nop
 8001624:	10320000 	.word	0x10320000
 8001628:	10310000 	.word	0x10310000
 800162c:	10220000 	.word	0x10220000
 8001630:	10210000 	.word	0x10210000
 8001634:	10120000 	.word	0x10120000
 8001638:	10110000 	.word	0x10110000
 800163c:	40021000 	.word	0x40021000
 8001640:	40010000 	.word	0x40010000
 8001644:	40010800 	.word	0x40010800
 8001648:	40010c00 	.word	0x40010c00
 800164c:	40011000 	.word	0x40011000
 8001650:	40011400 	.word	0x40011400
 8001654:	40011800 	.word	0x40011800
 8001658:	40011c00 	.word	0x40011c00
 800165c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001660:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <HAL_GPIO_Init+0x324>)
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	43db      	mvns	r3, r3
 8001668:	4913      	ldr	r1, [pc, #76]	; (80016b8 <HAL_GPIO_Init+0x324>)
 800166a:	4013      	ands	r3, r2
 800166c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d006      	beq.n	8001688 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800167a:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <HAL_GPIO_Init+0x324>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	490e      	ldr	r1, [pc, #56]	; (80016b8 <HAL_GPIO_Init+0x324>)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	4313      	orrs	r3, r2
 8001684:	600b      	str	r3, [r1, #0]
 8001686:	e006      	b.n	8001696 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001688:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <HAL_GPIO_Init+0x324>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	43db      	mvns	r3, r3
 8001690:	4909      	ldr	r1, [pc, #36]	; (80016b8 <HAL_GPIO_Init+0x324>)
 8001692:	4013      	ands	r3, r2
 8001694:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	3301      	adds	r3, #1
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a2:	fa22 f303 	lsr.w	r3, r2, r3
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f47f ae7e 	bne.w	80013a8 <HAL_GPIO_Init+0x14>
  }
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	372c      	adds	r7, #44	; 0x2c
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr
 80016b8:	40010400 	.word	0x40010400

080016bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	807b      	strh	r3, [r7, #2]
 80016c8:	4613      	mov	r3, r2
 80016ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016cc:	787b      	ldrb	r3, [r7, #1]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016d2:	887a      	ldrh	r2, [r7, #2]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016d8:	e003      	b.n	80016e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016da:	887b      	ldrh	r3, [r7, #2]
 80016dc:	041a      	lsls	r2, r3, #16
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	611a      	str	r2, [r3, #16]
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016fe:	887a      	ldrh	r2, [r7, #2]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4013      	ands	r3, r2
 8001704:	041a      	lsls	r2, r3, #16
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	43d9      	mvns	r1, r3
 800170a:	887b      	ldrh	r3, [r7, #2]
 800170c:	400b      	ands	r3, r1
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	611a      	str	r2, [r3, #16]
}
 8001714:	bf00      	nop
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
	...

08001720 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e272      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 8087 	beq.w	800184e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001740:	4b92      	ldr	r3, [pc, #584]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 030c 	and.w	r3, r3, #12
 8001748:	2b04      	cmp	r3, #4
 800174a:	d00c      	beq.n	8001766 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800174c:	4b8f      	ldr	r3, [pc, #572]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 030c 	and.w	r3, r3, #12
 8001754:	2b08      	cmp	r3, #8
 8001756:	d112      	bne.n	800177e <HAL_RCC_OscConfig+0x5e>
 8001758:	4b8c      	ldr	r3, [pc, #560]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001764:	d10b      	bne.n	800177e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001766:	4b89      	ldr	r3, [pc, #548]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d06c      	beq.n	800184c <HAL_RCC_OscConfig+0x12c>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d168      	bne.n	800184c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e24c      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001786:	d106      	bne.n	8001796 <HAL_RCC_OscConfig+0x76>
 8001788:	4b80      	ldr	r3, [pc, #512]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a7f      	ldr	r2, [pc, #508]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800178e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	e02e      	b.n	80017f4 <HAL_RCC_OscConfig+0xd4>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10c      	bne.n	80017b8 <HAL_RCC_OscConfig+0x98>
 800179e:	4b7b      	ldr	r3, [pc, #492]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a7a      	ldr	r2, [pc, #488]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017a8:	6013      	str	r3, [r2, #0]
 80017aa:	4b78      	ldr	r3, [pc, #480]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a77      	ldr	r2, [pc, #476]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e01d      	b.n	80017f4 <HAL_RCC_OscConfig+0xd4>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017c0:	d10c      	bne.n	80017dc <HAL_RCC_OscConfig+0xbc>
 80017c2:	4b72      	ldr	r3, [pc, #456]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a71      	ldr	r2, [pc, #452]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b6f      	ldr	r3, [pc, #444]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a6e      	ldr	r2, [pc, #440]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e00b      	b.n	80017f4 <HAL_RCC_OscConfig+0xd4>
 80017dc:	4b6b      	ldr	r3, [pc, #428]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a6a      	ldr	r2, [pc, #424]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b68      	ldr	r3, [pc, #416]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a67      	ldr	r2, [pc, #412]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80017ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d013      	beq.n	8001824 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fcdc 	bl	80011b8 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001804:	f7ff fcd8 	bl	80011b8 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b64      	cmp	r3, #100	; 0x64
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e200      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001816:	4b5d      	ldr	r3, [pc, #372]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0f0      	beq.n	8001804 <HAL_RCC_OscConfig+0xe4>
 8001822:	e014      	b.n	800184e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fcc8 	bl	80011b8 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fcc4 	bl	80011b8 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	; 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e1ec      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800183e:	4b53      	ldr	r3, [pc, #332]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x10c>
 800184a:	e000      	b.n	800184e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d063      	beq.n	8001922 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800185a:	4b4c      	ldr	r3, [pc, #304]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00b      	beq.n	800187e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001866:	4b49      	ldr	r3, [pc, #292]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 030c 	and.w	r3, r3, #12
 800186e:	2b08      	cmp	r3, #8
 8001870:	d11c      	bne.n	80018ac <HAL_RCC_OscConfig+0x18c>
 8001872:	4b46      	ldr	r3, [pc, #280]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d116      	bne.n	80018ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187e:	4b43      	ldr	r3, [pc, #268]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d005      	beq.n	8001896 <HAL_RCC_OscConfig+0x176>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d001      	beq.n	8001896 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e1c0      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001896:	4b3d      	ldr	r3, [pc, #244]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	4939      	ldr	r1, [pc, #228]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018aa:	e03a      	b.n	8001922 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d020      	beq.n	80018f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b4:	4b36      	ldr	r3, [pc, #216]	; (8001990 <HAL_RCC_OscConfig+0x270>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ba:	f7ff fc7d 	bl	80011b8 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fc79 	bl	80011b8 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e1a1      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e0:	4b2a      	ldr	r3, [pc, #168]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4927      	ldr	r1, [pc, #156]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e015      	b.n	8001922 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018f6:	4b26      	ldr	r3, [pc, #152]	; (8001990 <HAL_RCC_OscConfig+0x270>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fc5c 	bl	80011b8 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001904:	f7ff fc58 	bl	80011b8 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e180      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001916:	4b1d      	ldr	r3, [pc, #116]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d03a      	beq.n	80019a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d019      	beq.n	800196a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001936:	4b17      	ldr	r3, [pc, #92]	; (8001994 <HAL_RCC_OscConfig+0x274>)
 8001938:	2201      	movs	r2, #1
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7ff fc3c 	bl	80011b8 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fc38 	bl	80011b8 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e160      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001956:	4b0d      	ldr	r3, [pc, #52]	; (800198c <HAL_RCC_OscConfig+0x26c>)
 8001958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001962:	2001      	movs	r0, #1
 8001964:	f000 face 	bl	8001f04 <RCC_Delay>
 8001968:	e01c      	b.n	80019a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <HAL_RCC_OscConfig+0x274>)
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001970:	f7ff fc22 	bl	80011b8 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001976:	e00f      	b.n	8001998 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001978:	f7ff fc1e 	bl	80011b8 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d908      	bls.n	8001998 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e146      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	42420000 	.word	0x42420000
 8001994:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001998:	4b92      	ldr	r3, [pc, #584]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 800199a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1e9      	bne.n	8001978 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 80a6 	beq.w	8001afe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b2:	2300      	movs	r3, #0
 80019b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019b6:	4b8b      	ldr	r3, [pc, #556]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10d      	bne.n	80019de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	4b88      	ldr	r3, [pc, #544]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	4a87      	ldr	r2, [pc, #540]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019cc:	61d3      	str	r3, [r2, #28]
 80019ce:	4b85      	ldr	r3, [pc, #532]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019da:	2301      	movs	r3, #1
 80019dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019de:	4b82      	ldr	r3, [pc, #520]	; (8001be8 <HAL_RCC_OscConfig+0x4c8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d118      	bne.n	8001a1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ea:	4b7f      	ldr	r3, [pc, #508]	; (8001be8 <HAL_RCC_OscConfig+0x4c8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a7e      	ldr	r2, [pc, #504]	; (8001be8 <HAL_RCC_OscConfig+0x4c8>)
 80019f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019f6:	f7ff fbdf 	bl	80011b8 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019fe:	f7ff fbdb 	bl	80011b8 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b64      	cmp	r3, #100	; 0x64
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e103      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a10:	4b75      	ldr	r3, [pc, #468]	; (8001be8 <HAL_RCC_OscConfig+0x4c8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d106      	bne.n	8001a32 <HAL_RCC_OscConfig+0x312>
 8001a24:	4b6f      	ldr	r3, [pc, #444]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	4a6e      	ldr	r2, [pc, #440]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	6213      	str	r3, [r2, #32]
 8001a30:	e02d      	b.n	8001a8e <HAL_RCC_OscConfig+0x36e>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10c      	bne.n	8001a54 <HAL_RCC_OscConfig+0x334>
 8001a3a:	4b6a      	ldr	r3, [pc, #424]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a69      	ldr	r2, [pc, #420]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	4b67      	ldr	r3, [pc, #412]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	4a66      	ldr	r2, [pc, #408]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a4c:	f023 0304 	bic.w	r3, r3, #4
 8001a50:	6213      	str	r3, [r2, #32]
 8001a52:	e01c      	b.n	8001a8e <HAL_RCC_OscConfig+0x36e>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	2b05      	cmp	r3, #5
 8001a5a:	d10c      	bne.n	8001a76 <HAL_RCC_OscConfig+0x356>
 8001a5c:	4b61      	ldr	r3, [pc, #388]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4a60      	ldr	r2, [pc, #384]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6213      	str	r3, [r2, #32]
 8001a68:	4b5e      	ldr	r3, [pc, #376]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	4a5d      	ldr	r2, [pc, #372]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6213      	str	r3, [r2, #32]
 8001a74:	e00b      	b.n	8001a8e <HAL_RCC_OscConfig+0x36e>
 8001a76:	4b5b      	ldr	r3, [pc, #364]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	4a5a      	ldr	r2, [pc, #360]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a7c:	f023 0301 	bic.w	r3, r3, #1
 8001a80:	6213      	str	r3, [r2, #32]
 8001a82:	4b58      	ldr	r3, [pc, #352]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	6a1b      	ldr	r3, [r3, #32]
 8001a86:	4a57      	ldr	r2, [pc, #348]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001a88:	f023 0304 	bic.w	r3, r3, #4
 8001a8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d015      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a96:	f7ff fb8f 	bl	80011b8 <HAL_GetTick>
 8001a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a9c:	e00a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a9e:	f7ff fb8b 	bl	80011b8 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e0b1      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab4:	4b4b      	ldr	r3, [pc, #300]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0ee      	beq.n	8001a9e <HAL_RCC_OscConfig+0x37e>
 8001ac0:	e014      	b.n	8001aec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac2:	f7ff fb79 	bl	80011b8 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac8:	e00a      	b.n	8001ae0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aca:	f7ff fb75 	bl	80011b8 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e09b      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ae0:	4b40      	ldr	r3, [pc, #256]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1ee      	bne.n	8001aca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001aec:	7dfb      	ldrb	r3, [r7, #23]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d105      	bne.n	8001afe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001af2:	4b3c      	ldr	r3, [pc, #240]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a3b      	ldr	r2, [pc, #236]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001afc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 8087 	beq.w	8001c16 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b08:	4b36      	ldr	r3, [pc, #216]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 030c 	and.w	r3, r3, #12
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d061      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d146      	bne.n	8001baa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1c:	4b33      	ldr	r3, [pc, #204]	; (8001bec <HAL_RCC_OscConfig+0x4cc>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b22:	f7ff fb49 	bl	80011b8 <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2a:	f7ff fb45 	bl	80011b8 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e06d      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3c:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1f0      	bne.n	8001b2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a1b      	ldr	r3, [r3, #32]
 8001b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b50:	d108      	bne.n	8001b64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b52:	4b24      	ldr	r3, [pc, #144]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	4921      	ldr	r1, [pc, #132]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b60:	4313      	orrs	r3, r2
 8001b62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b64:	4b1f      	ldr	r3, [pc, #124]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a19      	ldr	r1, [r3, #32]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b74:	430b      	orrs	r3, r1
 8001b76:	491b      	ldr	r1, [pc, #108]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	; (8001bec <HAL_RCC_OscConfig+0x4cc>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b82:	f7ff fb19 	bl	80011b8 <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8a:	f7ff fb15 	bl	80011b8 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e03d      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b9c:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0x46a>
 8001ba8:	e035      	b.n	8001c16 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <HAL_RCC_OscConfig+0x4cc>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fb02 	bl	80011b8 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb8:	f7ff fafe 	bl	80011b8 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e026      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x498>
 8001bd6:	e01e      	b.n	8001c16 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d107      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e019      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40007000 	.word	0x40007000
 8001bec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <HAL_RCC_OscConfig+0x500>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d106      	bne.n	8001c12 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d001      	beq.n	8001c16 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000

08001c24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e0d0      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c38:	4b6a      	ldr	r3, [pc, #424]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0307 	and.w	r3, r3, #7
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d910      	bls.n	8001c68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c46:	4b67      	ldr	r3, [pc, #412]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f023 0207 	bic.w	r2, r3, #7
 8001c4e:	4965      	ldr	r1, [pc, #404]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c56:	4b63      	ldr	r3, [pc, #396]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0307 	and.w	r3, r3, #7
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d001      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e0b8      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0302 	and.w	r3, r3, #2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d020      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d005      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c80:	4b59      	ldr	r3, [pc, #356]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	4a58      	ldr	r2, [pc, #352]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c8a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c98:	4b53      	ldr	r3, [pc, #332]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a52      	ldr	r2, [pc, #328]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ca2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca4:	4b50      	ldr	r3, [pc, #320]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	494d      	ldr	r1, [pc, #308]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d040      	beq.n	8001d44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d107      	bne.n	8001cda <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cca:	4b47      	ldr	r3, [pc, #284]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d115      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e07f      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d107      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ce2:	4b41      	ldr	r3, [pc, #260]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d109      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e073      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf2:	4b3d      	ldr	r3, [pc, #244]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e06b      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d02:	4b39      	ldr	r3, [pc, #228]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f023 0203 	bic.w	r2, r3, #3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	4936      	ldr	r1, [pc, #216]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d14:	f7ff fa50 	bl	80011b8 <HAL_GetTick>
 8001d18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d1a:	e00a      	b.n	8001d32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d1c:	f7ff fa4c 	bl	80011b8 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e053      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d32:	4b2d      	ldr	r3, [pc, #180]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 020c 	and.w	r2, r3, #12
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d1eb      	bne.n	8001d1c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d44:	4b27      	ldr	r3, [pc, #156]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d210      	bcs.n	8001d74 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d52:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f023 0207 	bic.w	r2, r3, #7
 8001d5a:	4922      	ldr	r1, [pc, #136]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d62:	4b20      	ldr	r3, [pc, #128]	; (8001de4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d001      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e032      	b.n	8001dda <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d008      	beq.n	8001d92 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d80:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	4916      	ldr	r1, [pc, #88]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d009      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	490e      	ldr	r1, [pc, #56]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001db2:	f000 f821 	bl	8001df8 <HAL_RCC_GetSysClockFreq>
 8001db6:	4602      	mov	r2, r0
 8001db8:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	091b      	lsrs	r3, r3, #4
 8001dbe:	f003 030f 	and.w	r3, r3, #15
 8001dc2:	490a      	ldr	r1, [pc, #40]	; (8001dec <HAL_RCC_ClockConfig+0x1c8>)
 8001dc4:	5ccb      	ldrb	r3, [r1, r3]
 8001dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dca:	4a09      	ldr	r2, [pc, #36]	; (8001df0 <HAL_RCC_ClockConfig+0x1cc>)
 8001dcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001dce:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <HAL_RCC_ClockConfig+0x1d0>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff f9ae 	bl	8001134 <HAL_InitTick>

  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40022000 	.word	0x40022000
 8001de8:	40021000 	.word	0x40021000
 8001dec:	08004d48 	.word	0x08004d48
 8001df0:	20000000 	.word	0x20000000
 8001df4:	20000004 	.word	0x20000004

08001df8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b087      	sub	sp, #28
 8001dfc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	2300      	movs	r3, #0
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e12:	4b1e      	ldr	r3, [pc, #120]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x94>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
 8001e1e:	2b04      	cmp	r3, #4
 8001e20:	d002      	beq.n	8001e28 <HAL_RCC_GetSysClockFreq+0x30>
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d003      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x36>
 8001e26:	e027      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e28:	4b19      	ldr	r3, [pc, #100]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e2a:	613b      	str	r3, [r7, #16]
      break;
 8001e2c:	e027      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	0c9b      	lsrs	r3, r3, #18
 8001e32:	f003 030f 	and.w	r3, r3, #15
 8001e36:	4a17      	ldr	r2, [pc, #92]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e38:	5cd3      	ldrb	r3, [r2, r3]
 8001e3a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d010      	beq.n	8001e68 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e46:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x94>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	0c5b      	lsrs	r3, r3, #17
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	4a11      	ldr	r2, [pc, #68]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e52:	5cd3      	ldrb	r3, [r2, r3]
 8001e54:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a0d      	ldr	r2, [pc, #52]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e5a:	fb03 f202 	mul.w	r2, r3, r2
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	e004      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a0c      	ldr	r2, [pc, #48]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e6c:	fb02 f303 	mul.w	r3, r2, r3
 8001e70:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	613b      	str	r3, [r7, #16]
      break;
 8001e76:	e002      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e7a:	613b      	str	r3, [r7, #16]
      break;
 8001e7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e7e:	693b      	ldr	r3, [r7, #16]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	371c      	adds	r7, #28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	007a1200 	.word	0x007a1200
 8001e94:	08004d60 	.word	0x08004d60
 8001e98:	08004d70 	.word	0x08004d70
 8001e9c:	003d0900 	.word	0x003d0900

08001ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ea4:	4b02      	ldr	r3, [pc, #8]	; (8001eb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr
 8001eb0:	20000000 	.word	0x20000000

08001eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001eb8:	f7ff fff2 	bl	8001ea0 <HAL_RCC_GetHCLKFreq>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	4903      	ldr	r1, [pc, #12]	; (8001ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eca:	5ccb      	ldrb	r3, [r1, r3]
 8001ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	08004d58 	.word	0x08004d58

08001edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ee0:	f7ff ffde 	bl	8001ea0 <HAL_RCC_GetHCLKFreq>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	4b05      	ldr	r3, [pc, #20]	; (8001efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	0adb      	lsrs	r3, r3, #11
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	4903      	ldr	r1, [pc, #12]	; (8001f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ef2:	5ccb      	ldrb	r3, [r1, r3]
 8001ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40021000 	.word	0x40021000
 8001f00:	08004d58 	.word	0x08004d58

08001f04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <RCC_Delay+0x34>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0a      	ldr	r2, [pc, #40]	; (8001f3c <RCC_Delay+0x38>)
 8001f12:	fba2 2303 	umull	r2, r3, r2, r3
 8001f16:	0a5b      	lsrs	r3, r3, #9
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	fb02 f303 	mul.w	r3, r2, r3
 8001f1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f20:	bf00      	nop
  }
  while (Delay --);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	1e5a      	subs	r2, r3, #1
 8001f26:	60fa      	str	r2, [r7, #12]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d1f9      	bne.n	8001f20 <RCC_Delay+0x1c>
}
 8001f2c:	bf00      	nop
 8001f2e:	bf00      	nop
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	10624dd3 	.word	0x10624dd3

08001f40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e042      	b.n	8001fd8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d106      	bne.n	8001f6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7ff f85c 	bl	8001024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2224      	movs	r2, #36	; 0x24
 8001f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68da      	ldr	r2, [r3, #12]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 f9af 	bl	80022e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	691a      	ldr	r2, [r3, #16]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695a      	ldr	r2, [r3, #20]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08a      	sub	sp, #40	; 0x28
 8001fe4:	af02      	add	r7, sp, #8
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	4613      	mov	r3, r2
 8001fee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b20      	cmp	r3, #32
 8001ffe:	d16d      	bne.n	80020dc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d002      	beq.n	800200c <HAL_UART_Transmit+0x2c>
 8002006:	88fb      	ldrh	r3, [r7, #6]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e066      	b.n	80020de <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2221      	movs	r2, #33	; 0x21
 800201a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800201e:	f7ff f8cb 	bl	80011b8 <HAL_GetTick>
 8002022:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	88fa      	ldrh	r2, [r7, #6]
 8002028:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	88fa      	ldrh	r2, [r7, #6]
 800202e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002038:	d108      	bne.n	800204c <HAL_UART_Transmit+0x6c>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d104      	bne.n	800204c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002042:	2300      	movs	r3, #0
 8002044:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	e003      	b.n	8002054 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002050:	2300      	movs	r3, #0
 8002052:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002054:	e02a      	b.n	80020ac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2200      	movs	r2, #0
 800205e:	2180      	movs	r1, #128	; 0x80
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 f8d2 	bl	800220a <UART_WaitOnFlagUntilTimeout>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e036      	b.n	80020de <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d10b      	bne.n	800208e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	881b      	ldrh	r3, [r3, #0]
 800207a:	461a      	mov	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002084:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	3302      	adds	r3, #2
 800208a:	61bb      	str	r3, [r7, #24]
 800208c:	e007      	b.n	800209e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	781a      	ldrb	r2, [r3, #0]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	3301      	adds	r3, #1
 800209c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1cf      	bne.n	8002056 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2200      	movs	r2, #0
 80020be:	2140      	movs	r1, #64	; 0x40
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f000 f8a2 	bl	800220a <UART_WaitOnFlagUntilTimeout>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e006      	b.n	80020de <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2220      	movs	r2, #32
 80020d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	e000      	b.n	80020de <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80020dc:	2302      	movs	r3, #2
  }
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3720      	adds	r7, #32
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b08a      	sub	sp, #40	; 0x28
 80020ea:	af02      	add	r7, sp, #8
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	603b      	str	r3, [r7, #0]
 80020f2:	4613      	mov	r3, r2
 80020f4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b20      	cmp	r3, #32
 8002104:	d17c      	bne.n	8002200 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <HAL_UART_Receive+0x2c>
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e075      	b.n	8002202 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2222      	movs	r2, #34	; 0x22
 8002120:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2200      	movs	r2, #0
 8002128:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800212a:	f7ff f845 	bl	80011b8 <HAL_GetTick>
 800212e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	88fa      	ldrh	r2, [r7, #6]
 8002134:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	88fa      	ldrh	r2, [r7, #6]
 800213a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002144:	d108      	bne.n	8002158 <HAL_UART_Receive+0x72>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d104      	bne.n	8002158 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	e003      	b.n	8002160 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800215c:	2300      	movs	r3, #0
 800215e:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002160:	e043      	b.n	80021ea <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2200      	movs	r2, #0
 800216a:	2120      	movs	r1, #32
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 f84c 	bl	800220a <UART_WaitOnFlagUntilTimeout>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e042      	b.n	8002202 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10c      	bne.n	800219c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	b29b      	uxth	r3, r3
 800218a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800218e:	b29a      	uxth	r2, r3
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	3302      	adds	r3, #2
 8002198:	61bb      	str	r3, [r7, #24]
 800219a:	e01f      	b.n	80021dc <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021a4:	d007      	beq.n	80021b6 <HAL_UART_Receive+0xd0>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10a      	bne.n	80021c4 <HAL_UART_Receive+0xde>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d106      	bne.n	80021c4 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	701a      	strb	r2, [r3, #0]
 80021c2:	e008      	b.n	80021d6 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3301      	adds	r3, #1
 80021da:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	3b01      	subs	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1b6      	bne.n	8002162 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2220      	movs	r2, #32
 80021f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80021fc:	2300      	movs	r3, #0
 80021fe:	e000      	b.n	8002202 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002200:	2302      	movs	r3, #2
  }
}
 8002202:	4618      	mov	r0, r3
 8002204:	3720      	adds	r7, #32
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b090      	sub	sp, #64	; 0x40
 800220e:	af00      	add	r7, sp, #0
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800221a:	e050      	b.n	80022be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800221c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800221e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002222:	d04c      	beq.n	80022be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002224:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002226:	2b00      	cmp	r3, #0
 8002228:	d007      	beq.n	800223a <UART_WaitOnFlagUntilTimeout+0x30>
 800222a:	f7fe ffc5 	bl	80011b8 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002236:	429a      	cmp	r2, r3
 8002238:	d241      	bcs.n	80022be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	330c      	adds	r3, #12
 8002240:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002244:	e853 3f00 	ldrex	r3, [r3]
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800224a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002250:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	330c      	adds	r3, #12
 8002258:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800225a:	637a      	str	r2, [r7, #52]	; 0x34
 800225c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800225e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002260:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002262:	e841 2300 	strex	r3, r2, [r1]
 8002266:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1e5      	bne.n	800223a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	3314      	adds	r3, #20
 8002274:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	e853 3f00 	ldrex	r3, [r3]
 800227c:	613b      	str	r3, [r7, #16]
   return(result);
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	63bb      	str	r3, [r7, #56]	; 0x38
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	3314      	adds	r3, #20
 800228c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800228e:	623a      	str	r2, [r7, #32]
 8002290:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002292:	69f9      	ldr	r1, [r7, #28]
 8002294:	6a3a      	ldr	r2, [r7, #32]
 8002296:	e841 2300 	strex	r3, r2, [r1]
 800229a:	61bb      	str	r3, [r7, #24]
   return(result);
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1e5      	bne.n	800226e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2220      	movs	r2, #32
 80022a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2220      	movs	r2, #32
 80022ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e00f      	b.n	80022de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4013      	ands	r3, r2
 80022c8:	68ba      	ldr	r2, [r7, #8]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	bf0c      	ite	eq
 80022ce:	2301      	moveq	r3, #1
 80022d0:	2300      	movne	r3, #0
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	461a      	mov	r2, r3
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d09f      	beq.n	800221c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3740      	adds	r7, #64	; 0x40
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68da      	ldr	r2, [r3, #12]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	430a      	orrs	r2, r1
 8002304:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	4313      	orrs	r3, r2
 8002316:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002322:	f023 030c 	bic.w	r3, r3, #12
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	6812      	ldr	r2, [r2, #0]
 800232a:	68b9      	ldr	r1, [r7, #8]
 800232c:	430b      	orrs	r3, r1
 800232e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	699a      	ldr	r2, [r3, #24]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a2c      	ldr	r2, [pc, #176]	; (80023fc <UART_SetConfig+0x114>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d103      	bne.n	8002358 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002350:	f7ff fdc4 	bl	8001edc <HAL_RCC_GetPCLK2Freq>
 8002354:	60f8      	str	r0, [r7, #12]
 8002356:	e002      	b.n	800235e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002358:	f7ff fdac 	bl	8001eb4 <HAL_RCC_GetPCLK1Freq>
 800235c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	009a      	lsls	r2, r3, #2
 8002368:	441a      	add	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	fbb2 f3f3 	udiv	r3, r2, r3
 8002374:	4a22      	ldr	r2, [pc, #136]	; (8002400 <UART_SetConfig+0x118>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	0119      	lsls	r1, r3, #4
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	4613      	mov	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	009a      	lsls	r2, r3, #2
 8002388:	441a      	add	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	fbb2 f2f3 	udiv	r2, r2, r3
 8002394:	4b1a      	ldr	r3, [pc, #104]	; (8002400 <UART_SetConfig+0x118>)
 8002396:	fba3 0302 	umull	r0, r3, r3, r2
 800239a:	095b      	lsrs	r3, r3, #5
 800239c:	2064      	movs	r0, #100	; 0x64
 800239e:	fb00 f303 	mul.w	r3, r0, r3
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	011b      	lsls	r3, r3, #4
 80023a6:	3332      	adds	r3, #50	; 0x32
 80023a8:	4a15      	ldr	r2, [pc, #84]	; (8002400 <UART_SetConfig+0x118>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023b4:	4419      	add	r1, r3
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	4613      	mov	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4413      	add	r3, r2
 80023be:	009a      	lsls	r2, r3, #2
 80023c0:	441a      	add	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80023cc:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <UART_SetConfig+0x118>)
 80023ce:	fba3 0302 	umull	r0, r3, r3, r2
 80023d2:	095b      	lsrs	r3, r3, #5
 80023d4:	2064      	movs	r0, #100	; 0x64
 80023d6:	fb00 f303 	mul.w	r3, r0, r3
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	3332      	adds	r3, #50	; 0x32
 80023e0:	4a07      	ldr	r2, [pc, #28]	; (8002400 <UART_SetConfig+0x118>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	f003 020f 	and.w	r2, r3, #15
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	440a      	add	r2, r1
 80023f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80023f4:	bf00      	nop
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40013800 	.word	0x40013800
 8002400:	51eb851f 	.word	0x51eb851f

08002404 <__cvt>:
 8002404:	2b00      	cmp	r3, #0
 8002406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800240a:	461f      	mov	r7, r3
 800240c:	bfbb      	ittet	lt
 800240e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002412:	461f      	movlt	r7, r3
 8002414:	2300      	movge	r3, #0
 8002416:	232d      	movlt	r3, #45	; 0x2d
 8002418:	b088      	sub	sp, #32
 800241a:	4614      	mov	r4, r2
 800241c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800241e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002420:	7013      	strb	r3, [r2, #0]
 8002422:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002424:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002428:	f023 0820 	bic.w	r8, r3, #32
 800242c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002430:	d005      	beq.n	800243e <__cvt+0x3a>
 8002432:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002436:	d100      	bne.n	800243a <__cvt+0x36>
 8002438:	3501      	adds	r5, #1
 800243a:	2302      	movs	r3, #2
 800243c:	e000      	b.n	8002440 <__cvt+0x3c>
 800243e:	2303      	movs	r3, #3
 8002440:	aa07      	add	r2, sp, #28
 8002442:	9204      	str	r2, [sp, #16]
 8002444:	aa06      	add	r2, sp, #24
 8002446:	e9cd a202 	strd	sl, r2, [sp, #8]
 800244a:	e9cd 3500 	strd	r3, r5, [sp]
 800244e:	4622      	mov	r2, r4
 8002450:	463b      	mov	r3, r7
 8002452:	f000 fe41 	bl	80030d8 <_dtoa_r>
 8002456:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800245a:	4606      	mov	r6, r0
 800245c:	d102      	bne.n	8002464 <__cvt+0x60>
 800245e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002460:	07db      	lsls	r3, r3, #31
 8002462:	d522      	bpl.n	80024aa <__cvt+0xa6>
 8002464:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002468:	eb06 0905 	add.w	r9, r6, r5
 800246c:	d110      	bne.n	8002490 <__cvt+0x8c>
 800246e:	7833      	ldrb	r3, [r6, #0]
 8002470:	2b30      	cmp	r3, #48	; 0x30
 8002472:	d10a      	bne.n	800248a <__cvt+0x86>
 8002474:	2200      	movs	r2, #0
 8002476:	2300      	movs	r3, #0
 8002478:	4620      	mov	r0, r4
 800247a:	4639      	mov	r1, r7
 800247c:	f7fe fb00 	bl	8000a80 <__aeabi_dcmpeq>
 8002480:	b918      	cbnz	r0, 800248a <__cvt+0x86>
 8002482:	f1c5 0501 	rsb	r5, r5, #1
 8002486:	f8ca 5000 	str.w	r5, [sl]
 800248a:	f8da 3000 	ldr.w	r3, [sl]
 800248e:	4499      	add	r9, r3
 8002490:	2200      	movs	r2, #0
 8002492:	2300      	movs	r3, #0
 8002494:	4620      	mov	r0, r4
 8002496:	4639      	mov	r1, r7
 8002498:	f7fe faf2 	bl	8000a80 <__aeabi_dcmpeq>
 800249c:	b108      	cbz	r0, 80024a2 <__cvt+0x9e>
 800249e:	f8cd 901c 	str.w	r9, [sp, #28]
 80024a2:	2230      	movs	r2, #48	; 0x30
 80024a4:	9b07      	ldr	r3, [sp, #28]
 80024a6:	454b      	cmp	r3, r9
 80024a8:	d307      	bcc.n	80024ba <__cvt+0xb6>
 80024aa:	4630      	mov	r0, r6
 80024ac:	9b07      	ldr	r3, [sp, #28]
 80024ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80024b0:	1b9b      	subs	r3, r3, r6
 80024b2:	6013      	str	r3, [r2, #0]
 80024b4:	b008      	add	sp, #32
 80024b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ba:	1c59      	adds	r1, r3, #1
 80024bc:	9107      	str	r1, [sp, #28]
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	e7f0      	b.n	80024a4 <__cvt+0xa0>

080024c2 <__exponent>:
 80024c2:	4603      	mov	r3, r0
 80024c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80024c6:	2900      	cmp	r1, #0
 80024c8:	f803 2b02 	strb.w	r2, [r3], #2
 80024cc:	bfb6      	itet	lt
 80024ce:	222d      	movlt	r2, #45	; 0x2d
 80024d0:	222b      	movge	r2, #43	; 0x2b
 80024d2:	4249      	neglt	r1, r1
 80024d4:	2909      	cmp	r1, #9
 80024d6:	7042      	strb	r2, [r0, #1]
 80024d8:	dd2a      	ble.n	8002530 <__exponent+0x6e>
 80024da:	f10d 0207 	add.w	r2, sp, #7
 80024de:	4617      	mov	r7, r2
 80024e0:	260a      	movs	r6, #10
 80024e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80024e6:	4694      	mov	ip, r2
 80024e8:	fb06 1415 	mls	r4, r6, r5, r1
 80024ec:	3430      	adds	r4, #48	; 0x30
 80024ee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80024f2:	460c      	mov	r4, r1
 80024f4:	2c63      	cmp	r4, #99	; 0x63
 80024f6:	4629      	mov	r1, r5
 80024f8:	f102 32ff 	add.w	r2, r2, #4294967295
 80024fc:	dcf1      	bgt.n	80024e2 <__exponent+0x20>
 80024fe:	3130      	adds	r1, #48	; 0x30
 8002500:	f1ac 0402 	sub.w	r4, ip, #2
 8002504:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002508:	4622      	mov	r2, r4
 800250a:	1c41      	adds	r1, r0, #1
 800250c:	42ba      	cmp	r2, r7
 800250e:	d30a      	bcc.n	8002526 <__exponent+0x64>
 8002510:	f10d 0209 	add.w	r2, sp, #9
 8002514:	eba2 020c 	sub.w	r2, r2, ip
 8002518:	42bc      	cmp	r4, r7
 800251a:	bf88      	it	hi
 800251c:	2200      	movhi	r2, #0
 800251e:	4413      	add	r3, r2
 8002520:	1a18      	subs	r0, r3, r0
 8002522:	b003      	add	sp, #12
 8002524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002526:	f812 5b01 	ldrb.w	r5, [r2], #1
 800252a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800252e:	e7ed      	b.n	800250c <__exponent+0x4a>
 8002530:	2330      	movs	r3, #48	; 0x30
 8002532:	3130      	adds	r1, #48	; 0x30
 8002534:	7083      	strb	r3, [r0, #2]
 8002536:	70c1      	strb	r1, [r0, #3]
 8002538:	1d03      	adds	r3, r0, #4
 800253a:	e7f1      	b.n	8002520 <__exponent+0x5e>

0800253c <_printf_float>:
 800253c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002540:	b091      	sub	sp, #68	; 0x44
 8002542:	460c      	mov	r4, r1
 8002544:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002548:	4616      	mov	r6, r2
 800254a:	461f      	mov	r7, r3
 800254c:	4605      	mov	r5, r0
 800254e:	f000 fcb3 	bl	8002eb8 <_localeconv_r>
 8002552:	6803      	ldr	r3, [r0, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	9309      	str	r3, [sp, #36]	; 0x24
 8002558:	f7fd fe66 	bl	8000228 <strlen>
 800255c:	2300      	movs	r3, #0
 800255e:	930e      	str	r3, [sp, #56]	; 0x38
 8002560:	f8d8 3000 	ldr.w	r3, [r8]
 8002564:	900a      	str	r0, [sp, #40]	; 0x28
 8002566:	3307      	adds	r3, #7
 8002568:	f023 0307 	bic.w	r3, r3, #7
 800256c:	f103 0208 	add.w	r2, r3, #8
 8002570:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002574:	f8d4 b000 	ldr.w	fp, [r4]
 8002578:	f8c8 2000 	str.w	r2, [r8]
 800257c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8002580:	4652      	mov	r2, sl
 8002582:	4643      	mov	r3, r8
 8002584:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002588:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800258c:	930b      	str	r3, [sp, #44]	; 0x2c
 800258e:	f04f 32ff 	mov.w	r2, #4294967295
 8002592:	4650      	mov	r0, sl
 8002594:	4b9c      	ldr	r3, [pc, #624]	; (8002808 <_printf_float+0x2cc>)
 8002596:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002598:	f7fe faa4 	bl	8000ae4 <__aeabi_dcmpun>
 800259c:	bb70      	cbnz	r0, 80025fc <_printf_float+0xc0>
 800259e:	f04f 32ff 	mov.w	r2, #4294967295
 80025a2:	4650      	mov	r0, sl
 80025a4:	4b98      	ldr	r3, [pc, #608]	; (8002808 <_printf_float+0x2cc>)
 80025a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80025a8:	f7fe fa7e 	bl	8000aa8 <__aeabi_dcmple>
 80025ac:	bb30      	cbnz	r0, 80025fc <_printf_float+0xc0>
 80025ae:	2200      	movs	r2, #0
 80025b0:	2300      	movs	r3, #0
 80025b2:	4650      	mov	r0, sl
 80025b4:	4641      	mov	r1, r8
 80025b6:	f7fe fa6d 	bl	8000a94 <__aeabi_dcmplt>
 80025ba:	b110      	cbz	r0, 80025c2 <_printf_float+0x86>
 80025bc:	232d      	movs	r3, #45	; 0x2d
 80025be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025c2:	4a92      	ldr	r2, [pc, #584]	; (800280c <_printf_float+0x2d0>)
 80025c4:	4b92      	ldr	r3, [pc, #584]	; (8002810 <_printf_float+0x2d4>)
 80025c6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80025ca:	bf94      	ite	ls
 80025cc:	4690      	movls	r8, r2
 80025ce:	4698      	movhi	r8, r3
 80025d0:	2303      	movs	r3, #3
 80025d2:	f04f 0a00 	mov.w	sl, #0
 80025d6:	6123      	str	r3, [r4, #16]
 80025d8:	f02b 0304 	bic.w	r3, fp, #4
 80025dc:	6023      	str	r3, [r4, #0]
 80025de:	4633      	mov	r3, r6
 80025e0:	4621      	mov	r1, r4
 80025e2:	4628      	mov	r0, r5
 80025e4:	9700      	str	r7, [sp, #0]
 80025e6:	aa0f      	add	r2, sp, #60	; 0x3c
 80025e8:	f000 f9d6 	bl	8002998 <_printf_common>
 80025ec:	3001      	adds	r0, #1
 80025ee:	f040 8090 	bne.w	8002712 <_printf_float+0x1d6>
 80025f2:	f04f 30ff 	mov.w	r0, #4294967295
 80025f6:	b011      	add	sp, #68	; 0x44
 80025f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025fc:	4652      	mov	r2, sl
 80025fe:	4643      	mov	r3, r8
 8002600:	4650      	mov	r0, sl
 8002602:	4641      	mov	r1, r8
 8002604:	f7fe fa6e 	bl	8000ae4 <__aeabi_dcmpun>
 8002608:	b148      	cbz	r0, 800261e <_printf_float+0xe2>
 800260a:	f1b8 0f00 	cmp.w	r8, #0
 800260e:	bfb8      	it	lt
 8002610:	232d      	movlt	r3, #45	; 0x2d
 8002612:	4a80      	ldr	r2, [pc, #512]	; (8002814 <_printf_float+0x2d8>)
 8002614:	bfb8      	it	lt
 8002616:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800261a:	4b7f      	ldr	r3, [pc, #508]	; (8002818 <_printf_float+0x2dc>)
 800261c:	e7d3      	b.n	80025c6 <_printf_float+0x8a>
 800261e:	6863      	ldr	r3, [r4, #4]
 8002620:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002624:	1c5a      	adds	r2, r3, #1
 8002626:	d142      	bne.n	80026ae <_printf_float+0x172>
 8002628:	2306      	movs	r3, #6
 800262a:	6063      	str	r3, [r4, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	9206      	str	r2, [sp, #24]
 8002630:	aa0e      	add	r2, sp, #56	; 0x38
 8002632:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002636:	aa0d      	add	r2, sp, #52	; 0x34
 8002638:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800263c:	9203      	str	r2, [sp, #12]
 800263e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002642:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002646:	6023      	str	r3, [r4, #0]
 8002648:	6863      	ldr	r3, [r4, #4]
 800264a:	4652      	mov	r2, sl
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4628      	mov	r0, r5
 8002650:	4643      	mov	r3, r8
 8002652:	910b      	str	r1, [sp, #44]	; 0x2c
 8002654:	f7ff fed6 	bl	8002404 <__cvt>
 8002658:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800265a:	4680      	mov	r8, r0
 800265c:	2947      	cmp	r1, #71	; 0x47
 800265e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002660:	d108      	bne.n	8002674 <_printf_float+0x138>
 8002662:	1cc8      	adds	r0, r1, #3
 8002664:	db02      	blt.n	800266c <_printf_float+0x130>
 8002666:	6863      	ldr	r3, [r4, #4]
 8002668:	4299      	cmp	r1, r3
 800266a:	dd40      	ble.n	80026ee <_printf_float+0x1b2>
 800266c:	f1a9 0902 	sub.w	r9, r9, #2
 8002670:	fa5f f989 	uxtb.w	r9, r9
 8002674:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002678:	d81f      	bhi.n	80026ba <_printf_float+0x17e>
 800267a:	464a      	mov	r2, r9
 800267c:	3901      	subs	r1, #1
 800267e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002682:	910d      	str	r1, [sp, #52]	; 0x34
 8002684:	f7ff ff1d 	bl	80024c2 <__exponent>
 8002688:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800268a:	4682      	mov	sl, r0
 800268c:	1813      	adds	r3, r2, r0
 800268e:	2a01      	cmp	r2, #1
 8002690:	6123      	str	r3, [r4, #16]
 8002692:	dc02      	bgt.n	800269a <_printf_float+0x15e>
 8002694:	6822      	ldr	r2, [r4, #0]
 8002696:	07d2      	lsls	r2, r2, #31
 8002698:	d501      	bpl.n	800269e <_printf_float+0x162>
 800269a:	3301      	adds	r3, #1
 800269c:	6123      	str	r3, [r4, #16]
 800269e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d09b      	beq.n	80025de <_printf_float+0xa2>
 80026a6:	232d      	movs	r3, #45	; 0x2d
 80026a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026ac:	e797      	b.n	80025de <_printf_float+0xa2>
 80026ae:	2947      	cmp	r1, #71	; 0x47
 80026b0:	d1bc      	bne.n	800262c <_printf_float+0xf0>
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1ba      	bne.n	800262c <_printf_float+0xf0>
 80026b6:	2301      	movs	r3, #1
 80026b8:	e7b7      	b.n	800262a <_printf_float+0xee>
 80026ba:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80026be:	d118      	bne.n	80026f2 <_printf_float+0x1b6>
 80026c0:	2900      	cmp	r1, #0
 80026c2:	6863      	ldr	r3, [r4, #4]
 80026c4:	dd0b      	ble.n	80026de <_printf_float+0x1a2>
 80026c6:	6121      	str	r1, [r4, #16]
 80026c8:	b913      	cbnz	r3, 80026d0 <_printf_float+0x194>
 80026ca:	6822      	ldr	r2, [r4, #0]
 80026cc:	07d0      	lsls	r0, r2, #31
 80026ce:	d502      	bpl.n	80026d6 <_printf_float+0x19a>
 80026d0:	3301      	adds	r3, #1
 80026d2:	440b      	add	r3, r1
 80026d4:	6123      	str	r3, [r4, #16]
 80026d6:	f04f 0a00 	mov.w	sl, #0
 80026da:	65a1      	str	r1, [r4, #88]	; 0x58
 80026dc:	e7df      	b.n	800269e <_printf_float+0x162>
 80026de:	b913      	cbnz	r3, 80026e6 <_printf_float+0x1aa>
 80026e0:	6822      	ldr	r2, [r4, #0]
 80026e2:	07d2      	lsls	r2, r2, #31
 80026e4:	d501      	bpl.n	80026ea <_printf_float+0x1ae>
 80026e6:	3302      	adds	r3, #2
 80026e8:	e7f4      	b.n	80026d4 <_printf_float+0x198>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e7f2      	b.n	80026d4 <_printf_float+0x198>
 80026ee:	f04f 0967 	mov.w	r9, #103	; 0x67
 80026f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80026f4:	4299      	cmp	r1, r3
 80026f6:	db05      	blt.n	8002704 <_printf_float+0x1c8>
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	6121      	str	r1, [r4, #16]
 80026fc:	07d8      	lsls	r0, r3, #31
 80026fe:	d5ea      	bpl.n	80026d6 <_printf_float+0x19a>
 8002700:	1c4b      	adds	r3, r1, #1
 8002702:	e7e7      	b.n	80026d4 <_printf_float+0x198>
 8002704:	2900      	cmp	r1, #0
 8002706:	bfcc      	ite	gt
 8002708:	2201      	movgt	r2, #1
 800270a:	f1c1 0202 	rsble	r2, r1, #2
 800270e:	4413      	add	r3, r2
 8002710:	e7e0      	b.n	80026d4 <_printf_float+0x198>
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	055a      	lsls	r2, r3, #21
 8002716:	d407      	bmi.n	8002728 <_printf_float+0x1ec>
 8002718:	6923      	ldr	r3, [r4, #16]
 800271a:	4642      	mov	r2, r8
 800271c:	4631      	mov	r1, r6
 800271e:	4628      	mov	r0, r5
 8002720:	47b8      	blx	r7
 8002722:	3001      	adds	r0, #1
 8002724:	d12b      	bne.n	800277e <_printf_float+0x242>
 8002726:	e764      	b.n	80025f2 <_printf_float+0xb6>
 8002728:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800272c:	f240 80dd 	bls.w	80028ea <_printf_float+0x3ae>
 8002730:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002734:	2200      	movs	r2, #0
 8002736:	2300      	movs	r3, #0
 8002738:	f7fe f9a2 	bl	8000a80 <__aeabi_dcmpeq>
 800273c:	2800      	cmp	r0, #0
 800273e:	d033      	beq.n	80027a8 <_printf_float+0x26c>
 8002740:	2301      	movs	r3, #1
 8002742:	4631      	mov	r1, r6
 8002744:	4628      	mov	r0, r5
 8002746:	4a35      	ldr	r2, [pc, #212]	; (800281c <_printf_float+0x2e0>)
 8002748:	47b8      	blx	r7
 800274a:	3001      	adds	r0, #1
 800274c:	f43f af51 	beq.w	80025f2 <_printf_float+0xb6>
 8002750:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002754:	429a      	cmp	r2, r3
 8002756:	db02      	blt.n	800275e <_printf_float+0x222>
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	07d8      	lsls	r0, r3, #31
 800275c:	d50f      	bpl.n	800277e <_printf_float+0x242>
 800275e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002762:	4631      	mov	r1, r6
 8002764:	4628      	mov	r0, r5
 8002766:	47b8      	blx	r7
 8002768:	3001      	adds	r0, #1
 800276a:	f43f af42 	beq.w	80025f2 <_printf_float+0xb6>
 800276e:	f04f 0800 	mov.w	r8, #0
 8002772:	f104 091a 	add.w	r9, r4, #26
 8002776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002778:	3b01      	subs	r3, #1
 800277a:	4543      	cmp	r3, r8
 800277c:	dc09      	bgt.n	8002792 <_printf_float+0x256>
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	079b      	lsls	r3, r3, #30
 8002782:	f100 8104 	bmi.w	800298e <_printf_float+0x452>
 8002786:	68e0      	ldr	r0, [r4, #12]
 8002788:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800278a:	4298      	cmp	r0, r3
 800278c:	bfb8      	it	lt
 800278e:	4618      	movlt	r0, r3
 8002790:	e731      	b.n	80025f6 <_printf_float+0xba>
 8002792:	2301      	movs	r3, #1
 8002794:	464a      	mov	r2, r9
 8002796:	4631      	mov	r1, r6
 8002798:	4628      	mov	r0, r5
 800279a:	47b8      	blx	r7
 800279c:	3001      	adds	r0, #1
 800279e:	f43f af28 	beq.w	80025f2 <_printf_float+0xb6>
 80027a2:	f108 0801 	add.w	r8, r8, #1
 80027a6:	e7e6      	b.n	8002776 <_printf_float+0x23a>
 80027a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	dc38      	bgt.n	8002820 <_printf_float+0x2e4>
 80027ae:	2301      	movs	r3, #1
 80027b0:	4631      	mov	r1, r6
 80027b2:	4628      	mov	r0, r5
 80027b4:	4a19      	ldr	r2, [pc, #100]	; (800281c <_printf_float+0x2e0>)
 80027b6:	47b8      	blx	r7
 80027b8:	3001      	adds	r0, #1
 80027ba:	f43f af1a 	beq.w	80025f2 <_printf_float+0xb6>
 80027be:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80027c2:	4313      	orrs	r3, r2
 80027c4:	d102      	bne.n	80027cc <_printf_float+0x290>
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	07d9      	lsls	r1, r3, #31
 80027ca:	d5d8      	bpl.n	800277e <_printf_float+0x242>
 80027cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80027d0:	4631      	mov	r1, r6
 80027d2:	4628      	mov	r0, r5
 80027d4:	47b8      	blx	r7
 80027d6:	3001      	adds	r0, #1
 80027d8:	f43f af0b 	beq.w	80025f2 <_printf_float+0xb6>
 80027dc:	f04f 0900 	mov.w	r9, #0
 80027e0:	f104 0a1a 	add.w	sl, r4, #26
 80027e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80027e6:	425b      	negs	r3, r3
 80027e8:	454b      	cmp	r3, r9
 80027ea:	dc01      	bgt.n	80027f0 <_printf_float+0x2b4>
 80027ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80027ee:	e794      	b.n	800271a <_printf_float+0x1de>
 80027f0:	2301      	movs	r3, #1
 80027f2:	4652      	mov	r2, sl
 80027f4:	4631      	mov	r1, r6
 80027f6:	4628      	mov	r0, r5
 80027f8:	47b8      	blx	r7
 80027fa:	3001      	adds	r0, #1
 80027fc:	f43f aef9 	beq.w	80025f2 <_printf_float+0xb6>
 8002800:	f109 0901 	add.w	r9, r9, #1
 8002804:	e7ee      	b.n	80027e4 <_printf_float+0x2a8>
 8002806:	bf00      	nop
 8002808:	7fefffff 	.word	0x7fefffff
 800280c:	08004d72 	.word	0x08004d72
 8002810:	08004d76 	.word	0x08004d76
 8002814:	08004d7a 	.word	0x08004d7a
 8002818:	08004d7e 	.word	0x08004d7e
 800281c:	08004d82 	.word	0x08004d82
 8002820:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002822:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002824:	429a      	cmp	r2, r3
 8002826:	bfa8      	it	ge
 8002828:	461a      	movge	r2, r3
 800282a:	2a00      	cmp	r2, #0
 800282c:	4691      	mov	r9, r2
 800282e:	dc37      	bgt.n	80028a0 <_printf_float+0x364>
 8002830:	f04f 0b00 	mov.w	fp, #0
 8002834:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002838:	f104 021a 	add.w	r2, r4, #26
 800283c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002840:	ebaa 0309 	sub.w	r3, sl, r9
 8002844:	455b      	cmp	r3, fp
 8002846:	dc33      	bgt.n	80028b0 <_printf_float+0x374>
 8002848:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800284c:	429a      	cmp	r2, r3
 800284e:	db3b      	blt.n	80028c8 <_printf_float+0x38c>
 8002850:	6823      	ldr	r3, [r4, #0]
 8002852:	07da      	lsls	r2, r3, #31
 8002854:	d438      	bmi.n	80028c8 <_printf_float+0x38c>
 8002856:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800285a:	eba2 0903 	sub.w	r9, r2, r3
 800285e:	eba2 020a 	sub.w	r2, r2, sl
 8002862:	4591      	cmp	r9, r2
 8002864:	bfa8      	it	ge
 8002866:	4691      	movge	r9, r2
 8002868:	f1b9 0f00 	cmp.w	r9, #0
 800286c:	dc34      	bgt.n	80028d8 <_printf_float+0x39c>
 800286e:	f04f 0800 	mov.w	r8, #0
 8002872:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002876:	f104 0a1a 	add.w	sl, r4, #26
 800287a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800287e:	1a9b      	subs	r3, r3, r2
 8002880:	eba3 0309 	sub.w	r3, r3, r9
 8002884:	4543      	cmp	r3, r8
 8002886:	f77f af7a 	ble.w	800277e <_printf_float+0x242>
 800288a:	2301      	movs	r3, #1
 800288c:	4652      	mov	r2, sl
 800288e:	4631      	mov	r1, r6
 8002890:	4628      	mov	r0, r5
 8002892:	47b8      	blx	r7
 8002894:	3001      	adds	r0, #1
 8002896:	f43f aeac 	beq.w	80025f2 <_printf_float+0xb6>
 800289a:	f108 0801 	add.w	r8, r8, #1
 800289e:	e7ec      	b.n	800287a <_printf_float+0x33e>
 80028a0:	4613      	mov	r3, r2
 80028a2:	4631      	mov	r1, r6
 80028a4:	4642      	mov	r2, r8
 80028a6:	4628      	mov	r0, r5
 80028a8:	47b8      	blx	r7
 80028aa:	3001      	adds	r0, #1
 80028ac:	d1c0      	bne.n	8002830 <_printf_float+0x2f4>
 80028ae:	e6a0      	b.n	80025f2 <_printf_float+0xb6>
 80028b0:	2301      	movs	r3, #1
 80028b2:	4631      	mov	r1, r6
 80028b4:	4628      	mov	r0, r5
 80028b6:	920b      	str	r2, [sp, #44]	; 0x2c
 80028b8:	47b8      	blx	r7
 80028ba:	3001      	adds	r0, #1
 80028bc:	f43f ae99 	beq.w	80025f2 <_printf_float+0xb6>
 80028c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80028c2:	f10b 0b01 	add.w	fp, fp, #1
 80028c6:	e7b9      	b.n	800283c <_printf_float+0x300>
 80028c8:	4631      	mov	r1, r6
 80028ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80028ce:	4628      	mov	r0, r5
 80028d0:	47b8      	blx	r7
 80028d2:	3001      	adds	r0, #1
 80028d4:	d1bf      	bne.n	8002856 <_printf_float+0x31a>
 80028d6:	e68c      	b.n	80025f2 <_printf_float+0xb6>
 80028d8:	464b      	mov	r3, r9
 80028da:	4631      	mov	r1, r6
 80028dc:	4628      	mov	r0, r5
 80028de:	eb08 020a 	add.w	r2, r8, sl
 80028e2:	47b8      	blx	r7
 80028e4:	3001      	adds	r0, #1
 80028e6:	d1c2      	bne.n	800286e <_printf_float+0x332>
 80028e8:	e683      	b.n	80025f2 <_printf_float+0xb6>
 80028ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80028ec:	2a01      	cmp	r2, #1
 80028ee:	dc01      	bgt.n	80028f4 <_printf_float+0x3b8>
 80028f0:	07db      	lsls	r3, r3, #31
 80028f2:	d539      	bpl.n	8002968 <_printf_float+0x42c>
 80028f4:	2301      	movs	r3, #1
 80028f6:	4642      	mov	r2, r8
 80028f8:	4631      	mov	r1, r6
 80028fa:	4628      	mov	r0, r5
 80028fc:	47b8      	blx	r7
 80028fe:	3001      	adds	r0, #1
 8002900:	f43f ae77 	beq.w	80025f2 <_printf_float+0xb6>
 8002904:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002908:	4631      	mov	r1, r6
 800290a:	4628      	mov	r0, r5
 800290c:	47b8      	blx	r7
 800290e:	3001      	adds	r0, #1
 8002910:	f43f ae6f 	beq.w	80025f2 <_printf_float+0xb6>
 8002914:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002918:	2200      	movs	r2, #0
 800291a:	2300      	movs	r3, #0
 800291c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8002920:	f7fe f8ae 	bl	8000a80 <__aeabi_dcmpeq>
 8002924:	b9d8      	cbnz	r0, 800295e <_printf_float+0x422>
 8002926:	f109 33ff 	add.w	r3, r9, #4294967295
 800292a:	f108 0201 	add.w	r2, r8, #1
 800292e:	4631      	mov	r1, r6
 8002930:	4628      	mov	r0, r5
 8002932:	47b8      	blx	r7
 8002934:	3001      	adds	r0, #1
 8002936:	d10e      	bne.n	8002956 <_printf_float+0x41a>
 8002938:	e65b      	b.n	80025f2 <_printf_float+0xb6>
 800293a:	2301      	movs	r3, #1
 800293c:	464a      	mov	r2, r9
 800293e:	4631      	mov	r1, r6
 8002940:	4628      	mov	r0, r5
 8002942:	47b8      	blx	r7
 8002944:	3001      	adds	r0, #1
 8002946:	f43f ae54 	beq.w	80025f2 <_printf_float+0xb6>
 800294a:	f108 0801 	add.w	r8, r8, #1
 800294e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002950:	3b01      	subs	r3, #1
 8002952:	4543      	cmp	r3, r8
 8002954:	dcf1      	bgt.n	800293a <_printf_float+0x3fe>
 8002956:	4653      	mov	r3, sl
 8002958:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800295c:	e6de      	b.n	800271c <_printf_float+0x1e0>
 800295e:	f04f 0800 	mov.w	r8, #0
 8002962:	f104 091a 	add.w	r9, r4, #26
 8002966:	e7f2      	b.n	800294e <_printf_float+0x412>
 8002968:	2301      	movs	r3, #1
 800296a:	4642      	mov	r2, r8
 800296c:	e7df      	b.n	800292e <_printf_float+0x3f2>
 800296e:	2301      	movs	r3, #1
 8002970:	464a      	mov	r2, r9
 8002972:	4631      	mov	r1, r6
 8002974:	4628      	mov	r0, r5
 8002976:	47b8      	blx	r7
 8002978:	3001      	adds	r0, #1
 800297a:	f43f ae3a 	beq.w	80025f2 <_printf_float+0xb6>
 800297e:	f108 0801 	add.w	r8, r8, #1
 8002982:	68e3      	ldr	r3, [r4, #12]
 8002984:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002986:	1a5b      	subs	r3, r3, r1
 8002988:	4543      	cmp	r3, r8
 800298a:	dcf0      	bgt.n	800296e <_printf_float+0x432>
 800298c:	e6fb      	b.n	8002786 <_printf_float+0x24a>
 800298e:	f04f 0800 	mov.w	r8, #0
 8002992:	f104 0919 	add.w	r9, r4, #25
 8002996:	e7f4      	b.n	8002982 <_printf_float+0x446>

08002998 <_printf_common>:
 8002998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800299c:	4616      	mov	r6, r2
 800299e:	4699      	mov	r9, r3
 80029a0:	688a      	ldr	r2, [r1, #8]
 80029a2:	690b      	ldr	r3, [r1, #16]
 80029a4:	4607      	mov	r7, r0
 80029a6:	4293      	cmp	r3, r2
 80029a8:	bfb8      	it	lt
 80029aa:	4613      	movlt	r3, r2
 80029ac:	6033      	str	r3, [r6, #0]
 80029ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029b2:	460c      	mov	r4, r1
 80029b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029b8:	b10a      	cbz	r2, 80029be <_printf_common+0x26>
 80029ba:	3301      	adds	r3, #1
 80029bc:	6033      	str	r3, [r6, #0]
 80029be:	6823      	ldr	r3, [r4, #0]
 80029c0:	0699      	lsls	r1, r3, #26
 80029c2:	bf42      	ittt	mi
 80029c4:	6833      	ldrmi	r3, [r6, #0]
 80029c6:	3302      	addmi	r3, #2
 80029c8:	6033      	strmi	r3, [r6, #0]
 80029ca:	6825      	ldr	r5, [r4, #0]
 80029cc:	f015 0506 	ands.w	r5, r5, #6
 80029d0:	d106      	bne.n	80029e0 <_printf_common+0x48>
 80029d2:	f104 0a19 	add.w	sl, r4, #25
 80029d6:	68e3      	ldr	r3, [r4, #12]
 80029d8:	6832      	ldr	r2, [r6, #0]
 80029da:	1a9b      	subs	r3, r3, r2
 80029dc:	42ab      	cmp	r3, r5
 80029de:	dc2b      	bgt.n	8002a38 <_printf_common+0xa0>
 80029e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029e4:	1e13      	subs	r3, r2, #0
 80029e6:	6822      	ldr	r2, [r4, #0]
 80029e8:	bf18      	it	ne
 80029ea:	2301      	movne	r3, #1
 80029ec:	0692      	lsls	r2, r2, #26
 80029ee:	d430      	bmi.n	8002a52 <_printf_common+0xba>
 80029f0:	4649      	mov	r1, r9
 80029f2:	4638      	mov	r0, r7
 80029f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029f8:	47c0      	blx	r8
 80029fa:	3001      	adds	r0, #1
 80029fc:	d023      	beq.n	8002a46 <_printf_common+0xae>
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	6922      	ldr	r2, [r4, #16]
 8002a02:	f003 0306 	and.w	r3, r3, #6
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	bf14      	ite	ne
 8002a0a:	2500      	movne	r5, #0
 8002a0c:	6833      	ldreq	r3, [r6, #0]
 8002a0e:	f04f 0600 	mov.w	r6, #0
 8002a12:	bf08      	it	eq
 8002a14:	68e5      	ldreq	r5, [r4, #12]
 8002a16:	f104 041a 	add.w	r4, r4, #26
 8002a1a:	bf08      	it	eq
 8002a1c:	1aed      	subeq	r5, r5, r3
 8002a1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002a22:	bf08      	it	eq
 8002a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	bfc4      	itt	gt
 8002a2c:	1a9b      	subgt	r3, r3, r2
 8002a2e:	18ed      	addgt	r5, r5, r3
 8002a30:	42b5      	cmp	r5, r6
 8002a32:	d11a      	bne.n	8002a6a <_printf_common+0xd2>
 8002a34:	2000      	movs	r0, #0
 8002a36:	e008      	b.n	8002a4a <_printf_common+0xb2>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	4652      	mov	r2, sl
 8002a3c:	4649      	mov	r1, r9
 8002a3e:	4638      	mov	r0, r7
 8002a40:	47c0      	blx	r8
 8002a42:	3001      	adds	r0, #1
 8002a44:	d103      	bne.n	8002a4e <_printf_common+0xb6>
 8002a46:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a4e:	3501      	adds	r5, #1
 8002a50:	e7c1      	b.n	80029d6 <_printf_common+0x3e>
 8002a52:	2030      	movs	r0, #48	; 0x30
 8002a54:	18e1      	adds	r1, r4, r3
 8002a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a60:	4422      	add	r2, r4
 8002a62:	3302      	adds	r3, #2
 8002a64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a68:	e7c2      	b.n	80029f0 <_printf_common+0x58>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	4622      	mov	r2, r4
 8002a6e:	4649      	mov	r1, r9
 8002a70:	4638      	mov	r0, r7
 8002a72:	47c0      	blx	r8
 8002a74:	3001      	adds	r0, #1
 8002a76:	d0e6      	beq.n	8002a46 <_printf_common+0xae>
 8002a78:	3601      	adds	r6, #1
 8002a7a:	e7d9      	b.n	8002a30 <_printf_common+0x98>

08002a7c <_printf_i>:
 8002a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a80:	7e0f      	ldrb	r7, [r1, #24]
 8002a82:	4691      	mov	r9, r2
 8002a84:	2f78      	cmp	r7, #120	; 0x78
 8002a86:	4680      	mov	r8, r0
 8002a88:	460c      	mov	r4, r1
 8002a8a:	469a      	mov	sl, r3
 8002a8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a92:	d807      	bhi.n	8002aa4 <_printf_i+0x28>
 8002a94:	2f62      	cmp	r7, #98	; 0x62
 8002a96:	d80a      	bhi.n	8002aae <_printf_i+0x32>
 8002a98:	2f00      	cmp	r7, #0
 8002a9a:	f000 80d5 	beq.w	8002c48 <_printf_i+0x1cc>
 8002a9e:	2f58      	cmp	r7, #88	; 0x58
 8002aa0:	f000 80c1 	beq.w	8002c26 <_printf_i+0x1aa>
 8002aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002aac:	e03a      	b.n	8002b24 <_printf_i+0xa8>
 8002aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ab2:	2b15      	cmp	r3, #21
 8002ab4:	d8f6      	bhi.n	8002aa4 <_printf_i+0x28>
 8002ab6:	a101      	add	r1, pc, #4	; (adr r1, 8002abc <_printf_i+0x40>)
 8002ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002abc:	08002b15 	.word	0x08002b15
 8002ac0:	08002b29 	.word	0x08002b29
 8002ac4:	08002aa5 	.word	0x08002aa5
 8002ac8:	08002aa5 	.word	0x08002aa5
 8002acc:	08002aa5 	.word	0x08002aa5
 8002ad0:	08002aa5 	.word	0x08002aa5
 8002ad4:	08002b29 	.word	0x08002b29
 8002ad8:	08002aa5 	.word	0x08002aa5
 8002adc:	08002aa5 	.word	0x08002aa5
 8002ae0:	08002aa5 	.word	0x08002aa5
 8002ae4:	08002aa5 	.word	0x08002aa5
 8002ae8:	08002c2f 	.word	0x08002c2f
 8002aec:	08002b55 	.word	0x08002b55
 8002af0:	08002be9 	.word	0x08002be9
 8002af4:	08002aa5 	.word	0x08002aa5
 8002af8:	08002aa5 	.word	0x08002aa5
 8002afc:	08002c51 	.word	0x08002c51
 8002b00:	08002aa5 	.word	0x08002aa5
 8002b04:	08002b55 	.word	0x08002b55
 8002b08:	08002aa5 	.word	0x08002aa5
 8002b0c:	08002aa5 	.word	0x08002aa5
 8002b10:	08002bf1 	.word	0x08002bf1
 8002b14:	682b      	ldr	r3, [r5, #0]
 8002b16:	1d1a      	adds	r2, r3, #4
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	602a      	str	r2, [r5, #0]
 8002b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0a0      	b.n	8002c6a <_printf_i+0x1ee>
 8002b28:	6820      	ldr	r0, [r4, #0]
 8002b2a:	682b      	ldr	r3, [r5, #0]
 8002b2c:	0607      	lsls	r7, r0, #24
 8002b2e:	f103 0104 	add.w	r1, r3, #4
 8002b32:	6029      	str	r1, [r5, #0]
 8002b34:	d501      	bpl.n	8002b3a <_printf_i+0xbe>
 8002b36:	681e      	ldr	r6, [r3, #0]
 8002b38:	e003      	b.n	8002b42 <_printf_i+0xc6>
 8002b3a:	0646      	lsls	r6, r0, #25
 8002b3c:	d5fb      	bpl.n	8002b36 <_printf_i+0xba>
 8002b3e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002b42:	2e00      	cmp	r6, #0
 8002b44:	da03      	bge.n	8002b4e <_printf_i+0xd2>
 8002b46:	232d      	movs	r3, #45	; 0x2d
 8002b48:	4276      	negs	r6, r6
 8002b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b4e:	230a      	movs	r3, #10
 8002b50:	4859      	ldr	r0, [pc, #356]	; (8002cb8 <_printf_i+0x23c>)
 8002b52:	e012      	b.n	8002b7a <_printf_i+0xfe>
 8002b54:	682b      	ldr	r3, [r5, #0]
 8002b56:	6820      	ldr	r0, [r4, #0]
 8002b58:	1d19      	adds	r1, r3, #4
 8002b5a:	6029      	str	r1, [r5, #0]
 8002b5c:	0605      	lsls	r5, r0, #24
 8002b5e:	d501      	bpl.n	8002b64 <_printf_i+0xe8>
 8002b60:	681e      	ldr	r6, [r3, #0]
 8002b62:	e002      	b.n	8002b6a <_printf_i+0xee>
 8002b64:	0641      	lsls	r1, r0, #25
 8002b66:	d5fb      	bpl.n	8002b60 <_printf_i+0xe4>
 8002b68:	881e      	ldrh	r6, [r3, #0]
 8002b6a:	2f6f      	cmp	r7, #111	; 0x6f
 8002b6c:	bf0c      	ite	eq
 8002b6e:	2308      	moveq	r3, #8
 8002b70:	230a      	movne	r3, #10
 8002b72:	4851      	ldr	r0, [pc, #324]	; (8002cb8 <_printf_i+0x23c>)
 8002b74:	2100      	movs	r1, #0
 8002b76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b7a:	6865      	ldr	r5, [r4, #4]
 8002b7c:	2d00      	cmp	r5, #0
 8002b7e:	bfa8      	it	ge
 8002b80:	6821      	ldrge	r1, [r4, #0]
 8002b82:	60a5      	str	r5, [r4, #8]
 8002b84:	bfa4      	itt	ge
 8002b86:	f021 0104 	bicge.w	r1, r1, #4
 8002b8a:	6021      	strge	r1, [r4, #0]
 8002b8c:	b90e      	cbnz	r6, 8002b92 <_printf_i+0x116>
 8002b8e:	2d00      	cmp	r5, #0
 8002b90:	d04b      	beq.n	8002c2a <_printf_i+0x1ae>
 8002b92:	4615      	mov	r5, r2
 8002b94:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b98:	fb03 6711 	mls	r7, r3, r1, r6
 8002b9c:	5dc7      	ldrb	r7, [r0, r7]
 8002b9e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002ba2:	4637      	mov	r7, r6
 8002ba4:	42bb      	cmp	r3, r7
 8002ba6:	460e      	mov	r6, r1
 8002ba8:	d9f4      	bls.n	8002b94 <_printf_i+0x118>
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d10b      	bne.n	8002bc6 <_printf_i+0x14a>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	07de      	lsls	r6, r3, #31
 8002bb2:	d508      	bpl.n	8002bc6 <_printf_i+0x14a>
 8002bb4:	6923      	ldr	r3, [r4, #16]
 8002bb6:	6861      	ldr	r1, [r4, #4]
 8002bb8:	4299      	cmp	r1, r3
 8002bba:	bfde      	ittt	le
 8002bbc:	2330      	movle	r3, #48	; 0x30
 8002bbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002bc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002bc6:	1b52      	subs	r2, r2, r5
 8002bc8:	6122      	str	r2, [r4, #16]
 8002bca:	464b      	mov	r3, r9
 8002bcc:	4621      	mov	r1, r4
 8002bce:	4640      	mov	r0, r8
 8002bd0:	f8cd a000 	str.w	sl, [sp]
 8002bd4:	aa03      	add	r2, sp, #12
 8002bd6:	f7ff fedf 	bl	8002998 <_printf_common>
 8002bda:	3001      	adds	r0, #1
 8002bdc:	d14a      	bne.n	8002c74 <_printf_i+0x1f8>
 8002bde:	f04f 30ff 	mov.w	r0, #4294967295
 8002be2:	b004      	add	sp, #16
 8002be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	f043 0320 	orr.w	r3, r3, #32
 8002bee:	6023      	str	r3, [r4, #0]
 8002bf0:	2778      	movs	r7, #120	; 0x78
 8002bf2:	4832      	ldr	r0, [pc, #200]	; (8002cbc <_printf_i+0x240>)
 8002bf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002bf8:	6823      	ldr	r3, [r4, #0]
 8002bfa:	6829      	ldr	r1, [r5, #0]
 8002bfc:	061f      	lsls	r7, r3, #24
 8002bfe:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c02:	d402      	bmi.n	8002c0a <_printf_i+0x18e>
 8002c04:	065f      	lsls	r7, r3, #25
 8002c06:	bf48      	it	mi
 8002c08:	b2b6      	uxthmi	r6, r6
 8002c0a:	07df      	lsls	r7, r3, #31
 8002c0c:	bf48      	it	mi
 8002c0e:	f043 0320 	orrmi.w	r3, r3, #32
 8002c12:	6029      	str	r1, [r5, #0]
 8002c14:	bf48      	it	mi
 8002c16:	6023      	strmi	r3, [r4, #0]
 8002c18:	b91e      	cbnz	r6, 8002c22 <_printf_i+0x1a6>
 8002c1a:	6823      	ldr	r3, [r4, #0]
 8002c1c:	f023 0320 	bic.w	r3, r3, #32
 8002c20:	6023      	str	r3, [r4, #0]
 8002c22:	2310      	movs	r3, #16
 8002c24:	e7a6      	b.n	8002b74 <_printf_i+0xf8>
 8002c26:	4824      	ldr	r0, [pc, #144]	; (8002cb8 <_printf_i+0x23c>)
 8002c28:	e7e4      	b.n	8002bf4 <_printf_i+0x178>
 8002c2a:	4615      	mov	r5, r2
 8002c2c:	e7bd      	b.n	8002baa <_printf_i+0x12e>
 8002c2e:	682b      	ldr	r3, [r5, #0]
 8002c30:	6826      	ldr	r6, [r4, #0]
 8002c32:	1d18      	adds	r0, r3, #4
 8002c34:	6961      	ldr	r1, [r4, #20]
 8002c36:	6028      	str	r0, [r5, #0]
 8002c38:	0635      	lsls	r5, r6, #24
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	d501      	bpl.n	8002c42 <_printf_i+0x1c6>
 8002c3e:	6019      	str	r1, [r3, #0]
 8002c40:	e002      	b.n	8002c48 <_printf_i+0x1cc>
 8002c42:	0670      	lsls	r0, r6, #25
 8002c44:	d5fb      	bpl.n	8002c3e <_printf_i+0x1c2>
 8002c46:	8019      	strh	r1, [r3, #0]
 8002c48:	2300      	movs	r3, #0
 8002c4a:	4615      	mov	r5, r2
 8002c4c:	6123      	str	r3, [r4, #16]
 8002c4e:	e7bc      	b.n	8002bca <_printf_i+0x14e>
 8002c50:	682b      	ldr	r3, [r5, #0]
 8002c52:	2100      	movs	r1, #0
 8002c54:	1d1a      	adds	r2, r3, #4
 8002c56:	602a      	str	r2, [r5, #0]
 8002c58:	681d      	ldr	r5, [r3, #0]
 8002c5a:	6862      	ldr	r2, [r4, #4]
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	f000 f9a1 	bl	8002fa4 <memchr>
 8002c62:	b108      	cbz	r0, 8002c68 <_printf_i+0x1ec>
 8002c64:	1b40      	subs	r0, r0, r5
 8002c66:	6060      	str	r0, [r4, #4]
 8002c68:	6863      	ldr	r3, [r4, #4]
 8002c6a:	6123      	str	r3, [r4, #16]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c72:	e7aa      	b.n	8002bca <_printf_i+0x14e>
 8002c74:	462a      	mov	r2, r5
 8002c76:	4649      	mov	r1, r9
 8002c78:	4640      	mov	r0, r8
 8002c7a:	6923      	ldr	r3, [r4, #16]
 8002c7c:	47d0      	blx	sl
 8002c7e:	3001      	adds	r0, #1
 8002c80:	d0ad      	beq.n	8002bde <_printf_i+0x162>
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	079b      	lsls	r3, r3, #30
 8002c86:	d413      	bmi.n	8002cb0 <_printf_i+0x234>
 8002c88:	68e0      	ldr	r0, [r4, #12]
 8002c8a:	9b03      	ldr	r3, [sp, #12]
 8002c8c:	4298      	cmp	r0, r3
 8002c8e:	bfb8      	it	lt
 8002c90:	4618      	movlt	r0, r3
 8002c92:	e7a6      	b.n	8002be2 <_printf_i+0x166>
 8002c94:	2301      	movs	r3, #1
 8002c96:	4632      	mov	r2, r6
 8002c98:	4649      	mov	r1, r9
 8002c9a:	4640      	mov	r0, r8
 8002c9c:	47d0      	blx	sl
 8002c9e:	3001      	adds	r0, #1
 8002ca0:	d09d      	beq.n	8002bde <_printf_i+0x162>
 8002ca2:	3501      	adds	r5, #1
 8002ca4:	68e3      	ldr	r3, [r4, #12]
 8002ca6:	9903      	ldr	r1, [sp, #12]
 8002ca8:	1a5b      	subs	r3, r3, r1
 8002caa:	42ab      	cmp	r3, r5
 8002cac:	dcf2      	bgt.n	8002c94 <_printf_i+0x218>
 8002cae:	e7eb      	b.n	8002c88 <_printf_i+0x20c>
 8002cb0:	2500      	movs	r5, #0
 8002cb2:	f104 0619 	add.w	r6, r4, #25
 8002cb6:	e7f5      	b.n	8002ca4 <_printf_i+0x228>
 8002cb8:	08004d84 	.word	0x08004d84
 8002cbc:	08004d95 	.word	0x08004d95

08002cc0 <std>:
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	b510      	push	{r4, lr}
 8002cc4:	4604      	mov	r4, r0
 8002cc6:	e9c0 3300 	strd	r3, r3, [r0]
 8002cca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002cce:	6083      	str	r3, [r0, #8]
 8002cd0:	8181      	strh	r1, [r0, #12]
 8002cd2:	6643      	str	r3, [r0, #100]	; 0x64
 8002cd4:	81c2      	strh	r2, [r0, #14]
 8002cd6:	6183      	str	r3, [r0, #24]
 8002cd8:	4619      	mov	r1, r3
 8002cda:	2208      	movs	r2, #8
 8002cdc:	305c      	adds	r0, #92	; 0x5c
 8002cde:	f000 f8e2 	bl	8002ea6 <memset>
 8002ce2:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <std+0x38>)
 8002ce4:	6224      	str	r4, [r4, #32]
 8002ce6:	6263      	str	r3, [r4, #36]	; 0x24
 8002ce8:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <std+0x3c>)
 8002cea:	62a3      	str	r3, [r4, #40]	; 0x28
 8002cec:	4b04      	ldr	r3, [pc, #16]	; (8002d00 <std+0x40>)
 8002cee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002cf0:	4b04      	ldr	r3, [pc, #16]	; (8002d04 <std+0x44>)
 8002cf2:	6323      	str	r3, [r4, #48]	; 0x30
 8002cf4:	bd10      	pop	{r4, pc}
 8002cf6:	bf00      	nop
 8002cf8:	08002e21 	.word	0x08002e21
 8002cfc:	08002e43 	.word	0x08002e43
 8002d00:	08002e7b 	.word	0x08002e7b
 8002d04:	08002e9f 	.word	0x08002e9f

08002d08 <stdio_exit_handler>:
 8002d08:	4a02      	ldr	r2, [pc, #8]	; (8002d14 <stdio_exit_handler+0xc>)
 8002d0a:	4903      	ldr	r1, [pc, #12]	; (8002d18 <stdio_exit_handler+0x10>)
 8002d0c:	4803      	ldr	r0, [pc, #12]	; (8002d1c <stdio_exit_handler+0x14>)
 8002d0e:	f000 b869 	b.w	8002de4 <_fwalk_sglue>
 8002d12:	bf00      	nop
 8002d14:	2000000c 	.word	0x2000000c
 8002d18:	0800468d 	.word	0x0800468d
 8002d1c:	20000018 	.word	0x20000018

08002d20 <cleanup_stdio>:
 8002d20:	6841      	ldr	r1, [r0, #4]
 8002d22:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <cleanup_stdio+0x34>)
 8002d24:	b510      	push	{r4, lr}
 8002d26:	4299      	cmp	r1, r3
 8002d28:	4604      	mov	r4, r0
 8002d2a:	d001      	beq.n	8002d30 <cleanup_stdio+0x10>
 8002d2c:	f001 fcae 	bl	800468c <_fflush_r>
 8002d30:	68a1      	ldr	r1, [r4, #8]
 8002d32:	4b09      	ldr	r3, [pc, #36]	; (8002d58 <cleanup_stdio+0x38>)
 8002d34:	4299      	cmp	r1, r3
 8002d36:	d002      	beq.n	8002d3e <cleanup_stdio+0x1e>
 8002d38:	4620      	mov	r0, r4
 8002d3a:	f001 fca7 	bl	800468c <_fflush_r>
 8002d3e:	68e1      	ldr	r1, [r4, #12]
 8002d40:	4b06      	ldr	r3, [pc, #24]	; (8002d5c <cleanup_stdio+0x3c>)
 8002d42:	4299      	cmp	r1, r3
 8002d44:	d004      	beq.n	8002d50 <cleanup_stdio+0x30>
 8002d46:	4620      	mov	r0, r4
 8002d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d4c:	f001 bc9e 	b.w	800468c <_fflush_r>
 8002d50:	bd10      	pop	{r4, pc}
 8002d52:	bf00      	nop
 8002d54:	20000240 	.word	0x20000240
 8002d58:	200002a8 	.word	0x200002a8
 8002d5c:	20000310 	.word	0x20000310

08002d60 <global_stdio_init.part.0>:
 8002d60:	b510      	push	{r4, lr}
 8002d62:	4b0b      	ldr	r3, [pc, #44]	; (8002d90 <global_stdio_init.part.0+0x30>)
 8002d64:	4c0b      	ldr	r4, [pc, #44]	; (8002d94 <global_stdio_init.part.0+0x34>)
 8002d66:	4a0c      	ldr	r2, [pc, #48]	; (8002d98 <global_stdio_init.part.0+0x38>)
 8002d68:	4620      	mov	r0, r4
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	2104      	movs	r1, #4
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f7ff ffa6 	bl	8002cc0 <std>
 8002d74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002d78:	2201      	movs	r2, #1
 8002d7a:	2109      	movs	r1, #9
 8002d7c:	f7ff ffa0 	bl	8002cc0 <std>
 8002d80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002d84:	2202      	movs	r2, #2
 8002d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d8a:	2112      	movs	r1, #18
 8002d8c:	f7ff bf98 	b.w	8002cc0 <std>
 8002d90:	20000378 	.word	0x20000378
 8002d94:	20000240 	.word	0x20000240
 8002d98:	08002d09 	.word	0x08002d09

08002d9c <__sfp_lock_acquire>:
 8002d9c:	4801      	ldr	r0, [pc, #4]	; (8002da4 <__sfp_lock_acquire+0x8>)
 8002d9e:	f000 b8ff 	b.w	8002fa0 <__retarget_lock_acquire_recursive>
 8002da2:	bf00      	nop
 8002da4:	20000381 	.word	0x20000381

08002da8 <__sfp_lock_release>:
 8002da8:	4801      	ldr	r0, [pc, #4]	; (8002db0 <__sfp_lock_release+0x8>)
 8002daa:	f000 b8fa 	b.w	8002fa2 <__retarget_lock_release_recursive>
 8002dae:	bf00      	nop
 8002db0:	20000381 	.word	0x20000381

08002db4 <__sinit>:
 8002db4:	b510      	push	{r4, lr}
 8002db6:	4604      	mov	r4, r0
 8002db8:	f7ff fff0 	bl	8002d9c <__sfp_lock_acquire>
 8002dbc:	6a23      	ldr	r3, [r4, #32]
 8002dbe:	b11b      	cbz	r3, 8002dc8 <__sinit+0x14>
 8002dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dc4:	f7ff bff0 	b.w	8002da8 <__sfp_lock_release>
 8002dc8:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <__sinit+0x28>)
 8002dca:	6223      	str	r3, [r4, #32]
 8002dcc:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <__sinit+0x2c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1f5      	bne.n	8002dc0 <__sinit+0xc>
 8002dd4:	f7ff ffc4 	bl	8002d60 <global_stdio_init.part.0>
 8002dd8:	e7f2      	b.n	8002dc0 <__sinit+0xc>
 8002dda:	bf00      	nop
 8002ddc:	08002d21 	.word	0x08002d21
 8002de0:	20000378 	.word	0x20000378

08002de4 <_fwalk_sglue>:
 8002de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002de8:	4607      	mov	r7, r0
 8002dea:	4688      	mov	r8, r1
 8002dec:	4614      	mov	r4, r2
 8002dee:	2600      	movs	r6, #0
 8002df0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002df4:	f1b9 0901 	subs.w	r9, r9, #1
 8002df8:	d505      	bpl.n	8002e06 <_fwalk_sglue+0x22>
 8002dfa:	6824      	ldr	r4, [r4, #0]
 8002dfc:	2c00      	cmp	r4, #0
 8002dfe:	d1f7      	bne.n	8002df0 <_fwalk_sglue+0xc>
 8002e00:	4630      	mov	r0, r6
 8002e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e06:	89ab      	ldrh	r3, [r5, #12]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d907      	bls.n	8002e1c <_fwalk_sglue+0x38>
 8002e0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e10:	3301      	adds	r3, #1
 8002e12:	d003      	beq.n	8002e1c <_fwalk_sglue+0x38>
 8002e14:	4629      	mov	r1, r5
 8002e16:	4638      	mov	r0, r7
 8002e18:	47c0      	blx	r8
 8002e1a:	4306      	orrs	r6, r0
 8002e1c:	3568      	adds	r5, #104	; 0x68
 8002e1e:	e7e9      	b.n	8002df4 <_fwalk_sglue+0x10>

08002e20 <__sread>:
 8002e20:	b510      	push	{r4, lr}
 8002e22:	460c      	mov	r4, r1
 8002e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e28:	f000 f86c 	bl	8002f04 <_read_r>
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	bfab      	itete	ge
 8002e30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002e32:	89a3      	ldrhlt	r3, [r4, #12]
 8002e34:	181b      	addge	r3, r3, r0
 8002e36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002e3a:	bfac      	ite	ge
 8002e3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002e3e:	81a3      	strhlt	r3, [r4, #12]
 8002e40:	bd10      	pop	{r4, pc}

08002e42 <__swrite>:
 8002e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e46:	461f      	mov	r7, r3
 8002e48:	898b      	ldrh	r3, [r1, #12]
 8002e4a:	4605      	mov	r5, r0
 8002e4c:	05db      	lsls	r3, r3, #23
 8002e4e:	460c      	mov	r4, r1
 8002e50:	4616      	mov	r6, r2
 8002e52:	d505      	bpl.n	8002e60 <__swrite+0x1e>
 8002e54:	2302      	movs	r3, #2
 8002e56:	2200      	movs	r2, #0
 8002e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e5c:	f000 f840 	bl	8002ee0 <_lseek_r>
 8002e60:	89a3      	ldrh	r3, [r4, #12]
 8002e62:	4632      	mov	r2, r6
 8002e64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e68:	81a3      	strh	r3, [r4, #12]
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	463b      	mov	r3, r7
 8002e6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e76:	f000 b857 	b.w	8002f28 <_write_r>

08002e7a <__sseek>:
 8002e7a:	b510      	push	{r4, lr}
 8002e7c:	460c      	mov	r4, r1
 8002e7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e82:	f000 f82d 	bl	8002ee0 <_lseek_r>
 8002e86:	1c43      	adds	r3, r0, #1
 8002e88:	89a3      	ldrh	r3, [r4, #12]
 8002e8a:	bf15      	itete	ne
 8002e8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002e8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002e92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002e96:	81a3      	strheq	r3, [r4, #12]
 8002e98:	bf18      	it	ne
 8002e9a:	81a3      	strhne	r3, [r4, #12]
 8002e9c:	bd10      	pop	{r4, pc}

08002e9e <__sclose>:
 8002e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ea2:	f000 b80d 	b.w	8002ec0 <_close_r>

08002ea6 <memset>:
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	4402      	add	r2, r0
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d100      	bne.n	8002eb0 <memset+0xa>
 8002eae:	4770      	bx	lr
 8002eb0:	f803 1b01 	strb.w	r1, [r3], #1
 8002eb4:	e7f9      	b.n	8002eaa <memset+0x4>
	...

08002eb8 <_localeconv_r>:
 8002eb8:	4800      	ldr	r0, [pc, #0]	; (8002ebc <_localeconv_r+0x4>)
 8002eba:	4770      	bx	lr
 8002ebc:	20000158 	.word	0x20000158

08002ec0 <_close_r>:
 8002ec0:	b538      	push	{r3, r4, r5, lr}
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	4d05      	ldr	r5, [pc, #20]	; (8002edc <_close_r+0x1c>)
 8002ec6:	4604      	mov	r4, r0
 8002ec8:	4608      	mov	r0, r1
 8002eca:	602b      	str	r3, [r5, #0]
 8002ecc:	f7fe f801 	bl	8000ed2 <_close>
 8002ed0:	1c43      	adds	r3, r0, #1
 8002ed2:	d102      	bne.n	8002eda <_close_r+0x1a>
 8002ed4:	682b      	ldr	r3, [r5, #0]
 8002ed6:	b103      	cbz	r3, 8002eda <_close_r+0x1a>
 8002ed8:	6023      	str	r3, [r4, #0]
 8002eda:	bd38      	pop	{r3, r4, r5, pc}
 8002edc:	2000037c 	.word	0x2000037c

08002ee0 <_lseek_r>:
 8002ee0:	b538      	push	{r3, r4, r5, lr}
 8002ee2:	4604      	mov	r4, r0
 8002ee4:	4608      	mov	r0, r1
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	2200      	movs	r2, #0
 8002eea:	4d05      	ldr	r5, [pc, #20]	; (8002f00 <_lseek_r+0x20>)
 8002eec:	602a      	str	r2, [r5, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	f7fe f813 	bl	8000f1a <_lseek>
 8002ef4:	1c43      	adds	r3, r0, #1
 8002ef6:	d102      	bne.n	8002efe <_lseek_r+0x1e>
 8002ef8:	682b      	ldr	r3, [r5, #0]
 8002efa:	b103      	cbz	r3, 8002efe <_lseek_r+0x1e>
 8002efc:	6023      	str	r3, [r4, #0]
 8002efe:	bd38      	pop	{r3, r4, r5, pc}
 8002f00:	2000037c 	.word	0x2000037c

08002f04 <_read_r>:
 8002f04:	b538      	push	{r3, r4, r5, lr}
 8002f06:	4604      	mov	r4, r0
 8002f08:	4608      	mov	r0, r1
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	4d05      	ldr	r5, [pc, #20]	; (8002f24 <_read_r+0x20>)
 8002f10:	602a      	str	r2, [r5, #0]
 8002f12:	461a      	mov	r2, r3
 8002f14:	f7fd ffa4 	bl	8000e60 <_read>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	d102      	bne.n	8002f22 <_read_r+0x1e>
 8002f1c:	682b      	ldr	r3, [r5, #0]
 8002f1e:	b103      	cbz	r3, 8002f22 <_read_r+0x1e>
 8002f20:	6023      	str	r3, [r4, #0]
 8002f22:	bd38      	pop	{r3, r4, r5, pc}
 8002f24:	2000037c 	.word	0x2000037c

08002f28 <_write_r>:
 8002f28:	b538      	push	{r3, r4, r5, lr}
 8002f2a:	4604      	mov	r4, r0
 8002f2c:	4608      	mov	r0, r1
 8002f2e:	4611      	mov	r1, r2
 8002f30:	2200      	movs	r2, #0
 8002f32:	4d05      	ldr	r5, [pc, #20]	; (8002f48 <_write_r+0x20>)
 8002f34:	602a      	str	r2, [r5, #0]
 8002f36:	461a      	mov	r2, r3
 8002f38:	f7fd ffaf 	bl	8000e9a <_write>
 8002f3c:	1c43      	adds	r3, r0, #1
 8002f3e:	d102      	bne.n	8002f46 <_write_r+0x1e>
 8002f40:	682b      	ldr	r3, [r5, #0]
 8002f42:	b103      	cbz	r3, 8002f46 <_write_r+0x1e>
 8002f44:	6023      	str	r3, [r4, #0]
 8002f46:	bd38      	pop	{r3, r4, r5, pc}
 8002f48:	2000037c 	.word	0x2000037c

08002f4c <__errno>:
 8002f4c:	4b01      	ldr	r3, [pc, #4]	; (8002f54 <__errno+0x8>)
 8002f4e:	6818      	ldr	r0, [r3, #0]
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	20000064 	.word	0x20000064

08002f58 <__libc_init_array>:
 8002f58:	b570      	push	{r4, r5, r6, lr}
 8002f5a:	2600      	movs	r6, #0
 8002f5c:	4d0c      	ldr	r5, [pc, #48]	; (8002f90 <__libc_init_array+0x38>)
 8002f5e:	4c0d      	ldr	r4, [pc, #52]	; (8002f94 <__libc_init_array+0x3c>)
 8002f60:	1b64      	subs	r4, r4, r5
 8002f62:	10a4      	asrs	r4, r4, #2
 8002f64:	42a6      	cmp	r6, r4
 8002f66:	d109      	bne.n	8002f7c <__libc_init_array+0x24>
 8002f68:	f001 fee0 	bl	8004d2c <_init>
 8002f6c:	2600      	movs	r6, #0
 8002f6e:	4d0a      	ldr	r5, [pc, #40]	; (8002f98 <__libc_init_array+0x40>)
 8002f70:	4c0a      	ldr	r4, [pc, #40]	; (8002f9c <__libc_init_array+0x44>)
 8002f72:	1b64      	subs	r4, r4, r5
 8002f74:	10a4      	asrs	r4, r4, #2
 8002f76:	42a6      	cmp	r6, r4
 8002f78:	d105      	bne.n	8002f86 <__libc_init_array+0x2e>
 8002f7a:	bd70      	pop	{r4, r5, r6, pc}
 8002f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f80:	4798      	blx	r3
 8002f82:	3601      	adds	r6, #1
 8002f84:	e7ee      	b.n	8002f64 <__libc_init_array+0xc>
 8002f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f8a:	4798      	blx	r3
 8002f8c:	3601      	adds	r6, #1
 8002f8e:	e7f2      	b.n	8002f76 <__libc_init_array+0x1e>
 8002f90:	080050e4 	.word	0x080050e4
 8002f94:	080050e4 	.word	0x080050e4
 8002f98:	080050e4 	.word	0x080050e4
 8002f9c:	080050e8 	.word	0x080050e8

08002fa0 <__retarget_lock_acquire_recursive>:
 8002fa0:	4770      	bx	lr

08002fa2 <__retarget_lock_release_recursive>:
 8002fa2:	4770      	bx	lr

08002fa4 <memchr>:
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	b510      	push	{r4, lr}
 8002fa8:	b2c9      	uxtb	r1, r1
 8002faa:	4402      	add	r2, r0
 8002fac:	4293      	cmp	r3, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	d101      	bne.n	8002fb6 <memchr+0x12>
 8002fb2:	2000      	movs	r0, #0
 8002fb4:	e003      	b.n	8002fbe <memchr+0x1a>
 8002fb6:	7804      	ldrb	r4, [r0, #0]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	428c      	cmp	r4, r1
 8002fbc:	d1f6      	bne.n	8002fac <memchr+0x8>
 8002fbe:	bd10      	pop	{r4, pc}

08002fc0 <quorem>:
 8002fc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fc4:	6903      	ldr	r3, [r0, #16]
 8002fc6:	690c      	ldr	r4, [r1, #16]
 8002fc8:	4607      	mov	r7, r0
 8002fca:	42a3      	cmp	r3, r4
 8002fcc:	db7f      	blt.n	80030ce <quorem+0x10e>
 8002fce:	3c01      	subs	r4, #1
 8002fd0:	f100 0514 	add.w	r5, r0, #20
 8002fd4:	f101 0814 	add.w	r8, r1, #20
 8002fd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002fdc:	9301      	str	r3, [sp, #4]
 8002fde:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002fe2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	fbb2 f6f3 	udiv	r6, r2, r3
 8002fee:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002ff2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002ff6:	d331      	bcc.n	800305c <quorem+0x9c>
 8002ff8:	f04f 0e00 	mov.w	lr, #0
 8002ffc:	4640      	mov	r0, r8
 8002ffe:	46ac      	mov	ip, r5
 8003000:	46f2      	mov	sl, lr
 8003002:	f850 2b04 	ldr.w	r2, [r0], #4
 8003006:	b293      	uxth	r3, r2
 8003008:	fb06 e303 	mla	r3, r6, r3, lr
 800300c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003010:	0c1a      	lsrs	r2, r3, #16
 8003012:	b29b      	uxth	r3, r3
 8003014:	fb06 220e 	mla	r2, r6, lr, r2
 8003018:	ebaa 0303 	sub.w	r3, sl, r3
 800301c:	f8dc a000 	ldr.w	sl, [ip]
 8003020:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003024:	fa1f fa8a 	uxth.w	sl, sl
 8003028:	4453      	add	r3, sl
 800302a:	f8dc a000 	ldr.w	sl, [ip]
 800302e:	b292      	uxth	r2, r2
 8003030:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003034:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003038:	b29b      	uxth	r3, r3
 800303a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800303e:	4581      	cmp	r9, r0
 8003040:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003044:	f84c 3b04 	str.w	r3, [ip], #4
 8003048:	d2db      	bcs.n	8003002 <quorem+0x42>
 800304a:	f855 300b 	ldr.w	r3, [r5, fp]
 800304e:	b92b      	cbnz	r3, 800305c <quorem+0x9c>
 8003050:	9b01      	ldr	r3, [sp, #4]
 8003052:	3b04      	subs	r3, #4
 8003054:	429d      	cmp	r5, r3
 8003056:	461a      	mov	r2, r3
 8003058:	d32d      	bcc.n	80030b6 <quorem+0xf6>
 800305a:	613c      	str	r4, [r7, #16]
 800305c:	4638      	mov	r0, r7
 800305e:	f001 f995 	bl	800438c <__mcmp>
 8003062:	2800      	cmp	r0, #0
 8003064:	db23      	blt.n	80030ae <quorem+0xee>
 8003066:	4629      	mov	r1, r5
 8003068:	2000      	movs	r0, #0
 800306a:	3601      	adds	r6, #1
 800306c:	f858 2b04 	ldr.w	r2, [r8], #4
 8003070:	f8d1 c000 	ldr.w	ip, [r1]
 8003074:	b293      	uxth	r3, r2
 8003076:	1ac3      	subs	r3, r0, r3
 8003078:	0c12      	lsrs	r2, r2, #16
 800307a:	fa1f f08c 	uxth.w	r0, ip
 800307e:	4403      	add	r3, r0
 8003080:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003088:	b29b      	uxth	r3, r3
 800308a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800308e:	45c1      	cmp	r9, r8
 8003090:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003094:	f841 3b04 	str.w	r3, [r1], #4
 8003098:	d2e8      	bcs.n	800306c <quorem+0xac>
 800309a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800309e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80030a2:	b922      	cbnz	r2, 80030ae <quorem+0xee>
 80030a4:	3b04      	subs	r3, #4
 80030a6:	429d      	cmp	r5, r3
 80030a8:	461a      	mov	r2, r3
 80030aa:	d30a      	bcc.n	80030c2 <quorem+0x102>
 80030ac:	613c      	str	r4, [r7, #16]
 80030ae:	4630      	mov	r0, r6
 80030b0:	b003      	add	sp, #12
 80030b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	3b04      	subs	r3, #4
 80030ba:	2a00      	cmp	r2, #0
 80030bc:	d1cd      	bne.n	800305a <quorem+0x9a>
 80030be:	3c01      	subs	r4, #1
 80030c0:	e7c8      	b.n	8003054 <quorem+0x94>
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	3b04      	subs	r3, #4
 80030c6:	2a00      	cmp	r2, #0
 80030c8:	d1f0      	bne.n	80030ac <quorem+0xec>
 80030ca:	3c01      	subs	r4, #1
 80030cc:	e7eb      	b.n	80030a6 <quorem+0xe6>
 80030ce:	2000      	movs	r0, #0
 80030d0:	e7ee      	b.n	80030b0 <quorem+0xf0>
 80030d2:	0000      	movs	r0, r0
 80030d4:	0000      	movs	r0, r0
	...

080030d8 <_dtoa_r>:
 80030d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030dc:	4616      	mov	r6, r2
 80030de:	461f      	mov	r7, r3
 80030e0:	69c4      	ldr	r4, [r0, #28]
 80030e2:	b099      	sub	sp, #100	; 0x64
 80030e4:	4605      	mov	r5, r0
 80030e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80030ea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80030ee:	b974      	cbnz	r4, 800310e <_dtoa_r+0x36>
 80030f0:	2010      	movs	r0, #16
 80030f2:	f000 fe1d 	bl	8003d30 <malloc>
 80030f6:	4602      	mov	r2, r0
 80030f8:	61e8      	str	r0, [r5, #28]
 80030fa:	b920      	cbnz	r0, 8003106 <_dtoa_r+0x2e>
 80030fc:	21ef      	movs	r1, #239	; 0xef
 80030fe:	4bac      	ldr	r3, [pc, #688]	; (80033b0 <_dtoa_r+0x2d8>)
 8003100:	48ac      	ldr	r0, [pc, #688]	; (80033b4 <_dtoa_r+0x2dc>)
 8003102:	f001 fb09 	bl	8004718 <__assert_func>
 8003106:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800310a:	6004      	str	r4, [r0, #0]
 800310c:	60c4      	str	r4, [r0, #12]
 800310e:	69eb      	ldr	r3, [r5, #28]
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	b151      	cbz	r1, 800312a <_dtoa_r+0x52>
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	2301      	movs	r3, #1
 8003118:	4093      	lsls	r3, r2
 800311a:	604a      	str	r2, [r1, #4]
 800311c:	608b      	str	r3, [r1, #8]
 800311e:	4628      	mov	r0, r5
 8003120:	f000 fefa 	bl	8003f18 <_Bfree>
 8003124:	2200      	movs	r2, #0
 8003126:	69eb      	ldr	r3, [r5, #28]
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	1e3b      	subs	r3, r7, #0
 800312c:	bfaf      	iteee	ge
 800312e:	2300      	movge	r3, #0
 8003130:	2201      	movlt	r2, #1
 8003132:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003136:	9305      	strlt	r3, [sp, #20]
 8003138:	bfa8      	it	ge
 800313a:	f8c8 3000 	strge.w	r3, [r8]
 800313e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003142:	4b9d      	ldr	r3, [pc, #628]	; (80033b8 <_dtoa_r+0x2e0>)
 8003144:	bfb8      	it	lt
 8003146:	f8c8 2000 	strlt.w	r2, [r8]
 800314a:	ea33 0309 	bics.w	r3, r3, r9
 800314e:	d119      	bne.n	8003184 <_dtoa_r+0xac>
 8003150:	f242 730f 	movw	r3, #9999	; 0x270f
 8003154:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003156:	6013      	str	r3, [r2, #0]
 8003158:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800315c:	4333      	orrs	r3, r6
 800315e:	f000 8589 	beq.w	8003c74 <_dtoa_r+0xb9c>
 8003162:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003164:	b953      	cbnz	r3, 800317c <_dtoa_r+0xa4>
 8003166:	4b95      	ldr	r3, [pc, #596]	; (80033bc <_dtoa_r+0x2e4>)
 8003168:	e023      	b.n	80031b2 <_dtoa_r+0xda>
 800316a:	4b95      	ldr	r3, [pc, #596]	; (80033c0 <_dtoa_r+0x2e8>)
 800316c:	9303      	str	r3, [sp, #12]
 800316e:	3308      	adds	r3, #8
 8003170:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	9803      	ldr	r0, [sp, #12]
 8003176:	b019      	add	sp, #100	; 0x64
 8003178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800317c:	4b8f      	ldr	r3, [pc, #572]	; (80033bc <_dtoa_r+0x2e4>)
 800317e:	9303      	str	r3, [sp, #12]
 8003180:	3303      	adds	r3, #3
 8003182:	e7f5      	b.n	8003170 <_dtoa_r+0x98>
 8003184:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003188:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800318c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003190:	2200      	movs	r2, #0
 8003192:	2300      	movs	r3, #0
 8003194:	f7fd fc74 	bl	8000a80 <__aeabi_dcmpeq>
 8003198:	4680      	mov	r8, r0
 800319a:	b160      	cbz	r0, 80031b6 <_dtoa_r+0xde>
 800319c:	2301      	movs	r3, #1
 800319e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80031a0:	6013      	str	r3, [r2, #0]
 80031a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 8562 	beq.w	8003c6e <_dtoa_r+0xb96>
 80031aa:	4b86      	ldr	r3, [pc, #536]	; (80033c4 <_dtoa_r+0x2ec>)
 80031ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	3b01      	subs	r3, #1
 80031b2:	9303      	str	r3, [sp, #12]
 80031b4:	e7de      	b.n	8003174 <_dtoa_r+0x9c>
 80031b6:	ab16      	add	r3, sp, #88	; 0x58
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	ab17      	add	r3, sp, #92	; 0x5c
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	4628      	mov	r0, r5
 80031c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80031c4:	f001 f98a 	bl	80044dc <__d2b>
 80031c8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80031cc:	4682      	mov	sl, r0
 80031ce:	2c00      	cmp	r4, #0
 80031d0:	d07e      	beq.n	80032d0 <_dtoa_r+0x1f8>
 80031d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80031d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031d8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80031dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031e0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80031e4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80031e8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80031ec:	4619      	mov	r1, r3
 80031ee:	2200      	movs	r2, #0
 80031f0:	4b75      	ldr	r3, [pc, #468]	; (80033c8 <_dtoa_r+0x2f0>)
 80031f2:	f7fd f825 	bl	8000240 <__aeabi_dsub>
 80031f6:	a368      	add	r3, pc, #416	; (adr r3, 8003398 <_dtoa_r+0x2c0>)
 80031f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fc:	f7fd f9d8 	bl	80005b0 <__aeabi_dmul>
 8003200:	a367      	add	r3, pc, #412	; (adr r3, 80033a0 <_dtoa_r+0x2c8>)
 8003202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003206:	f7fd f81d 	bl	8000244 <__adddf3>
 800320a:	4606      	mov	r6, r0
 800320c:	4620      	mov	r0, r4
 800320e:	460f      	mov	r7, r1
 8003210:	f7fd f964 	bl	80004dc <__aeabi_i2d>
 8003214:	a364      	add	r3, pc, #400	; (adr r3, 80033a8 <_dtoa_r+0x2d0>)
 8003216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321a:	f7fd f9c9 	bl	80005b0 <__aeabi_dmul>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4630      	mov	r0, r6
 8003224:	4639      	mov	r1, r7
 8003226:	f7fd f80d 	bl	8000244 <__adddf3>
 800322a:	4606      	mov	r6, r0
 800322c:	460f      	mov	r7, r1
 800322e:	f7fd fc6f 	bl	8000b10 <__aeabi_d2iz>
 8003232:	2200      	movs	r2, #0
 8003234:	4683      	mov	fp, r0
 8003236:	2300      	movs	r3, #0
 8003238:	4630      	mov	r0, r6
 800323a:	4639      	mov	r1, r7
 800323c:	f7fd fc2a 	bl	8000a94 <__aeabi_dcmplt>
 8003240:	b148      	cbz	r0, 8003256 <_dtoa_r+0x17e>
 8003242:	4658      	mov	r0, fp
 8003244:	f7fd f94a 	bl	80004dc <__aeabi_i2d>
 8003248:	4632      	mov	r2, r6
 800324a:	463b      	mov	r3, r7
 800324c:	f7fd fc18 	bl	8000a80 <__aeabi_dcmpeq>
 8003250:	b908      	cbnz	r0, 8003256 <_dtoa_r+0x17e>
 8003252:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003256:	f1bb 0f16 	cmp.w	fp, #22
 800325a:	d857      	bhi.n	800330c <_dtoa_r+0x234>
 800325c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003260:	4b5a      	ldr	r3, [pc, #360]	; (80033cc <_dtoa_r+0x2f4>)
 8003262:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326a:	f7fd fc13 	bl	8000a94 <__aeabi_dcmplt>
 800326e:	2800      	cmp	r0, #0
 8003270:	d04e      	beq.n	8003310 <_dtoa_r+0x238>
 8003272:	2300      	movs	r3, #0
 8003274:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003278:	930f      	str	r3, [sp, #60]	; 0x3c
 800327a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800327c:	1b1b      	subs	r3, r3, r4
 800327e:	1e5a      	subs	r2, r3, #1
 8003280:	bf46      	itte	mi
 8003282:	f1c3 0901 	rsbmi	r9, r3, #1
 8003286:	2300      	movmi	r3, #0
 8003288:	f04f 0900 	movpl.w	r9, #0
 800328c:	9209      	str	r2, [sp, #36]	; 0x24
 800328e:	bf48      	it	mi
 8003290:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003292:	f1bb 0f00 	cmp.w	fp, #0
 8003296:	db3d      	blt.n	8003314 <_dtoa_r+0x23c>
 8003298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800329a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800329e:	445b      	add	r3, fp
 80032a0:	9309      	str	r3, [sp, #36]	; 0x24
 80032a2:	2300      	movs	r3, #0
 80032a4:	930a      	str	r3, [sp, #40]	; 0x28
 80032a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80032a8:	2b09      	cmp	r3, #9
 80032aa:	d867      	bhi.n	800337c <_dtoa_r+0x2a4>
 80032ac:	2b05      	cmp	r3, #5
 80032ae:	bfc4      	itt	gt
 80032b0:	3b04      	subgt	r3, #4
 80032b2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80032b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80032b6:	bfc8      	it	gt
 80032b8:	2400      	movgt	r4, #0
 80032ba:	f1a3 0302 	sub.w	r3, r3, #2
 80032be:	bfd8      	it	le
 80032c0:	2401      	movle	r4, #1
 80032c2:	2b03      	cmp	r3, #3
 80032c4:	f200 8086 	bhi.w	80033d4 <_dtoa_r+0x2fc>
 80032c8:	e8df f003 	tbb	[pc, r3]
 80032cc:	5637392c 	.word	0x5637392c
 80032d0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80032d4:	441c      	add	r4, r3
 80032d6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80032da:	2b20      	cmp	r3, #32
 80032dc:	bfc1      	itttt	gt
 80032de:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80032e2:	fa09 f903 	lslgt.w	r9, r9, r3
 80032e6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80032ea:	fa26 f303 	lsrgt.w	r3, r6, r3
 80032ee:	bfd6      	itet	le
 80032f0:	f1c3 0320 	rsble	r3, r3, #32
 80032f4:	ea49 0003 	orrgt.w	r0, r9, r3
 80032f8:	fa06 f003 	lslle.w	r0, r6, r3
 80032fc:	f7fd f8de 	bl	80004bc <__aeabi_ui2d>
 8003300:	2201      	movs	r2, #1
 8003302:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8003306:	3c01      	subs	r4, #1
 8003308:	9213      	str	r2, [sp, #76]	; 0x4c
 800330a:	e76f      	b.n	80031ec <_dtoa_r+0x114>
 800330c:	2301      	movs	r3, #1
 800330e:	e7b3      	b.n	8003278 <_dtoa_r+0x1a0>
 8003310:	900f      	str	r0, [sp, #60]	; 0x3c
 8003312:	e7b2      	b.n	800327a <_dtoa_r+0x1a2>
 8003314:	f1cb 0300 	rsb	r3, fp, #0
 8003318:	930a      	str	r3, [sp, #40]	; 0x28
 800331a:	2300      	movs	r3, #0
 800331c:	eba9 090b 	sub.w	r9, r9, fp
 8003320:	930e      	str	r3, [sp, #56]	; 0x38
 8003322:	e7c0      	b.n	80032a6 <_dtoa_r+0x1ce>
 8003324:	2300      	movs	r3, #0
 8003326:	930b      	str	r3, [sp, #44]	; 0x2c
 8003328:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800332a:	2b00      	cmp	r3, #0
 800332c:	dc55      	bgt.n	80033da <_dtoa_r+0x302>
 800332e:	2301      	movs	r3, #1
 8003330:	461a      	mov	r2, r3
 8003332:	9306      	str	r3, [sp, #24]
 8003334:	9308      	str	r3, [sp, #32]
 8003336:	9223      	str	r2, [sp, #140]	; 0x8c
 8003338:	e00b      	b.n	8003352 <_dtoa_r+0x27a>
 800333a:	2301      	movs	r3, #1
 800333c:	e7f3      	b.n	8003326 <_dtoa_r+0x24e>
 800333e:	2300      	movs	r3, #0
 8003340:	930b      	str	r3, [sp, #44]	; 0x2c
 8003342:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003344:	445b      	add	r3, fp
 8003346:	9306      	str	r3, [sp, #24]
 8003348:	3301      	adds	r3, #1
 800334a:	2b01      	cmp	r3, #1
 800334c:	9308      	str	r3, [sp, #32]
 800334e:	bfb8      	it	lt
 8003350:	2301      	movlt	r3, #1
 8003352:	2100      	movs	r1, #0
 8003354:	2204      	movs	r2, #4
 8003356:	69e8      	ldr	r0, [r5, #28]
 8003358:	f102 0614 	add.w	r6, r2, #20
 800335c:	429e      	cmp	r6, r3
 800335e:	d940      	bls.n	80033e2 <_dtoa_r+0x30a>
 8003360:	6041      	str	r1, [r0, #4]
 8003362:	4628      	mov	r0, r5
 8003364:	f000 fd98 	bl	8003e98 <_Balloc>
 8003368:	9003      	str	r0, [sp, #12]
 800336a:	2800      	cmp	r0, #0
 800336c:	d13c      	bne.n	80033e8 <_dtoa_r+0x310>
 800336e:	4602      	mov	r2, r0
 8003370:	f240 11af 	movw	r1, #431	; 0x1af
 8003374:	4b16      	ldr	r3, [pc, #88]	; (80033d0 <_dtoa_r+0x2f8>)
 8003376:	e6c3      	b.n	8003100 <_dtoa_r+0x28>
 8003378:	2301      	movs	r3, #1
 800337a:	e7e1      	b.n	8003340 <_dtoa_r+0x268>
 800337c:	2401      	movs	r4, #1
 800337e:	2300      	movs	r3, #0
 8003380:	940b      	str	r4, [sp, #44]	; 0x2c
 8003382:	9322      	str	r3, [sp, #136]	; 0x88
 8003384:	f04f 33ff 	mov.w	r3, #4294967295
 8003388:	2200      	movs	r2, #0
 800338a:	9306      	str	r3, [sp, #24]
 800338c:	9308      	str	r3, [sp, #32]
 800338e:	2312      	movs	r3, #18
 8003390:	e7d1      	b.n	8003336 <_dtoa_r+0x25e>
 8003392:	bf00      	nop
 8003394:	f3af 8000 	nop.w
 8003398:	636f4361 	.word	0x636f4361
 800339c:	3fd287a7 	.word	0x3fd287a7
 80033a0:	8b60c8b3 	.word	0x8b60c8b3
 80033a4:	3fc68a28 	.word	0x3fc68a28
 80033a8:	509f79fb 	.word	0x509f79fb
 80033ac:	3fd34413 	.word	0x3fd34413
 80033b0:	08004db3 	.word	0x08004db3
 80033b4:	08004dca 	.word	0x08004dca
 80033b8:	7ff00000 	.word	0x7ff00000
 80033bc:	08004daf 	.word	0x08004daf
 80033c0:	08004da6 	.word	0x08004da6
 80033c4:	08004d83 	.word	0x08004d83
 80033c8:	3ff80000 	.word	0x3ff80000
 80033cc:	08004eb8 	.word	0x08004eb8
 80033d0:	08004e22 	.word	0x08004e22
 80033d4:	2301      	movs	r3, #1
 80033d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80033d8:	e7d4      	b.n	8003384 <_dtoa_r+0x2ac>
 80033da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80033dc:	9306      	str	r3, [sp, #24]
 80033de:	9308      	str	r3, [sp, #32]
 80033e0:	e7b7      	b.n	8003352 <_dtoa_r+0x27a>
 80033e2:	3101      	adds	r1, #1
 80033e4:	0052      	lsls	r2, r2, #1
 80033e6:	e7b7      	b.n	8003358 <_dtoa_r+0x280>
 80033e8:	69eb      	ldr	r3, [r5, #28]
 80033ea:	9a03      	ldr	r2, [sp, #12]
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	9b08      	ldr	r3, [sp, #32]
 80033f0:	2b0e      	cmp	r3, #14
 80033f2:	f200 80a8 	bhi.w	8003546 <_dtoa_r+0x46e>
 80033f6:	2c00      	cmp	r4, #0
 80033f8:	f000 80a5 	beq.w	8003546 <_dtoa_r+0x46e>
 80033fc:	f1bb 0f00 	cmp.w	fp, #0
 8003400:	dd34      	ble.n	800346c <_dtoa_r+0x394>
 8003402:	4b9a      	ldr	r3, [pc, #616]	; (800366c <_dtoa_r+0x594>)
 8003404:	f00b 020f 	and.w	r2, fp, #15
 8003408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800340c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003410:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003414:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003418:	ea4f 142b 	mov.w	r4, fp, asr #4
 800341c:	d016      	beq.n	800344c <_dtoa_r+0x374>
 800341e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003422:	4b93      	ldr	r3, [pc, #588]	; (8003670 <_dtoa_r+0x598>)
 8003424:	2703      	movs	r7, #3
 8003426:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800342a:	f7fd f9eb 	bl	8000804 <__aeabi_ddiv>
 800342e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003432:	f004 040f 	and.w	r4, r4, #15
 8003436:	4e8e      	ldr	r6, [pc, #568]	; (8003670 <_dtoa_r+0x598>)
 8003438:	b954      	cbnz	r4, 8003450 <_dtoa_r+0x378>
 800343a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800343e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003442:	f7fd f9df 	bl	8000804 <__aeabi_ddiv>
 8003446:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800344a:	e029      	b.n	80034a0 <_dtoa_r+0x3c8>
 800344c:	2702      	movs	r7, #2
 800344e:	e7f2      	b.n	8003436 <_dtoa_r+0x35e>
 8003450:	07e1      	lsls	r1, r4, #31
 8003452:	d508      	bpl.n	8003466 <_dtoa_r+0x38e>
 8003454:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003458:	e9d6 2300 	ldrd	r2, r3, [r6]
 800345c:	f7fd f8a8 	bl	80005b0 <__aeabi_dmul>
 8003460:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003464:	3701      	adds	r7, #1
 8003466:	1064      	asrs	r4, r4, #1
 8003468:	3608      	adds	r6, #8
 800346a:	e7e5      	b.n	8003438 <_dtoa_r+0x360>
 800346c:	f000 80a5 	beq.w	80035ba <_dtoa_r+0x4e2>
 8003470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003474:	f1cb 0400 	rsb	r4, fp, #0
 8003478:	4b7c      	ldr	r3, [pc, #496]	; (800366c <_dtoa_r+0x594>)
 800347a:	f004 020f 	and.w	r2, r4, #15
 800347e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003486:	f7fd f893 	bl	80005b0 <__aeabi_dmul>
 800348a:	2702      	movs	r7, #2
 800348c:	2300      	movs	r3, #0
 800348e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003492:	4e77      	ldr	r6, [pc, #476]	; (8003670 <_dtoa_r+0x598>)
 8003494:	1124      	asrs	r4, r4, #4
 8003496:	2c00      	cmp	r4, #0
 8003498:	f040 8084 	bne.w	80035a4 <_dtoa_r+0x4cc>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1d2      	bne.n	8003446 <_dtoa_r+0x36e>
 80034a0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80034a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80034a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 8087 	beq.w	80035be <_dtoa_r+0x4e6>
 80034b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80034b4:	2200      	movs	r2, #0
 80034b6:	4b6f      	ldr	r3, [pc, #444]	; (8003674 <_dtoa_r+0x59c>)
 80034b8:	f7fd faec 	bl	8000a94 <__aeabi_dcmplt>
 80034bc:	2800      	cmp	r0, #0
 80034be:	d07e      	beq.n	80035be <_dtoa_r+0x4e6>
 80034c0:	9b08      	ldr	r3, [sp, #32]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d07b      	beq.n	80035be <_dtoa_r+0x4e6>
 80034c6:	9b06      	ldr	r3, [sp, #24]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	dd38      	ble.n	800353e <_dtoa_r+0x466>
 80034cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80034d0:	2200      	movs	r2, #0
 80034d2:	4b69      	ldr	r3, [pc, #420]	; (8003678 <_dtoa_r+0x5a0>)
 80034d4:	f7fd f86c 	bl	80005b0 <__aeabi_dmul>
 80034d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80034dc:	9c06      	ldr	r4, [sp, #24]
 80034de:	f10b 38ff 	add.w	r8, fp, #4294967295
 80034e2:	3701      	adds	r7, #1
 80034e4:	4638      	mov	r0, r7
 80034e6:	f7fc fff9 	bl	80004dc <__aeabi_i2d>
 80034ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034ee:	f7fd f85f 	bl	80005b0 <__aeabi_dmul>
 80034f2:	2200      	movs	r2, #0
 80034f4:	4b61      	ldr	r3, [pc, #388]	; (800367c <_dtoa_r+0x5a4>)
 80034f6:	f7fc fea5 	bl	8000244 <__adddf3>
 80034fa:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80034fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003502:	9611      	str	r6, [sp, #68]	; 0x44
 8003504:	2c00      	cmp	r4, #0
 8003506:	d15d      	bne.n	80035c4 <_dtoa_r+0x4ec>
 8003508:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800350c:	2200      	movs	r2, #0
 800350e:	4b5c      	ldr	r3, [pc, #368]	; (8003680 <_dtoa_r+0x5a8>)
 8003510:	f7fc fe96 	bl	8000240 <__aeabi_dsub>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800351c:	4633      	mov	r3, r6
 800351e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003520:	f7fd fad6 	bl	8000ad0 <__aeabi_dcmpgt>
 8003524:	2800      	cmp	r0, #0
 8003526:	f040 8295 	bne.w	8003a54 <_dtoa_r+0x97c>
 800352a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800352e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003530:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003534:	f7fd faae 	bl	8000a94 <__aeabi_dcmplt>
 8003538:	2800      	cmp	r0, #0
 800353a:	f040 8289 	bne.w	8003a50 <_dtoa_r+0x978>
 800353e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003542:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003546:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003548:	2b00      	cmp	r3, #0
 800354a:	f2c0 8151 	blt.w	80037f0 <_dtoa_r+0x718>
 800354e:	f1bb 0f0e 	cmp.w	fp, #14
 8003552:	f300 814d 	bgt.w	80037f0 <_dtoa_r+0x718>
 8003556:	4b45      	ldr	r3, [pc, #276]	; (800366c <_dtoa_r+0x594>)
 8003558:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800355c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003560:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003564:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003566:	2b00      	cmp	r3, #0
 8003568:	f280 80da 	bge.w	8003720 <_dtoa_r+0x648>
 800356c:	9b08      	ldr	r3, [sp, #32]
 800356e:	2b00      	cmp	r3, #0
 8003570:	f300 80d6 	bgt.w	8003720 <_dtoa_r+0x648>
 8003574:	f040 826b 	bne.w	8003a4e <_dtoa_r+0x976>
 8003578:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800357c:	2200      	movs	r2, #0
 800357e:	4b40      	ldr	r3, [pc, #256]	; (8003680 <_dtoa_r+0x5a8>)
 8003580:	f7fd f816 	bl	80005b0 <__aeabi_dmul>
 8003584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003588:	f7fd fa98 	bl	8000abc <__aeabi_dcmpge>
 800358c:	9c08      	ldr	r4, [sp, #32]
 800358e:	4626      	mov	r6, r4
 8003590:	2800      	cmp	r0, #0
 8003592:	f040 8241 	bne.w	8003a18 <_dtoa_r+0x940>
 8003596:	2331      	movs	r3, #49	; 0x31
 8003598:	9f03      	ldr	r7, [sp, #12]
 800359a:	f10b 0b01 	add.w	fp, fp, #1
 800359e:	f807 3b01 	strb.w	r3, [r7], #1
 80035a2:	e23d      	b.n	8003a20 <_dtoa_r+0x948>
 80035a4:	07e2      	lsls	r2, r4, #31
 80035a6:	d505      	bpl.n	80035b4 <_dtoa_r+0x4dc>
 80035a8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80035ac:	f7fd f800 	bl	80005b0 <__aeabi_dmul>
 80035b0:	2301      	movs	r3, #1
 80035b2:	3701      	adds	r7, #1
 80035b4:	1064      	asrs	r4, r4, #1
 80035b6:	3608      	adds	r6, #8
 80035b8:	e76d      	b.n	8003496 <_dtoa_r+0x3be>
 80035ba:	2702      	movs	r7, #2
 80035bc:	e770      	b.n	80034a0 <_dtoa_r+0x3c8>
 80035be:	46d8      	mov	r8, fp
 80035c0:	9c08      	ldr	r4, [sp, #32]
 80035c2:	e78f      	b.n	80034e4 <_dtoa_r+0x40c>
 80035c4:	9903      	ldr	r1, [sp, #12]
 80035c6:	4b29      	ldr	r3, [pc, #164]	; (800366c <_dtoa_r+0x594>)
 80035c8:	4421      	add	r1, r4
 80035ca:	9112      	str	r1, [sp, #72]	; 0x48
 80035cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80035ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80035d2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80035d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80035da:	2900      	cmp	r1, #0
 80035dc:	d054      	beq.n	8003688 <_dtoa_r+0x5b0>
 80035de:	2000      	movs	r0, #0
 80035e0:	4928      	ldr	r1, [pc, #160]	; (8003684 <_dtoa_r+0x5ac>)
 80035e2:	f7fd f90f 	bl	8000804 <__aeabi_ddiv>
 80035e6:	463b      	mov	r3, r7
 80035e8:	4632      	mov	r2, r6
 80035ea:	f7fc fe29 	bl	8000240 <__aeabi_dsub>
 80035ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80035f2:	9f03      	ldr	r7, [sp, #12]
 80035f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80035f8:	f7fd fa8a 	bl	8000b10 <__aeabi_d2iz>
 80035fc:	4604      	mov	r4, r0
 80035fe:	f7fc ff6d 	bl	80004dc <__aeabi_i2d>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800360a:	f7fc fe19 	bl	8000240 <__aeabi_dsub>
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	3430      	adds	r4, #48	; 0x30
 8003614:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003618:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800361c:	f807 4b01 	strb.w	r4, [r7], #1
 8003620:	f7fd fa38 	bl	8000a94 <__aeabi_dcmplt>
 8003624:	2800      	cmp	r0, #0
 8003626:	d173      	bne.n	8003710 <_dtoa_r+0x638>
 8003628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800362c:	2000      	movs	r0, #0
 800362e:	4911      	ldr	r1, [pc, #68]	; (8003674 <_dtoa_r+0x59c>)
 8003630:	f7fc fe06 	bl	8000240 <__aeabi_dsub>
 8003634:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003638:	f7fd fa2c 	bl	8000a94 <__aeabi_dcmplt>
 800363c:	2800      	cmp	r0, #0
 800363e:	f040 80b6 	bne.w	80037ae <_dtoa_r+0x6d6>
 8003642:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003644:	429f      	cmp	r7, r3
 8003646:	f43f af7a 	beq.w	800353e <_dtoa_r+0x466>
 800364a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800364e:	2200      	movs	r2, #0
 8003650:	4b09      	ldr	r3, [pc, #36]	; (8003678 <_dtoa_r+0x5a0>)
 8003652:	f7fc ffad 	bl	80005b0 <__aeabi_dmul>
 8003656:	2200      	movs	r2, #0
 8003658:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800365c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003660:	4b05      	ldr	r3, [pc, #20]	; (8003678 <_dtoa_r+0x5a0>)
 8003662:	f7fc ffa5 	bl	80005b0 <__aeabi_dmul>
 8003666:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800366a:	e7c3      	b.n	80035f4 <_dtoa_r+0x51c>
 800366c:	08004eb8 	.word	0x08004eb8
 8003670:	08004e90 	.word	0x08004e90
 8003674:	3ff00000 	.word	0x3ff00000
 8003678:	40240000 	.word	0x40240000
 800367c:	401c0000 	.word	0x401c0000
 8003680:	40140000 	.word	0x40140000
 8003684:	3fe00000 	.word	0x3fe00000
 8003688:	4630      	mov	r0, r6
 800368a:	4639      	mov	r1, r7
 800368c:	f7fc ff90 	bl	80005b0 <__aeabi_dmul>
 8003690:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003692:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003696:	9c03      	ldr	r4, [sp, #12]
 8003698:	9314      	str	r3, [sp, #80]	; 0x50
 800369a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800369e:	f7fd fa37 	bl	8000b10 <__aeabi_d2iz>
 80036a2:	9015      	str	r0, [sp, #84]	; 0x54
 80036a4:	f7fc ff1a 	bl	80004dc <__aeabi_i2d>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80036b0:	f7fc fdc6 	bl	8000240 <__aeabi_dsub>
 80036b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80036b6:	4606      	mov	r6, r0
 80036b8:	3330      	adds	r3, #48	; 0x30
 80036ba:	f804 3b01 	strb.w	r3, [r4], #1
 80036be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80036c0:	460f      	mov	r7, r1
 80036c2:	429c      	cmp	r4, r3
 80036c4:	f04f 0200 	mov.w	r2, #0
 80036c8:	d124      	bne.n	8003714 <_dtoa_r+0x63c>
 80036ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80036ce:	4baf      	ldr	r3, [pc, #700]	; (800398c <_dtoa_r+0x8b4>)
 80036d0:	f7fc fdb8 	bl	8000244 <__adddf3>
 80036d4:	4602      	mov	r2, r0
 80036d6:	460b      	mov	r3, r1
 80036d8:	4630      	mov	r0, r6
 80036da:	4639      	mov	r1, r7
 80036dc:	f7fd f9f8 	bl	8000ad0 <__aeabi_dcmpgt>
 80036e0:	2800      	cmp	r0, #0
 80036e2:	d163      	bne.n	80037ac <_dtoa_r+0x6d4>
 80036e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80036e8:	2000      	movs	r0, #0
 80036ea:	49a8      	ldr	r1, [pc, #672]	; (800398c <_dtoa_r+0x8b4>)
 80036ec:	f7fc fda8 	bl	8000240 <__aeabi_dsub>
 80036f0:	4602      	mov	r2, r0
 80036f2:	460b      	mov	r3, r1
 80036f4:	4630      	mov	r0, r6
 80036f6:	4639      	mov	r1, r7
 80036f8:	f7fd f9cc 	bl	8000a94 <__aeabi_dcmplt>
 80036fc:	2800      	cmp	r0, #0
 80036fe:	f43f af1e 	beq.w	800353e <_dtoa_r+0x466>
 8003702:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003704:	1e7b      	subs	r3, r7, #1
 8003706:	9314      	str	r3, [sp, #80]	; 0x50
 8003708:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800370c:	2b30      	cmp	r3, #48	; 0x30
 800370e:	d0f8      	beq.n	8003702 <_dtoa_r+0x62a>
 8003710:	46c3      	mov	fp, r8
 8003712:	e03b      	b.n	800378c <_dtoa_r+0x6b4>
 8003714:	4b9e      	ldr	r3, [pc, #632]	; (8003990 <_dtoa_r+0x8b8>)
 8003716:	f7fc ff4b 	bl	80005b0 <__aeabi_dmul>
 800371a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800371e:	e7bc      	b.n	800369a <_dtoa_r+0x5c2>
 8003720:	9f03      	ldr	r7, [sp, #12]
 8003722:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8003726:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800372a:	4640      	mov	r0, r8
 800372c:	4649      	mov	r1, r9
 800372e:	f7fd f869 	bl	8000804 <__aeabi_ddiv>
 8003732:	f7fd f9ed 	bl	8000b10 <__aeabi_d2iz>
 8003736:	4604      	mov	r4, r0
 8003738:	f7fc fed0 	bl	80004dc <__aeabi_i2d>
 800373c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003740:	f7fc ff36 	bl	80005b0 <__aeabi_dmul>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4640      	mov	r0, r8
 800374a:	4649      	mov	r1, r9
 800374c:	f7fc fd78 	bl	8000240 <__aeabi_dsub>
 8003750:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003754:	f807 6b01 	strb.w	r6, [r7], #1
 8003758:	9e03      	ldr	r6, [sp, #12]
 800375a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800375e:	1bbe      	subs	r6, r7, r6
 8003760:	45b4      	cmp	ip, r6
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	d136      	bne.n	80037d6 <_dtoa_r+0x6fe>
 8003768:	f7fc fd6c 	bl	8000244 <__adddf3>
 800376c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003770:	4680      	mov	r8, r0
 8003772:	4689      	mov	r9, r1
 8003774:	f7fd f9ac 	bl	8000ad0 <__aeabi_dcmpgt>
 8003778:	bb58      	cbnz	r0, 80037d2 <_dtoa_r+0x6fa>
 800377a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800377e:	4640      	mov	r0, r8
 8003780:	4649      	mov	r1, r9
 8003782:	f7fd f97d 	bl	8000a80 <__aeabi_dcmpeq>
 8003786:	b108      	cbz	r0, 800378c <_dtoa_r+0x6b4>
 8003788:	07e3      	lsls	r3, r4, #31
 800378a:	d422      	bmi.n	80037d2 <_dtoa_r+0x6fa>
 800378c:	4651      	mov	r1, sl
 800378e:	4628      	mov	r0, r5
 8003790:	f000 fbc2 	bl	8003f18 <_Bfree>
 8003794:	2300      	movs	r3, #0
 8003796:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003798:	703b      	strb	r3, [r7, #0]
 800379a:	f10b 0301 	add.w	r3, fp, #1
 800379e:	6013      	str	r3, [r2, #0]
 80037a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f43f ace6 	beq.w	8003174 <_dtoa_r+0x9c>
 80037a8:	601f      	str	r7, [r3, #0]
 80037aa:	e4e3      	b.n	8003174 <_dtoa_r+0x9c>
 80037ac:	4627      	mov	r7, r4
 80037ae:	463b      	mov	r3, r7
 80037b0:	461f      	mov	r7, r3
 80037b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80037b6:	2a39      	cmp	r2, #57	; 0x39
 80037b8:	d107      	bne.n	80037ca <_dtoa_r+0x6f2>
 80037ba:	9a03      	ldr	r2, [sp, #12]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1f7      	bne.n	80037b0 <_dtoa_r+0x6d8>
 80037c0:	2230      	movs	r2, #48	; 0x30
 80037c2:	9903      	ldr	r1, [sp, #12]
 80037c4:	f108 0801 	add.w	r8, r8, #1
 80037c8:	700a      	strb	r2, [r1, #0]
 80037ca:	781a      	ldrb	r2, [r3, #0]
 80037cc:	3201      	adds	r2, #1
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e79e      	b.n	8003710 <_dtoa_r+0x638>
 80037d2:	46d8      	mov	r8, fp
 80037d4:	e7eb      	b.n	80037ae <_dtoa_r+0x6d6>
 80037d6:	2200      	movs	r2, #0
 80037d8:	4b6d      	ldr	r3, [pc, #436]	; (8003990 <_dtoa_r+0x8b8>)
 80037da:	f7fc fee9 	bl	80005b0 <__aeabi_dmul>
 80037de:	2200      	movs	r2, #0
 80037e0:	2300      	movs	r3, #0
 80037e2:	4680      	mov	r8, r0
 80037e4:	4689      	mov	r9, r1
 80037e6:	f7fd f94b 	bl	8000a80 <__aeabi_dcmpeq>
 80037ea:	2800      	cmp	r0, #0
 80037ec:	d09b      	beq.n	8003726 <_dtoa_r+0x64e>
 80037ee:	e7cd      	b.n	800378c <_dtoa_r+0x6b4>
 80037f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80037f2:	2a00      	cmp	r2, #0
 80037f4:	f000 80c4 	beq.w	8003980 <_dtoa_r+0x8a8>
 80037f8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80037fa:	2a01      	cmp	r2, #1
 80037fc:	f300 80a8 	bgt.w	8003950 <_dtoa_r+0x878>
 8003800:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003802:	2a00      	cmp	r2, #0
 8003804:	f000 80a0 	beq.w	8003948 <_dtoa_r+0x870>
 8003808:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800380c:	464f      	mov	r7, r9
 800380e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003810:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003812:	2101      	movs	r1, #1
 8003814:	441a      	add	r2, r3
 8003816:	4628      	mov	r0, r5
 8003818:	4499      	add	r9, r3
 800381a:	9209      	str	r2, [sp, #36]	; 0x24
 800381c:	f000 fc32 	bl	8004084 <__i2b>
 8003820:	4606      	mov	r6, r0
 8003822:	b15f      	cbz	r7, 800383c <_dtoa_r+0x764>
 8003824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003826:	2b00      	cmp	r3, #0
 8003828:	dd08      	ble.n	800383c <_dtoa_r+0x764>
 800382a:	42bb      	cmp	r3, r7
 800382c:	bfa8      	it	ge
 800382e:	463b      	movge	r3, r7
 8003830:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003832:	eba9 0903 	sub.w	r9, r9, r3
 8003836:	1aff      	subs	r7, r7, r3
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	9309      	str	r3, [sp, #36]	; 0x24
 800383c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800383e:	b1f3      	cbz	r3, 800387e <_dtoa_r+0x7a6>
 8003840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 80a0 	beq.w	8003988 <_dtoa_r+0x8b0>
 8003848:	2c00      	cmp	r4, #0
 800384a:	dd10      	ble.n	800386e <_dtoa_r+0x796>
 800384c:	4631      	mov	r1, r6
 800384e:	4622      	mov	r2, r4
 8003850:	4628      	mov	r0, r5
 8003852:	f000 fcd5 	bl	8004200 <__pow5mult>
 8003856:	4652      	mov	r2, sl
 8003858:	4601      	mov	r1, r0
 800385a:	4606      	mov	r6, r0
 800385c:	4628      	mov	r0, r5
 800385e:	f000 fc27 	bl	80040b0 <__multiply>
 8003862:	4680      	mov	r8, r0
 8003864:	4651      	mov	r1, sl
 8003866:	4628      	mov	r0, r5
 8003868:	f000 fb56 	bl	8003f18 <_Bfree>
 800386c:	46c2      	mov	sl, r8
 800386e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003870:	1b1a      	subs	r2, r3, r4
 8003872:	d004      	beq.n	800387e <_dtoa_r+0x7a6>
 8003874:	4651      	mov	r1, sl
 8003876:	4628      	mov	r0, r5
 8003878:	f000 fcc2 	bl	8004200 <__pow5mult>
 800387c:	4682      	mov	sl, r0
 800387e:	2101      	movs	r1, #1
 8003880:	4628      	mov	r0, r5
 8003882:	f000 fbff 	bl	8004084 <__i2b>
 8003886:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003888:	4604      	mov	r4, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	f340 8082 	ble.w	8003994 <_dtoa_r+0x8bc>
 8003890:	461a      	mov	r2, r3
 8003892:	4601      	mov	r1, r0
 8003894:	4628      	mov	r0, r5
 8003896:	f000 fcb3 	bl	8004200 <__pow5mult>
 800389a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800389c:	4604      	mov	r4, r0
 800389e:	2b01      	cmp	r3, #1
 80038a0:	dd7b      	ble.n	800399a <_dtoa_r+0x8c2>
 80038a2:	f04f 0800 	mov.w	r8, #0
 80038a6:	6923      	ldr	r3, [r4, #16]
 80038a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80038ac:	6918      	ldr	r0, [r3, #16]
 80038ae:	f000 fb9b 	bl	8003fe8 <__hi0bits>
 80038b2:	f1c0 0020 	rsb	r0, r0, #32
 80038b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038b8:	4418      	add	r0, r3
 80038ba:	f010 001f 	ands.w	r0, r0, #31
 80038be:	f000 8092 	beq.w	80039e6 <_dtoa_r+0x90e>
 80038c2:	f1c0 0320 	rsb	r3, r0, #32
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	f340 8085 	ble.w	80039d6 <_dtoa_r+0x8fe>
 80038cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038ce:	f1c0 001c 	rsb	r0, r0, #28
 80038d2:	4403      	add	r3, r0
 80038d4:	4481      	add	r9, r0
 80038d6:	4407      	add	r7, r0
 80038d8:	9309      	str	r3, [sp, #36]	; 0x24
 80038da:	f1b9 0f00 	cmp.w	r9, #0
 80038de:	dd05      	ble.n	80038ec <_dtoa_r+0x814>
 80038e0:	4651      	mov	r1, sl
 80038e2:	464a      	mov	r2, r9
 80038e4:	4628      	mov	r0, r5
 80038e6:	f000 fce5 	bl	80042b4 <__lshift>
 80038ea:	4682      	mov	sl, r0
 80038ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	dd05      	ble.n	80038fe <_dtoa_r+0x826>
 80038f2:	4621      	mov	r1, r4
 80038f4:	461a      	mov	r2, r3
 80038f6:	4628      	mov	r0, r5
 80038f8:	f000 fcdc 	bl	80042b4 <__lshift>
 80038fc:	4604      	mov	r4, r0
 80038fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003900:	2b00      	cmp	r3, #0
 8003902:	d072      	beq.n	80039ea <_dtoa_r+0x912>
 8003904:	4621      	mov	r1, r4
 8003906:	4650      	mov	r0, sl
 8003908:	f000 fd40 	bl	800438c <__mcmp>
 800390c:	2800      	cmp	r0, #0
 800390e:	da6c      	bge.n	80039ea <_dtoa_r+0x912>
 8003910:	2300      	movs	r3, #0
 8003912:	4651      	mov	r1, sl
 8003914:	220a      	movs	r2, #10
 8003916:	4628      	mov	r0, r5
 8003918:	f000 fb20 	bl	8003f5c <__multadd>
 800391c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800391e:	4682      	mov	sl, r0
 8003920:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 81ac 	beq.w	8003c82 <_dtoa_r+0xbaa>
 800392a:	2300      	movs	r3, #0
 800392c:	4631      	mov	r1, r6
 800392e:	220a      	movs	r2, #10
 8003930:	4628      	mov	r0, r5
 8003932:	f000 fb13 	bl	8003f5c <__multadd>
 8003936:	9b06      	ldr	r3, [sp, #24]
 8003938:	4606      	mov	r6, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	f300 8093 	bgt.w	8003a66 <_dtoa_r+0x98e>
 8003940:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003942:	2b02      	cmp	r3, #2
 8003944:	dc59      	bgt.n	80039fa <_dtoa_r+0x922>
 8003946:	e08e      	b.n	8003a66 <_dtoa_r+0x98e>
 8003948:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800394a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800394e:	e75d      	b.n	800380c <_dtoa_r+0x734>
 8003950:	9b08      	ldr	r3, [sp, #32]
 8003952:	1e5c      	subs	r4, r3, #1
 8003954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003956:	42a3      	cmp	r3, r4
 8003958:	bfbf      	itttt	lt
 800395a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800395c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800395e:	1ae3      	sublt	r3, r4, r3
 8003960:	18d2      	addlt	r2, r2, r3
 8003962:	bfa8      	it	ge
 8003964:	1b1c      	subge	r4, r3, r4
 8003966:	9b08      	ldr	r3, [sp, #32]
 8003968:	bfbe      	ittt	lt
 800396a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800396c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800396e:	2400      	movlt	r4, #0
 8003970:	2b00      	cmp	r3, #0
 8003972:	bfb5      	itete	lt
 8003974:	eba9 0703 	sublt.w	r7, r9, r3
 8003978:	464f      	movge	r7, r9
 800397a:	2300      	movlt	r3, #0
 800397c:	9b08      	ldrge	r3, [sp, #32]
 800397e:	e747      	b.n	8003810 <_dtoa_r+0x738>
 8003980:	464f      	mov	r7, r9
 8003982:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003984:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003986:	e74c      	b.n	8003822 <_dtoa_r+0x74a>
 8003988:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800398a:	e773      	b.n	8003874 <_dtoa_r+0x79c>
 800398c:	3fe00000 	.word	0x3fe00000
 8003990:	40240000 	.word	0x40240000
 8003994:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003996:	2b01      	cmp	r3, #1
 8003998:	dc18      	bgt.n	80039cc <_dtoa_r+0x8f4>
 800399a:	9b04      	ldr	r3, [sp, #16]
 800399c:	b9b3      	cbnz	r3, 80039cc <_dtoa_r+0x8f4>
 800399e:	9b05      	ldr	r3, [sp, #20]
 80039a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039a4:	b993      	cbnz	r3, 80039cc <_dtoa_r+0x8f4>
 80039a6:	9b05      	ldr	r3, [sp, #20]
 80039a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039ac:	0d1b      	lsrs	r3, r3, #20
 80039ae:	051b      	lsls	r3, r3, #20
 80039b0:	b17b      	cbz	r3, 80039d2 <_dtoa_r+0x8fa>
 80039b2:	f04f 0801 	mov.w	r8, #1
 80039b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039b8:	f109 0901 	add.w	r9, r9, #1
 80039bc:	3301      	adds	r3, #1
 80039be:	9309      	str	r3, [sp, #36]	; 0x24
 80039c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f47f af6f 	bne.w	80038a6 <_dtoa_r+0x7ce>
 80039c8:	2001      	movs	r0, #1
 80039ca:	e774      	b.n	80038b6 <_dtoa_r+0x7de>
 80039cc:	f04f 0800 	mov.w	r8, #0
 80039d0:	e7f6      	b.n	80039c0 <_dtoa_r+0x8e8>
 80039d2:	4698      	mov	r8, r3
 80039d4:	e7f4      	b.n	80039c0 <_dtoa_r+0x8e8>
 80039d6:	d080      	beq.n	80038da <_dtoa_r+0x802>
 80039d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039da:	331c      	adds	r3, #28
 80039dc:	441a      	add	r2, r3
 80039de:	4499      	add	r9, r3
 80039e0:	441f      	add	r7, r3
 80039e2:	9209      	str	r2, [sp, #36]	; 0x24
 80039e4:	e779      	b.n	80038da <_dtoa_r+0x802>
 80039e6:	4603      	mov	r3, r0
 80039e8:	e7f6      	b.n	80039d8 <_dtoa_r+0x900>
 80039ea:	9b08      	ldr	r3, [sp, #32]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	dc34      	bgt.n	8003a5a <_dtoa_r+0x982>
 80039f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	dd31      	ble.n	8003a5a <_dtoa_r+0x982>
 80039f6:	9b08      	ldr	r3, [sp, #32]
 80039f8:	9306      	str	r3, [sp, #24]
 80039fa:	9b06      	ldr	r3, [sp, #24]
 80039fc:	b963      	cbnz	r3, 8003a18 <_dtoa_r+0x940>
 80039fe:	4621      	mov	r1, r4
 8003a00:	2205      	movs	r2, #5
 8003a02:	4628      	mov	r0, r5
 8003a04:	f000 faaa 	bl	8003f5c <__multadd>
 8003a08:	4601      	mov	r1, r0
 8003a0a:	4604      	mov	r4, r0
 8003a0c:	4650      	mov	r0, sl
 8003a0e:	f000 fcbd 	bl	800438c <__mcmp>
 8003a12:	2800      	cmp	r0, #0
 8003a14:	f73f adbf 	bgt.w	8003596 <_dtoa_r+0x4be>
 8003a18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003a1a:	9f03      	ldr	r7, [sp, #12]
 8003a1c:	ea6f 0b03 	mvn.w	fp, r3
 8003a20:	f04f 0800 	mov.w	r8, #0
 8003a24:	4621      	mov	r1, r4
 8003a26:	4628      	mov	r0, r5
 8003a28:	f000 fa76 	bl	8003f18 <_Bfree>
 8003a2c:	2e00      	cmp	r6, #0
 8003a2e:	f43f aead 	beq.w	800378c <_dtoa_r+0x6b4>
 8003a32:	f1b8 0f00 	cmp.w	r8, #0
 8003a36:	d005      	beq.n	8003a44 <_dtoa_r+0x96c>
 8003a38:	45b0      	cmp	r8, r6
 8003a3a:	d003      	beq.n	8003a44 <_dtoa_r+0x96c>
 8003a3c:	4641      	mov	r1, r8
 8003a3e:	4628      	mov	r0, r5
 8003a40:	f000 fa6a 	bl	8003f18 <_Bfree>
 8003a44:	4631      	mov	r1, r6
 8003a46:	4628      	mov	r0, r5
 8003a48:	f000 fa66 	bl	8003f18 <_Bfree>
 8003a4c:	e69e      	b.n	800378c <_dtoa_r+0x6b4>
 8003a4e:	2400      	movs	r4, #0
 8003a50:	4626      	mov	r6, r4
 8003a52:	e7e1      	b.n	8003a18 <_dtoa_r+0x940>
 8003a54:	46c3      	mov	fp, r8
 8003a56:	4626      	mov	r6, r4
 8003a58:	e59d      	b.n	8003596 <_dtoa_r+0x4be>
 8003a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 80c8 	beq.w	8003bf2 <_dtoa_r+0xb1a>
 8003a62:	9b08      	ldr	r3, [sp, #32]
 8003a64:	9306      	str	r3, [sp, #24]
 8003a66:	2f00      	cmp	r7, #0
 8003a68:	dd05      	ble.n	8003a76 <_dtoa_r+0x99e>
 8003a6a:	4631      	mov	r1, r6
 8003a6c:	463a      	mov	r2, r7
 8003a6e:	4628      	mov	r0, r5
 8003a70:	f000 fc20 	bl	80042b4 <__lshift>
 8003a74:	4606      	mov	r6, r0
 8003a76:	f1b8 0f00 	cmp.w	r8, #0
 8003a7a:	d05b      	beq.n	8003b34 <_dtoa_r+0xa5c>
 8003a7c:	4628      	mov	r0, r5
 8003a7e:	6871      	ldr	r1, [r6, #4]
 8003a80:	f000 fa0a 	bl	8003e98 <_Balloc>
 8003a84:	4607      	mov	r7, r0
 8003a86:	b928      	cbnz	r0, 8003a94 <_dtoa_r+0x9bc>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003a8e:	4b81      	ldr	r3, [pc, #516]	; (8003c94 <_dtoa_r+0xbbc>)
 8003a90:	f7ff bb36 	b.w	8003100 <_dtoa_r+0x28>
 8003a94:	6932      	ldr	r2, [r6, #16]
 8003a96:	f106 010c 	add.w	r1, r6, #12
 8003a9a:	3202      	adds	r2, #2
 8003a9c:	0092      	lsls	r2, r2, #2
 8003a9e:	300c      	adds	r0, #12
 8003aa0:	f000 fe2c 	bl	80046fc <memcpy>
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	4639      	mov	r1, r7
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	f000 fc03 	bl	80042b4 <__lshift>
 8003aae:	46b0      	mov	r8, r6
 8003ab0:	4606      	mov	r6, r0
 8003ab2:	9b03      	ldr	r3, [sp, #12]
 8003ab4:	9a03      	ldr	r2, [sp, #12]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	9308      	str	r3, [sp, #32]
 8003aba:	9b06      	ldr	r3, [sp, #24]
 8003abc:	4413      	add	r3, r2
 8003abe:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ac0:	9b04      	ldr	r3, [sp, #16]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8003ac8:	9b08      	ldr	r3, [sp, #32]
 8003aca:	4621      	mov	r1, r4
 8003acc:	3b01      	subs	r3, #1
 8003ace:	4650      	mov	r0, sl
 8003ad0:	9304      	str	r3, [sp, #16]
 8003ad2:	f7ff fa75 	bl	8002fc0 <quorem>
 8003ad6:	4641      	mov	r1, r8
 8003ad8:	9006      	str	r0, [sp, #24]
 8003ada:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003ade:	4650      	mov	r0, sl
 8003ae0:	f000 fc54 	bl	800438c <__mcmp>
 8003ae4:	4632      	mov	r2, r6
 8003ae6:	9009      	str	r0, [sp, #36]	; 0x24
 8003ae8:	4621      	mov	r1, r4
 8003aea:	4628      	mov	r0, r5
 8003aec:	f000 fc6a 	bl	80043c4 <__mdiff>
 8003af0:	68c2      	ldr	r2, [r0, #12]
 8003af2:	4607      	mov	r7, r0
 8003af4:	bb02      	cbnz	r2, 8003b38 <_dtoa_r+0xa60>
 8003af6:	4601      	mov	r1, r0
 8003af8:	4650      	mov	r0, sl
 8003afa:	f000 fc47 	bl	800438c <__mcmp>
 8003afe:	4602      	mov	r2, r0
 8003b00:	4639      	mov	r1, r7
 8003b02:	4628      	mov	r0, r5
 8003b04:	920c      	str	r2, [sp, #48]	; 0x30
 8003b06:	f000 fa07 	bl	8003f18 <_Bfree>
 8003b0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003b0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b0e:	9f08      	ldr	r7, [sp, #32]
 8003b10:	ea43 0102 	orr.w	r1, r3, r2
 8003b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003b16:	4319      	orrs	r1, r3
 8003b18:	d110      	bne.n	8003b3c <_dtoa_r+0xa64>
 8003b1a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003b1e:	d029      	beq.n	8003b74 <_dtoa_r+0xa9c>
 8003b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	dd02      	ble.n	8003b2c <_dtoa_r+0xa54>
 8003b26:	9b06      	ldr	r3, [sp, #24]
 8003b28:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8003b2c:	9b04      	ldr	r3, [sp, #16]
 8003b2e:	f883 9000 	strb.w	r9, [r3]
 8003b32:	e777      	b.n	8003a24 <_dtoa_r+0x94c>
 8003b34:	4630      	mov	r0, r6
 8003b36:	e7ba      	b.n	8003aae <_dtoa_r+0x9d6>
 8003b38:	2201      	movs	r2, #1
 8003b3a:	e7e1      	b.n	8003b00 <_dtoa_r+0xa28>
 8003b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	db04      	blt.n	8003b4c <_dtoa_r+0xa74>
 8003b42:	9922      	ldr	r1, [sp, #136]	; 0x88
 8003b44:	430b      	orrs	r3, r1
 8003b46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	d120      	bne.n	8003b8e <_dtoa_r+0xab6>
 8003b4c:	2a00      	cmp	r2, #0
 8003b4e:	dded      	ble.n	8003b2c <_dtoa_r+0xa54>
 8003b50:	4651      	mov	r1, sl
 8003b52:	2201      	movs	r2, #1
 8003b54:	4628      	mov	r0, r5
 8003b56:	f000 fbad 	bl	80042b4 <__lshift>
 8003b5a:	4621      	mov	r1, r4
 8003b5c:	4682      	mov	sl, r0
 8003b5e:	f000 fc15 	bl	800438c <__mcmp>
 8003b62:	2800      	cmp	r0, #0
 8003b64:	dc03      	bgt.n	8003b6e <_dtoa_r+0xa96>
 8003b66:	d1e1      	bne.n	8003b2c <_dtoa_r+0xa54>
 8003b68:	f019 0f01 	tst.w	r9, #1
 8003b6c:	d0de      	beq.n	8003b2c <_dtoa_r+0xa54>
 8003b6e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003b72:	d1d8      	bne.n	8003b26 <_dtoa_r+0xa4e>
 8003b74:	2339      	movs	r3, #57	; 0x39
 8003b76:	9a04      	ldr	r2, [sp, #16]
 8003b78:	7013      	strb	r3, [r2, #0]
 8003b7a:	463b      	mov	r3, r7
 8003b7c:	461f      	mov	r7, r3
 8003b7e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	2a39      	cmp	r2, #57	; 0x39
 8003b86:	d06b      	beq.n	8003c60 <_dtoa_r+0xb88>
 8003b88:	3201      	adds	r2, #1
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	e74a      	b.n	8003a24 <_dtoa_r+0x94c>
 8003b8e:	2a00      	cmp	r2, #0
 8003b90:	dd07      	ble.n	8003ba2 <_dtoa_r+0xaca>
 8003b92:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003b96:	d0ed      	beq.n	8003b74 <_dtoa_r+0xa9c>
 8003b98:	9a04      	ldr	r2, [sp, #16]
 8003b9a:	f109 0301 	add.w	r3, r9, #1
 8003b9e:	7013      	strb	r3, [r2, #0]
 8003ba0:	e740      	b.n	8003a24 <_dtoa_r+0x94c>
 8003ba2:	9b08      	ldr	r3, [sp, #32]
 8003ba4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003ba6:	f803 9c01 	strb.w	r9, [r3, #-1]
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d042      	beq.n	8003c34 <_dtoa_r+0xb5c>
 8003bae:	4651      	mov	r1, sl
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	220a      	movs	r2, #10
 8003bb4:	4628      	mov	r0, r5
 8003bb6:	f000 f9d1 	bl	8003f5c <__multadd>
 8003bba:	45b0      	cmp	r8, r6
 8003bbc:	4682      	mov	sl, r0
 8003bbe:	f04f 0300 	mov.w	r3, #0
 8003bc2:	f04f 020a 	mov.w	r2, #10
 8003bc6:	4641      	mov	r1, r8
 8003bc8:	4628      	mov	r0, r5
 8003bca:	d107      	bne.n	8003bdc <_dtoa_r+0xb04>
 8003bcc:	f000 f9c6 	bl	8003f5c <__multadd>
 8003bd0:	4680      	mov	r8, r0
 8003bd2:	4606      	mov	r6, r0
 8003bd4:	9b08      	ldr	r3, [sp, #32]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	9308      	str	r3, [sp, #32]
 8003bda:	e775      	b.n	8003ac8 <_dtoa_r+0x9f0>
 8003bdc:	f000 f9be 	bl	8003f5c <__multadd>
 8003be0:	4631      	mov	r1, r6
 8003be2:	4680      	mov	r8, r0
 8003be4:	2300      	movs	r3, #0
 8003be6:	220a      	movs	r2, #10
 8003be8:	4628      	mov	r0, r5
 8003bea:	f000 f9b7 	bl	8003f5c <__multadd>
 8003bee:	4606      	mov	r6, r0
 8003bf0:	e7f0      	b.n	8003bd4 <_dtoa_r+0xafc>
 8003bf2:	9b08      	ldr	r3, [sp, #32]
 8003bf4:	9306      	str	r3, [sp, #24]
 8003bf6:	9f03      	ldr	r7, [sp, #12]
 8003bf8:	4621      	mov	r1, r4
 8003bfa:	4650      	mov	r0, sl
 8003bfc:	f7ff f9e0 	bl	8002fc0 <quorem>
 8003c00:	9b03      	ldr	r3, [sp, #12]
 8003c02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003c06:	f807 9b01 	strb.w	r9, [r7], #1
 8003c0a:	1afa      	subs	r2, r7, r3
 8003c0c:	9b06      	ldr	r3, [sp, #24]
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	dd07      	ble.n	8003c22 <_dtoa_r+0xb4a>
 8003c12:	4651      	mov	r1, sl
 8003c14:	2300      	movs	r3, #0
 8003c16:	220a      	movs	r2, #10
 8003c18:	4628      	mov	r0, r5
 8003c1a:	f000 f99f 	bl	8003f5c <__multadd>
 8003c1e:	4682      	mov	sl, r0
 8003c20:	e7ea      	b.n	8003bf8 <_dtoa_r+0xb20>
 8003c22:	9b06      	ldr	r3, [sp, #24]
 8003c24:	f04f 0800 	mov.w	r8, #0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bfcc      	ite	gt
 8003c2c:	461f      	movgt	r7, r3
 8003c2e:	2701      	movle	r7, #1
 8003c30:	9b03      	ldr	r3, [sp, #12]
 8003c32:	441f      	add	r7, r3
 8003c34:	4651      	mov	r1, sl
 8003c36:	2201      	movs	r2, #1
 8003c38:	4628      	mov	r0, r5
 8003c3a:	f000 fb3b 	bl	80042b4 <__lshift>
 8003c3e:	4621      	mov	r1, r4
 8003c40:	4682      	mov	sl, r0
 8003c42:	f000 fba3 	bl	800438c <__mcmp>
 8003c46:	2800      	cmp	r0, #0
 8003c48:	dc97      	bgt.n	8003b7a <_dtoa_r+0xaa2>
 8003c4a:	d102      	bne.n	8003c52 <_dtoa_r+0xb7a>
 8003c4c:	f019 0f01 	tst.w	r9, #1
 8003c50:	d193      	bne.n	8003b7a <_dtoa_r+0xaa2>
 8003c52:	463b      	mov	r3, r7
 8003c54:	461f      	mov	r7, r3
 8003c56:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003c5a:	2a30      	cmp	r2, #48	; 0x30
 8003c5c:	d0fa      	beq.n	8003c54 <_dtoa_r+0xb7c>
 8003c5e:	e6e1      	b.n	8003a24 <_dtoa_r+0x94c>
 8003c60:	9a03      	ldr	r2, [sp, #12]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d18a      	bne.n	8003b7c <_dtoa_r+0xaa4>
 8003c66:	2331      	movs	r3, #49	; 0x31
 8003c68:	f10b 0b01 	add.w	fp, fp, #1
 8003c6c:	e797      	b.n	8003b9e <_dtoa_r+0xac6>
 8003c6e:	4b0a      	ldr	r3, [pc, #40]	; (8003c98 <_dtoa_r+0xbc0>)
 8003c70:	f7ff ba9f 	b.w	80031b2 <_dtoa_r+0xda>
 8003c74:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f47f aa77 	bne.w	800316a <_dtoa_r+0x92>
 8003c7c:	4b07      	ldr	r3, [pc, #28]	; (8003c9c <_dtoa_r+0xbc4>)
 8003c7e:	f7ff ba98 	b.w	80031b2 <_dtoa_r+0xda>
 8003c82:	9b06      	ldr	r3, [sp, #24]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	dcb6      	bgt.n	8003bf6 <_dtoa_r+0xb1e>
 8003c88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	f73f aeb5 	bgt.w	80039fa <_dtoa_r+0x922>
 8003c90:	e7b1      	b.n	8003bf6 <_dtoa_r+0xb1e>
 8003c92:	bf00      	nop
 8003c94:	08004e22 	.word	0x08004e22
 8003c98:	08004d82 	.word	0x08004d82
 8003c9c:	08004da6 	.word	0x08004da6

08003ca0 <_free_r>:
 8003ca0:	b538      	push	{r3, r4, r5, lr}
 8003ca2:	4605      	mov	r5, r0
 8003ca4:	2900      	cmp	r1, #0
 8003ca6:	d040      	beq.n	8003d2a <_free_r+0x8a>
 8003ca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cac:	1f0c      	subs	r4, r1, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	bfb8      	it	lt
 8003cb2:	18e4      	addlt	r4, r4, r3
 8003cb4:	f000 f8e4 	bl	8003e80 <__malloc_lock>
 8003cb8:	4a1c      	ldr	r2, [pc, #112]	; (8003d2c <_free_r+0x8c>)
 8003cba:	6813      	ldr	r3, [r2, #0]
 8003cbc:	b933      	cbnz	r3, 8003ccc <_free_r+0x2c>
 8003cbe:	6063      	str	r3, [r4, #4]
 8003cc0:	6014      	str	r4, [r2, #0]
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cc8:	f000 b8e0 	b.w	8003e8c <__malloc_unlock>
 8003ccc:	42a3      	cmp	r3, r4
 8003cce:	d908      	bls.n	8003ce2 <_free_r+0x42>
 8003cd0:	6820      	ldr	r0, [r4, #0]
 8003cd2:	1821      	adds	r1, r4, r0
 8003cd4:	428b      	cmp	r3, r1
 8003cd6:	bf01      	itttt	eq
 8003cd8:	6819      	ldreq	r1, [r3, #0]
 8003cda:	685b      	ldreq	r3, [r3, #4]
 8003cdc:	1809      	addeq	r1, r1, r0
 8003cde:	6021      	streq	r1, [r4, #0]
 8003ce0:	e7ed      	b.n	8003cbe <_free_r+0x1e>
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	b10b      	cbz	r3, 8003cec <_free_r+0x4c>
 8003ce8:	42a3      	cmp	r3, r4
 8003cea:	d9fa      	bls.n	8003ce2 <_free_r+0x42>
 8003cec:	6811      	ldr	r1, [r2, #0]
 8003cee:	1850      	adds	r0, r2, r1
 8003cf0:	42a0      	cmp	r0, r4
 8003cf2:	d10b      	bne.n	8003d0c <_free_r+0x6c>
 8003cf4:	6820      	ldr	r0, [r4, #0]
 8003cf6:	4401      	add	r1, r0
 8003cf8:	1850      	adds	r0, r2, r1
 8003cfa:	4283      	cmp	r3, r0
 8003cfc:	6011      	str	r1, [r2, #0]
 8003cfe:	d1e0      	bne.n	8003cc2 <_free_r+0x22>
 8003d00:	6818      	ldr	r0, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	4408      	add	r0, r1
 8003d06:	6010      	str	r0, [r2, #0]
 8003d08:	6053      	str	r3, [r2, #4]
 8003d0a:	e7da      	b.n	8003cc2 <_free_r+0x22>
 8003d0c:	d902      	bls.n	8003d14 <_free_r+0x74>
 8003d0e:	230c      	movs	r3, #12
 8003d10:	602b      	str	r3, [r5, #0]
 8003d12:	e7d6      	b.n	8003cc2 <_free_r+0x22>
 8003d14:	6820      	ldr	r0, [r4, #0]
 8003d16:	1821      	adds	r1, r4, r0
 8003d18:	428b      	cmp	r3, r1
 8003d1a:	bf01      	itttt	eq
 8003d1c:	6819      	ldreq	r1, [r3, #0]
 8003d1e:	685b      	ldreq	r3, [r3, #4]
 8003d20:	1809      	addeq	r1, r1, r0
 8003d22:	6021      	streq	r1, [r4, #0]
 8003d24:	6063      	str	r3, [r4, #4]
 8003d26:	6054      	str	r4, [r2, #4]
 8003d28:	e7cb      	b.n	8003cc2 <_free_r+0x22>
 8003d2a:	bd38      	pop	{r3, r4, r5, pc}
 8003d2c:	20000384 	.word	0x20000384

08003d30 <malloc>:
 8003d30:	4b02      	ldr	r3, [pc, #8]	; (8003d3c <malloc+0xc>)
 8003d32:	4601      	mov	r1, r0
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	f000 b823 	b.w	8003d80 <_malloc_r>
 8003d3a:	bf00      	nop
 8003d3c:	20000064 	.word	0x20000064

08003d40 <sbrk_aligned>:
 8003d40:	b570      	push	{r4, r5, r6, lr}
 8003d42:	4e0e      	ldr	r6, [pc, #56]	; (8003d7c <sbrk_aligned+0x3c>)
 8003d44:	460c      	mov	r4, r1
 8003d46:	6831      	ldr	r1, [r6, #0]
 8003d48:	4605      	mov	r5, r0
 8003d4a:	b911      	cbnz	r1, 8003d52 <sbrk_aligned+0x12>
 8003d4c:	f000 fcc6 	bl	80046dc <_sbrk_r>
 8003d50:	6030      	str	r0, [r6, #0]
 8003d52:	4621      	mov	r1, r4
 8003d54:	4628      	mov	r0, r5
 8003d56:	f000 fcc1 	bl	80046dc <_sbrk_r>
 8003d5a:	1c43      	adds	r3, r0, #1
 8003d5c:	d00a      	beq.n	8003d74 <sbrk_aligned+0x34>
 8003d5e:	1cc4      	adds	r4, r0, #3
 8003d60:	f024 0403 	bic.w	r4, r4, #3
 8003d64:	42a0      	cmp	r0, r4
 8003d66:	d007      	beq.n	8003d78 <sbrk_aligned+0x38>
 8003d68:	1a21      	subs	r1, r4, r0
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	f000 fcb6 	bl	80046dc <_sbrk_r>
 8003d70:	3001      	adds	r0, #1
 8003d72:	d101      	bne.n	8003d78 <sbrk_aligned+0x38>
 8003d74:	f04f 34ff 	mov.w	r4, #4294967295
 8003d78:	4620      	mov	r0, r4
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	20000388 	.word	0x20000388

08003d80 <_malloc_r>:
 8003d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d84:	1ccd      	adds	r5, r1, #3
 8003d86:	f025 0503 	bic.w	r5, r5, #3
 8003d8a:	3508      	adds	r5, #8
 8003d8c:	2d0c      	cmp	r5, #12
 8003d8e:	bf38      	it	cc
 8003d90:	250c      	movcc	r5, #12
 8003d92:	2d00      	cmp	r5, #0
 8003d94:	4607      	mov	r7, r0
 8003d96:	db01      	blt.n	8003d9c <_malloc_r+0x1c>
 8003d98:	42a9      	cmp	r1, r5
 8003d9a:	d905      	bls.n	8003da8 <_malloc_r+0x28>
 8003d9c:	230c      	movs	r3, #12
 8003d9e:	2600      	movs	r6, #0
 8003da0:	603b      	str	r3, [r7, #0]
 8003da2:	4630      	mov	r0, r6
 8003da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003da8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003e7c <_malloc_r+0xfc>
 8003dac:	f000 f868 	bl	8003e80 <__malloc_lock>
 8003db0:	f8d8 3000 	ldr.w	r3, [r8]
 8003db4:	461c      	mov	r4, r3
 8003db6:	bb5c      	cbnz	r4, 8003e10 <_malloc_r+0x90>
 8003db8:	4629      	mov	r1, r5
 8003dba:	4638      	mov	r0, r7
 8003dbc:	f7ff ffc0 	bl	8003d40 <sbrk_aligned>
 8003dc0:	1c43      	adds	r3, r0, #1
 8003dc2:	4604      	mov	r4, r0
 8003dc4:	d155      	bne.n	8003e72 <_malloc_r+0xf2>
 8003dc6:	f8d8 4000 	ldr.w	r4, [r8]
 8003dca:	4626      	mov	r6, r4
 8003dcc:	2e00      	cmp	r6, #0
 8003dce:	d145      	bne.n	8003e5c <_malloc_r+0xdc>
 8003dd0:	2c00      	cmp	r4, #0
 8003dd2:	d048      	beq.n	8003e66 <_malloc_r+0xe6>
 8003dd4:	6823      	ldr	r3, [r4, #0]
 8003dd6:	4631      	mov	r1, r6
 8003dd8:	4638      	mov	r0, r7
 8003dda:	eb04 0903 	add.w	r9, r4, r3
 8003dde:	f000 fc7d 	bl	80046dc <_sbrk_r>
 8003de2:	4581      	cmp	r9, r0
 8003de4:	d13f      	bne.n	8003e66 <_malloc_r+0xe6>
 8003de6:	6821      	ldr	r1, [r4, #0]
 8003de8:	4638      	mov	r0, r7
 8003dea:	1a6d      	subs	r5, r5, r1
 8003dec:	4629      	mov	r1, r5
 8003dee:	f7ff ffa7 	bl	8003d40 <sbrk_aligned>
 8003df2:	3001      	adds	r0, #1
 8003df4:	d037      	beq.n	8003e66 <_malloc_r+0xe6>
 8003df6:	6823      	ldr	r3, [r4, #0]
 8003df8:	442b      	add	r3, r5
 8003dfa:	6023      	str	r3, [r4, #0]
 8003dfc:	f8d8 3000 	ldr.w	r3, [r8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d038      	beq.n	8003e76 <_malloc_r+0xf6>
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	42a2      	cmp	r2, r4
 8003e08:	d12b      	bne.n	8003e62 <_malloc_r+0xe2>
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	605a      	str	r2, [r3, #4]
 8003e0e:	e00f      	b.n	8003e30 <_malloc_r+0xb0>
 8003e10:	6822      	ldr	r2, [r4, #0]
 8003e12:	1b52      	subs	r2, r2, r5
 8003e14:	d41f      	bmi.n	8003e56 <_malloc_r+0xd6>
 8003e16:	2a0b      	cmp	r2, #11
 8003e18:	d917      	bls.n	8003e4a <_malloc_r+0xca>
 8003e1a:	1961      	adds	r1, r4, r5
 8003e1c:	42a3      	cmp	r3, r4
 8003e1e:	6025      	str	r5, [r4, #0]
 8003e20:	bf18      	it	ne
 8003e22:	6059      	strne	r1, [r3, #4]
 8003e24:	6863      	ldr	r3, [r4, #4]
 8003e26:	bf08      	it	eq
 8003e28:	f8c8 1000 	streq.w	r1, [r8]
 8003e2c:	5162      	str	r2, [r4, r5]
 8003e2e:	604b      	str	r3, [r1, #4]
 8003e30:	4638      	mov	r0, r7
 8003e32:	f104 060b 	add.w	r6, r4, #11
 8003e36:	f000 f829 	bl	8003e8c <__malloc_unlock>
 8003e3a:	f026 0607 	bic.w	r6, r6, #7
 8003e3e:	1d23      	adds	r3, r4, #4
 8003e40:	1af2      	subs	r2, r6, r3
 8003e42:	d0ae      	beq.n	8003da2 <_malloc_r+0x22>
 8003e44:	1b9b      	subs	r3, r3, r6
 8003e46:	50a3      	str	r3, [r4, r2]
 8003e48:	e7ab      	b.n	8003da2 <_malloc_r+0x22>
 8003e4a:	42a3      	cmp	r3, r4
 8003e4c:	6862      	ldr	r2, [r4, #4]
 8003e4e:	d1dd      	bne.n	8003e0c <_malloc_r+0x8c>
 8003e50:	f8c8 2000 	str.w	r2, [r8]
 8003e54:	e7ec      	b.n	8003e30 <_malloc_r+0xb0>
 8003e56:	4623      	mov	r3, r4
 8003e58:	6864      	ldr	r4, [r4, #4]
 8003e5a:	e7ac      	b.n	8003db6 <_malloc_r+0x36>
 8003e5c:	4634      	mov	r4, r6
 8003e5e:	6876      	ldr	r6, [r6, #4]
 8003e60:	e7b4      	b.n	8003dcc <_malloc_r+0x4c>
 8003e62:	4613      	mov	r3, r2
 8003e64:	e7cc      	b.n	8003e00 <_malloc_r+0x80>
 8003e66:	230c      	movs	r3, #12
 8003e68:	4638      	mov	r0, r7
 8003e6a:	603b      	str	r3, [r7, #0]
 8003e6c:	f000 f80e 	bl	8003e8c <__malloc_unlock>
 8003e70:	e797      	b.n	8003da2 <_malloc_r+0x22>
 8003e72:	6025      	str	r5, [r4, #0]
 8003e74:	e7dc      	b.n	8003e30 <_malloc_r+0xb0>
 8003e76:	605b      	str	r3, [r3, #4]
 8003e78:	deff      	udf	#255	; 0xff
 8003e7a:	bf00      	nop
 8003e7c:	20000384 	.word	0x20000384

08003e80 <__malloc_lock>:
 8003e80:	4801      	ldr	r0, [pc, #4]	; (8003e88 <__malloc_lock+0x8>)
 8003e82:	f7ff b88d 	b.w	8002fa0 <__retarget_lock_acquire_recursive>
 8003e86:	bf00      	nop
 8003e88:	20000380 	.word	0x20000380

08003e8c <__malloc_unlock>:
 8003e8c:	4801      	ldr	r0, [pc, #4]	; (8003e94 <__malloc_unlock+0x8>)
 8003e8e:	f7ff b888 	b.w	8002fa2 <__retarget_lock_release_recursive>
 8003e92:	bf00      	nop
 8003e94:	20000380 	.word	0x20000380

08003e98 <_Balloc>:
 8003e98:	b570      	push	{r4, r5, r6, lr}
 8003e9a:	69c6      	ldr	r6, [r0, #28]
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	460d      	mov	r5, r1
 8003ea0:	b976      	cbnz	r6, 8003ec0 <_Balloc+0x28>
 8003ea2:	2010      	movs	r0, #16
 8003ea4:	f7ff ff44 	bl	8003d30 <malloc>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	61e0      	str	r0, [r4, #28]
 8003eac:	b920      	cbnz	r0, 8003eb8 <_Balloc+0x20>
 8003eae:	216b      	movs	r1, #107	; 0x6b
 8003eb0:	4b17      	ldr	r3, [pc, #92]	; (8003f10 <_Balloc+0x78>)
 8003eb2:	4818      	ldr	r0, [pc, #96]	; (8003f14 <_Balloc+0x7c>)
 8003eb4:	f000 fc30 	bl	8004718 <__assert_func>
 8003eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003ebc:	6006      	str	r6, [r0, #0]
 8003ebe:	60c6      	str	r6, [r0, #12]
 8003ec0:	69e6      	ldr	r6, [r4, #28]
 8003ec2:	68f3      	ldr	r3, [r6, #12]
 8003ec4:	b183      	cbz	r3, 8003ee8 <_Balloc+0x50>
 8003ec6:	69e3      	ldr	r3, [r4, #28]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003ece:	b9b8      	cbnz	r0, 8003f00 <_Balloc+0x68>
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	fa01 f605 	lsl.w	r6, r1, r5
 8003ed6:	1d72      	adds	r2, r6, #5
 8003ed8:	4620      	mov	r0, r4
 8003eda:	0092      	lsls	r2, r2, #2
 8003edc:	f000 fc3a 	bl	8004754 <_calloc_r>
 8003ee0:	b160      	cbz	r0, 8003efc <_Balloc+0x64>
 8003ee2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003ee6:	e00e      	b.n	8003f06 <_Balloc+0x6e>
 8003ee8:	2221      	movs	r2, #33	; 0x21
 8003eea:	2104      	movs	r1, #4
 8003eec:	4620      	mov	r0, r4
 8003eee:	f000 fc31 	bl	8004754 <_calloc_r>
 8003ef2:	69e3      	ldr	r3, [r4, #28]
 8003ef4:	60f0      	str	r0, [r6, #12]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1e4      	bne.n	8003ec6 <_Balloc+0x2e>
 8003efc:	2000      	movs	r0, #0
 8003efe:	bd70      	pop	{r4, r5, r6, pc}
 8003f00:	6802      	ldr	r2, [r0, #0]
 8003f02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003f06:	2300      	movs	r3, #0
 8003f08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003f0c:	e7f7      	b.n	8003efe <_Balloc+0x66>
 8003f0e:	bf00      	nop
 8003f10:	08004db3 	.word	0x08004db3
 8003f14:	08004e33 	.word	0x08004e33

08003f18 <_Bfree>:
 8003f18:	b570      	push	{r4, r5, r6, lr}
 8003f1a:	69c6      	ldr	r6, [r0, #28]
 8003f1c:	4605      	mov	r5, r0
 8003f1e:	460c      	mov	r4, r1
 8003f20:	b976      	cbnz	r6, 8003f40 <_Bfree+0x28>
 8003f22:	2010      	movs	r0, #16
 8003f24:	f7ff ff04 	bl	8003d30 <malloc>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	61e8      	str	r0, [r5, #28]
 8003f2c:	b920      	cbnz	r0, 8003f38 <_Bfree+0x20>
 8003f2e:	218f      	movs	r1, #143	; 0x8f
 8003f30:	4b08      	ldr	r3, [pc, #32]	; (8003f54 <_Bfree+0x3c>)
 8003f32:	4809      	ldr	r0, [pc, #36]	; (8003f58 <_Bfree+0x40>)
 8003f34:	f000 fbf0 	bl	8004718 <__assert_func>
 8003f38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003f3c:	6006      	str	r6, [r0, #0]
 8003f3e:	60c6      	str	r6, [r0, #12]
 8003f40:	b13c      	cbz	r4, 8003f52 <_Bfree+0x3a>
 8003f42:	69eb      	ldr	r3, [r5, #28]
 8003f44:	6862      	ldr	r2, [r4, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f4c:	6021      	str	r1, [r4, #0]
 8003f4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003f52:	bd70      	pop	{r4, r5, r6, pc}
 8003f54:	08004db3 	.word	0x08004db3
 8003f58:	08004e33 	.word	0x08004e33

08003f5c <__multadd>:
 8003f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f60:	4607      	mov	r7, r0
 8003f62:	460c      	mov	r4, r1
 8003f64:	461e      	mov	r6, r3
 8003f66:	2000      	movs	r0, #0
 8003f68:	690d      	ldr	r5, [r1, #16]
 8003f6a:	f101 0c14 	add.w	ip, r1, #20
 8003f6e:	f8dc 3000 	ldr.w	r3, [ip]
 8003f72:	3001      	adds	r0, #1
 8003f74:	b299      	uxth	r1, r3
 8003f76:	fb02 6101 	mla	r1, r2, r1, r6
 8003f7a:	0c1e      	lsrs	r6, r3, #16
 8003f7c:	0c0b      	lsrs	r3, r1, #16
 8003f7e:	fb02 3306 	mla	r3, r2, r6, r3
 8003f82:	b289      	uxth	r1, r1
 8003f84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003f88:	4285      	cmp	r5, r0
 8003f8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003f8e:	f84c 1b04 	str.w	r1, [ip], #4
 8003f92:	dcec      	bgt.n	8003f6e <__multadd+0x12>
 8003f94:	b30e      	cbz	r6, 8003fda <__multadd+0x7e>
 8003f96:	68a3      	ldr	r3, [r4, #8]
 8003f98:	42ab      	cmp	r3, r5
 8003f9a:	dc19      	bgt.n	8003fd0 <__multadd+0x74>
 8003f9c:	6861      	ldr	r1, [r4, #4]
 8003f9e:	4638      	mov	r0, r7
 8003fa0:	3101      	adds	r1, #1
 8003fa2:	f7ff ff79 	bl	8003e98 <_Balloc>
 8003fa6:	4680      	mov	r8, r0
 8003fa8:	b928      	cbnz	r0, 8003fb6 <__multadd+0x5a>
 8003faa:	4602      	mov	r2, r0
 8003fac:	21ba      	movs	r1, #186	; 0xba
 8003fae:	4b0c      	ldr	r3, [pc, #48]	; (8003fe0 <__multadd+0x84>)
 8003fb0:	480c      	ldr	r0, [pc, #48]	; (8003fe4 <__multadd+0x88>)
 8003fb2:	f000 fbb1 	bl	8004718 <__assert_func>
 8003fb6:	6922      	ldr	r2, [r4, #16]
 8003fb8:	f104 010c 	add.w	r1, r4, #12
 8003fbc:	3202      	adds	r2, #2
 8003fbe:	0092      	lsls	r2, r2, #2
 8003fc0:	300c      	adds	r0, #12
 8003fc2:	f000 fb9b 	bl	80046fc <memcpy>
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	4638      	mov	r0, r7
 8003fca:	f7ff ffa5 	bl	8003f18 <_Bfree>
 8003fce:	4644      	mov	r4, r8
 8003fd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003fd4:	3501      	adds	r5, #1
 8003fd6:	615e      	str	r6, [r3, #20]
 8003fd8:	6125      	str	r5, [r4, #16]
 8003fda:	4620      	mov	r0, r4
 8003fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fe0:	08004e22 	.word	0x08004e22
 8003fe4:	08004e33 	.word	0x08004e33

08003fe8 <__hi0bits>:
 8003fe8:	0c02      	lsrs	r2, r0, #16
 8003fea:	0412      	lsls	r2, r2, #16
 8003fec:	4603      	mov	r3, r0
 8003fee:	b9ca      	cbnz	r2, 8004024 <__hi0bits+0x3c>
 8003ff0:	0403      	lsls	r3, r0, #16
 8003ff2:	2010      	movs	r0, #16
 8003ff4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003ff8:	bf04      	itt	eq
 8003ffa:	021b      	lsleq	r3, r3, #8
 8003ffc:	3008      	addeq	r0, #8
 8003ffe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004002:	bf04      	itt	eq
 8004004:	011b      	lsleq	r3, r3, #4
 8004006:	3004      	addeq	r0, #4
 8004008:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800400c:	bf04      	itt	eq
 800400e:	009b      	lsleq	r3, r3, #2
 8004010:	3002      	addeq	r0, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	db05      	blt.n	8004022 <__hi0bits+0x3a>
 8004016:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800401a:	f100 0001 	add.w	r0, r0, #1
 800401e:	bf08      	it	eq
 8004020:	2020      	moveq	r0, #32
 8004022:	4770      	bx	lr
 8004024:	2000      	movs	r0, #0
 8004026:	e7e5      	b.n	8003ff4 <__hi0bits+0xc>

08004028 <__lo0bits>:
 8004028:	6803      	ldr	r3, [r0, #0]
 800402a:	4602      	mov	r2, r0
 800402c:	f013 0007 	ands.w	r0, r3, #7
 8004030:	d00b      	beq.n	800404a <__lo0bits+0x22>
 8004032:	07d9      	lsls	r1, r3, #31
 8004034:	d421      	bmi.n	800407a <__lo0bits+0x52>
 8004036:	0798      	lsls	r0, r3, #30
 8004038:	bf49      	itett	mi
 800403a:	085b      	lsrmi	r3, r3, #1
 800403c:	089b      	lsrpl	r3, r3, #2
 800403e:	2001      	movmi	r0, #1
 8004040:	6013      	strmi	r3, [r2, #0]
 8004042:	bf5c      	itt	pl
 8004044:	2002      	movpl	r0, #2
 8004046:	6013      	strpl	r3, [r2, #0]
 8004048:	4770      	bx	lr
 800404a:	b299      	uxth	r1, r3
 800404c:	b909      	cbnz	r1, 8004052 <__lo0bits+0x2a>
 800404e:	2010      	movs	r0, #16
 8004050:	0c1b      	lsrs	r3, r3, #16
 8004052:	b2d9      	uxtb	r1, r3
 8004054:	b909      	cbnz	r1, 800405a <__lo0bits+0x32>
 8004056:	3008      	adds	r0, #8
 8004058:	0a1b      	lsrs	r3, r3, #8
 800405a:	0719      	lsls	r1, r3, #28
 800405c:	bf04      	itt	eq
 800405e:	091b      	lsreq	r3, r3, #4
 8004060:	3004      	addeq	r0, #4
 8004062:	0799      	lsls	r1, r3, #30
 8004064:	bf04      	itt	eq
 8004066:	089b      	lsreq	r3, r3, #2
 8004068:	3002      	addeq	r0, #2
 800406a:	07d9      	lsls	r1, r3, #31
 800406c:	d403      	bmi.n	8004076 <__lo0bits+0x4e>
 800406e:	085b      	lsrs	r3, r3, #1
 8004070:	f100 0001 	add.w	r0, r0, #1
 8004074:	d003      	beq.n	800407e <__lo0bits+0x56>
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	4770      	bx	lr
 800407a:	2000      	movs	r0, #0
 800407c:	4770      	bx	lr
 800407e:	2020      	movs	r0, #32
 8004080:	4770      	bx	lr
	...

08004084 <__i2b>:
 8004084:	b510      	push	{r4, lr}
 8004086:	460c      	mov	r4, r1
 8004088:	2101      	movs	r1, #1
 800408a:	f7ff ff05 	bl	8003e98 <_Balloc>
 800408e:	4602      	mov	r2, r0
 8004090:	b928      	cbnz	r0, 800409e <__i2b+0x1a>
 8004092:	f240 1145 	movw	r1, #325	; 0x145
 8004096:	4b04      	ldr	r3, [pc, #16]	; (80040a8 <__i2b+0x24>)
 8004098:	4804      	ldr	r0, [pc, #16]	; (80040ac <__i2b+0x28>)
 800409a:	f000 fb3d 	bl	8004718 <__assert_func>
 800409e:	2301      	movs	r3, #1
 80040a0:	6144      	str	r4, [r0, #20]
 80040a2:	6103      	str	r3, [r0, #16]
 80040a4:	bd10      	pop	{r4, pc}
 80040a6:	bf00      	nop
 80040a8:	08004e22 	.word	0x08004e22
 80040ac:	08004e33 	.word	0x08004e33

080040b0 <__multiply>:
 80040b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b4:	4691      	mov	r9, r2
 80040b6:	690a      	ldr	r2, [r1, #16]
 80040b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80040bc:	460c      	mov	r4, r1
 80040be:	429a      	cmp	r2, r3
 80040c0:	bfbe      	ittt	lt
 80040c2:	460b      	movlt	r3, r1
 80040c4:	464c      	movlt	r4, r9
 80040c6:	4699      	movlt	r9, r3
 80040c8:	6927      	ldr	r7, [r4, #16]
 80040ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80040ce:	68a3      	ldr	r3, [r4, #8]
 80040d0:	6861      	ldr	r1, [r4, #4]
 80040d2:	eb07 060a 	add.w	r6, r7, sl
 80040d6:	42b3      	cmp	r3, r6
 80040d8:	b085      	sub	sp, #20
 80040da:	bfb8      	it	lt
 80040dc:	3101      	addlt	r1, #1
 80040de:	f7ff fedb 	bl	8003e98 <_Balloc>
 80040e2:	b930      	cbnz	r0, 80040f2 <__multiply+0x42>
 80040e4:	4602      	mov	r2, r0
 80040e6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80040ea:	4b43      	ldr	r3, [pc, #268]	; (80041f8 <__multiply+0x148>)
 80040ec:	4843      	ldr	r0, [pc, #268]	; (80041fc <__multiply+0x14c>)
 80040ee:	f000 fb13 	bl	8004718 <__assert_func>
 80040f2:	f100 0514 	add.w	r5, r0, #20
 80040f6:	462b      	mov	r3, r5
 80040f8:	2200      	movs	r2, #0
 80040fa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80040fe:	4543      	cmp	r3, r8
 8004100:	d321      	bcc.n	8004146 <__multiply+0x96>
 8004102:	f104 0314 	add.w	r3, r4, #20
 8004106:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800410a:	f109 0314 	add.w	r3, r9, #20
 800410e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004112:	9202      	str	r2, [sp, #8]
 8004114:	1b3a      	subs	r2, r7, r4
 8004116:	3a15      	subs	r2, #21
 8004118:	f022 0203 	bic.w	r2, r2, #3
 800411c:	3204      	adds	r2, #4
 800411e:	f104 0115 	add.w	r1, r4, #21
 8004122:	428f      	cmp	r7, r1
 8004124:	bf38      	it	cc
 8004126:	2204      	movcc	r2, #4
 8004128:	9201      	str	r2, [sp, #4]
 800412a:	9a02      	ldr	r2, [sp, #8]
 800412c:	9303      	str	r3, [sp, #12]
 800412e:	429a      	cmp	r2, r3
 8004130:	d80c      	bhi.n	800414c <__multiply+0x9c>
 8004132:	2e00      	cmp	r6, #0
 8004134:	dd03      	ble.n	800413e <__multiply+0x8e>
 8004136:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800413a:	2b00      	cmp	r3, #0
 800413c:	d05a      	beq.n	80041f4 <__multiply+0x144>
 800413e:	6106      	str	r6, [r0, #16]
 8004140:	b005      	add	sp, #20
 8004142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004146:	f843 2b04 	str.w	r2, [r3], #4
 800414a:	e7d8      	b.n	80040fe <__multiply+0x4e>
 800414c:	f8b3 a000 	ldrh.w	sl, [r3]
 8004150:	f1ba 0f00 	cmp.w	sl, #0
 8004154:	d023      	beq.n	800419e <__multiply+0xee>
 8004156:	46a9      	mov	r9, r5
 8004158:	f04f 0c00 	mov.w	ip, #0
 800415c:	f104 0e14 	add.w	lr, r4, #20
 8004160:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004164:	f8d9 1000 	ldr.w	r1, [r9]
 8004168:	fa1f fb82 	uxth.w	fp, r2
 800416c:	b289      	uxth	r1, r1
 800416e:	fb0a 110b 	mla	r1, sl, fp, r1
 8004172:	4461      	add	r1, ip
 8004174:	f8d9 c000 	ldr.w	ip, [r9]
 8004178:	0c12      	lsrs	r2, r2, #16
 800417a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800417e:	fb0a c202 	mla	r2, sl, r2, ip
 8004182:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004186:	b289      	uxth	r1, r1
 8004188:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800418c:	4577      	cmp	r7, lr
 800418e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004192:	f849 1b04 	str.w	r1, [r9], #4
 8004196:	d8e3      	bhi.n	8004160 <__multiply+0xb0>
 8004198:	9a01      	ldr	r2, [sp, #4]
 800419a:	f845 c002 	str.w	ip, [r5, r2]
 800419e:	9a03      	ldr	r2, [sp, #12]
 80041a0:	3304      	adds	r3, #4
 80041a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80041a6:	f1b9 0f00 	cmp.w	r9, #0
 80041aa:	d021      	beq.n	80041f0 <__multiply+0x140>
 80041ac:	46ae      	mov	lr, r5
 80041ae:	f04f 0a00 	mov.w	sl, #0
 80041b2:	6829      	ldr	r1, [r5, #0]
 80041b4:	f104 0c14 	add.w	ip, r4, #20
 80041b8:	f8bc b000 	ldrh.w	fp, [ip]
 80041bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80041c0:	b289      	uxth	r1, r1
 80041c2:	fb09 220b 	mla	r2, r9, fp, r2
 80041c6:	4452      	add	r2, sl
 80041c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80041cc:	f84e 1b04 	str.w	r1, [lr], #4
 80041d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80041d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80041d8:	f8be 1000 	ldrh.w	r1, [lr]
 80041dc:	4567      	cmp	r7, ip
 80041de:	fb09 110a 	mla	r1, r9, sl, r1
 80041e2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80041e6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80041ea:	d8e5      	bhi.n	80041b8 <__multiply+0x108>
 80041ec:	9a01      	ldr	r2, [sp, #4]
 80041ee:	50a9      	str	r1, [r5, r2]
 80041f0:	3504      	adds	r5, #4
 80041f2:	e79a      	b.n	800412a <__multiply+0x7a>
 80041f4:	3e01      	subs	r6, #1
 80041f6:	e79c      	b.n	8004132 <__multiply+0x82>
 80041f8:	08004e22 	.word	0x08004e22
 80041fc:	08004e33 	.word	0x08004e33

08004200 <__pow5mult>:
 8004200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004204:	4615      	mov	r5, r2
 8004206:	f012 0203 	ands.w	r2, r2, #3
 800420a:	4606      	mov	r6, r0
 800420c:	460f      	mov	r7, r1
 800420e:	d007      	beq.n	8004220 <__pow5mult+0x20>
 8004210:	4c25      	ldr	r4, [pc, #148]	; (80042a8 <__pow5mult+0xa8>)
 8004212:	3a01      	subs	r2, #1
 8004214:	2300      	movs	r3, #0
 8004216:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800421a:	f7ff fe9f 	bl	8003f5c <__multadd>
 800421e:	4607      	mov	r7, r0
 8004220:	10ad      	asrs	r5, r5, #2
 8004222:	d03d      	beq.n	80042a0 <__pow5mult+0xa0>
 8004224:	69f4      	ldr	r4, [r6, #28]
 8004226:	b97c      	cbnz	r4, 8004248 <__pow5mult+0x48>
 8004228:	2010      	movs	r0, #16
 800422a:	f7ff fd81 	bl	8003d30 <malloc>
 800422e:	4602      	mov	r2, r0
 8004230:	61f0      	str	r0, [r6, #28]
 8004232:	b928      	cbnz	r0, 8004240 <__pow5mult+0x40>
 8004234:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004238:	4b1c      	ldr	r3, [pc, #112]	; (80042ac <__pow5mult+0xac>)
 800423a:	481d      	ldr	r0, [pc, #116]	; (80042b0 <__pow5mult+0xb0>)
 800423c:	f000 fa6c 	bl	8004718 <__assert_func>
 8004240:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004244:	6004      	str	r4, [r0, #0]
 8004246:	60c4      	str	r4, [r0, #12]
 8004248:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800424c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004250:	b94c      	cbnz	r4, 8004266 <__pow5mult+0x66>
 8004252:	f240 2171 	movw	r1, #625	; 0x271
 8004256:	4630      	mov	r0, r6
 8004258:	f7ff ff14 	bl	8004084 <__i2b>
 800425c:	2300      	movs	r3, #0
 800425e:	4604      	mov	r4, r0
 8004260:	f8c8 0008 	str.w	r0, [r8, #8]
 8004264:	6003      	str	r3, [r0, #0]
 8004266:	f04f 0900 	mov.w	r9, #0
 800426a:	07eb      	lsls	r3, r5, #31
 800426c:	d50a      	bpl.n	8004284 <__pow5mult+0x84>
 800426e:	4639      	mov	r1, r7
 8004270:	4622      	mov	r2, r4
 8004272:	4630      	mov	r0, r6
 8004274:	f7ff ff1c 	bl	80040b0 <__multiply>
 8004278:	4680      	mov	r8, r0
 800427a:	4639      	mov	r1, r7
 800427c:	4630      	mov	r0, r6
 800427e:	f7ff fe4b 	bl	8003f18 <_Bfree>
 8004282:	4647      	mov	r7, r8
 8004284:	106d      	asrs	r5, r5, #1
 8004286:	d00b      	beq.n	80042a0 <__pow5mult+0xa0>
 8004288:	6820      	ldr	r0, [r4, #0]
 800428a:	b938      	cbnz	r0, 800429c <__pow5mult+0x9c>
 800428c:	4622      	mov	r2, r4
 800428e:	4621      	mov	r1, r4
 8004290:	4630      	mov	r0, r6
 8004292:	f7ff ff0d 	bl	80040b0 <__multiply>
 8004296:	6020      	str	r0, [r4, #0]
 8004298:	f8c0 9000 	str.w	r9, [r0]
 800429c:	4604      	mov	r4, r0
 800429e:	e7e4      	b.n	800426a <__pow5mult+0x6a>
 80042a0:	4638      	mov	r0, r7
 80042a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042a6:	bf00      	nop
 80042a8:	08004f80 	.word	0x08004f80
 80042ac:	08004db3 	.word	0x08004db3
 80042b0:	08004e33 	.word	0x08004e33

080042b4 <__lshift>:
 80042b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042b8:	460c      	mov	r4, r1
 80042ba:	4607      	mov	r7, r0
 80042bc:	4691      	mov	r9, r2
 80042be:	6923      	ldr	r3, [r4, #16]
 80042c0:	6849      	ldr	r1, [r1, #4]
 80042c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80042c6:	68a3      	ldr	r3, [r4, #8]
 80042c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80042cc:	f108 0601 	add.w	r6, r8, #1
 80042d0:	42b3      	cmp	r3, r6
 80042d2:	db0b      	blt.n	80042ec <__lshift+0x38>
 80042d4:	4638      	mov	r0, r7
 80042d6:	f7ff fddf 	bl	8003e98 <_Balloc>
 80042da:	4605      	mov	r5, r0
 80042dc:	b948      	cbnz	r0, 80042f2 <__lshift+0x3e>
 80042de:	4602      	mov	r2, r0
 80042e0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80042e4:	4b27      	ldr	r3, [pc, #156]	; (8004384 <__lshift+0xd0>)
 80042e6:	4828      	ldr	r0, [pc, #160]	; (8004388 <__lshift+0xd4>)
 80042e8:	f000 fa16 	bl	8004718 <__assert_func>
 80042ec:	3101      	adds	r1, #1
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	e7ee      	b.n	80042d0 <__lshift+0x1c>
 80042f2:	2300      	movs	r3, #0
 80042f4:	f100 0114 	add.w	r1, r0, #20
 80042f8:	f100 0210 	add.w	r2, r0, #16
 80042fc:	4618      	mov	r0, r3
 80042fe:	4553      	cmp	r3, sl
 8004300:	db33      	blt.n	800436a <__lshift+0xb6>
 8004302:	6920      	ldr	r0, [r4, #16]
 8004304:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004308:	f104 0314 	add.w	r3, r4, #20
 800430c:	f019 091f 	ands.w	r9, r9, #31
 8004310:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004314:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004318:	d02b      	beq.n	8004372 <__lshift+0xbe>
 800431a:	468a      	mov	sl, r1
 800431c:	2200      	movs	r2, #0
 800431e:	f1c9 0e20 	rsb	lr, r9, #32
 8004322:	6818      	ldr	r0, [r3, #0]
 8004324:	fa00 f009 	lsl.w	r0, r0, r9
 8004328:	4310      	orrs	r0, r2
 800432a:	f84a 0b04 	str.w	r0, [sl], #4
 800432e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004332:	459c      	cmp	ip, r3
 8004334:	fa22 f20e 	lsr.w	r2, r2, lr
 8004338:	d8f3      	bhi.n	8004322 <__lshift+0x6e>
 800433a:	ebac 0304 	sub.w	r3, ip, r4
 800433e:	3b15      	subs	r3, #21
 8004340:	f023 0303 	bic.w	r3, r3, #3
 8004344:	3304      	adds	r3, #4
 8004346:	f104 0015 	add.w	r0, r4, #21
 800434a:	4584      	cmp	ip, r0
 800434c:	bf38      	it	cc
 800434e:	2304      	movcc	r3, #4
 8004350:	50ca      	str	r2, [r1, r3]
 8004352:	b10a      	cbz	r2, 8004358 <__lshift+0xa4>
 8004354:	f108 0602 	add.w	r6, r8, #2
 8004358:	3e01      	subs	r6, #1
 800435a:	4638      	mov	r0, r7
 800435c:	4621      	mov	r1, r4
 800435e:	612e      	str	r6, [r5, #16]
 8004360:	f7ff fdda 	bl	8003f18 <_Bfree>
 8004364:	4628      	mov	r0, r5
 8004366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436a:	f842 0f04 	str.w	r0, [r2, #4]!
 800436e:	3301      	adds	r3, #1
 8004370:	e7c5      	b.n	80042fe <__lshift+0x4a>
 8004372:	3904      	subs	r1, #4
 8004374:	f853 2b04 	ldr.w	r2, [r3], #4
 8004378:	459c      	cmp	ip, r3
 800437a:	f841 2f04 	str.w	r2, [r1, #4]!
 800437e:	d8f9      	bhi.n	8004374 <__lshift+0xc0>
 8004380:	e7ea      	b.n	8004358 <__lshift+0xa4>
 8004382:	bf00      	nop
 8004384:	08004e22 	.word	0x08004e22
 8004388:	08004e33 	.word	0x08004e33

0800438c <__mcmp>:
 800438c:	4603      	mov	r3, r0
 800438e:	690a      	ldr	r2, [r1, #16]
 8004390:	6900      	ldr	r0, [r0, #16]
 8004392:	b530      	push	{r4, r5, lr}
 8004394:	1a80      	subs	r0, r0, r2
 8004396:	d10d      	bne.n	80043b4 <__mcmp+0x28>
 8004398:	3314      	adds	r3, #20
 800439a:	3114      	adds	r1, #20
 800439c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80043a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80043a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80043a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80043ac:	4295      	cmp	r5, r2
 80043ae:	d002      	beq.n	80043b6 <__mcmp+0x2a>
 80043b0:	d304      	bcc.n	80043bc <__mcmp+0x30>
 80043b2:	2001      	movs	r0, #1
 80043b4:	bd30      	pop	{r4, r5, pc}
 80043b6:	42a3      	cmp	r3, r4
 80043b8:	d3f4      	bcc.n	80043a4 <__mcmp+0x18>
 80043ba:	e7fb      	b.n	80043b4 <__mcmp+0x28>
 80043bc:	f04f 30ff 	mov.w	r0, #4294967295
 80043c0:	e7f8      	b.n	80043b4 <__mcmp+0x28>
	...

080043c4 <__mdiff>:
 80043c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043c8:	460d      	mov	r5, r1
 80043ca:	4607      	mov	r7, r0
 80043cc:	4611      	mov	r1, r2
 80043ce:	4628      	mov	r0, r5
 80043d0:	4614      	mov	r4, r2
 80043d2:	f7ff ffdb 	bl	800438c <__mcmp>
 80043d6:	1e06      	subs	r6, r0, #0
 80043d8:	d111      	bne.n	80043fe <__mdiff+0x3a>
 80043da:	4631      	mov	r1, r6
 80043dc:	4638      	mov	r0, r7
 80043de:	f7ff fd5b 	bl	8003e98 <_Balloc>
 80043e2:	4602      	mov	r2, r0
 80043e4:	b928      	cbnz	r0, 80043f2 <__mdiff+0x2e>
 80043e6:	f240 2137 	movw	r1, #567	; 0x237
 80043ea:	4b3a      	ldr	r3, [pc, #232]	; (80044d4 <__mdiff+0x110>)
 80043ec:	483a      	ldr	r0, [pc, #232]	; (80044d8 <__mdiff+0x114>)
 80043ee:	f000 f993 	bl	8004718 <__assert_func>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80043f8:	4610      	mov	r0, r2
 80043fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043fe:	bfa4      	itt	ge
 8004400:	4623      	movge	r3, r4
 8004402:	462c      	movge	r4, r5
 8004404:	4638      	mov	r0, r7
 8004406:	6861      	ldr	r1, [r4, #4]
 8004408:	bfa6      	itte	ge
 800440a:	461d      	movge	r5, r3
 800440c:	2600      	movge	r6, #0
 800440e:	2601      	movlt	r6, #1
 8004410:	f7ff fd42 	bl	8003e98 <_Balloc>
 8004414:	4602      	mov	r2, r0
 8004416:	b918      	cbnz	r0, 8004420 <__mdiff+0x5c>
 8004418:	f240 2145 	movw	r1, #581	; 0x245
 800441c:	4b2d      	ldr	r3, [pc, #180]	; (80044d4 <__mdiff+0x110>)
 800441e:	e7e5      	b.n	80043ec <__mdiff+0x28>
 8004420:	f102 0814 	add.w	r8, r2, #20
 8004424:	46c2      	mov	sl, r8
 8004426:	f04f 0c00 	mov.w	ip, #0
 800442a:	6927      	ldr	r7, [r4, #16]
 800442c:	60c6      	str	r6, [r0, #12]
 800442e:	692e      	ldr	r6, [r5, #16]
 8004430:	f104 0014 	add.w	r0, r4, #20
 8004434:	f105 0914 	add.w	r9, r5, #20
 8004438:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800443c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004440:	3410      	adds	r4, #16
 8004442:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8004446:	f859 3b04 	ldr.w	r3, [r9], #4
 800444a:	fa1f f18b 	uxth.w	r1, fp
 800444e:	4461      	add	r1, ip
 8004450:	fa1f fc83 	uxth.w	ip, r3
 8004454:	0c1b      	lsrs	r3, r3, #16
 8004456:	eba1 010c 	sub.w	r1, r1, ip
 800445a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800445e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004462:	b289      	uxth	r1, r1
 8004464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004468:	454e      	cmp	r6, r9
 800446a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800446e:	f84a 1b04 	str.w	r1, [sl], #4
 8004472:	d8e6      	bhi.n	8004442 <__mdiff+0x7e>
 8004474:	1b73      	subs	r3, r6, r5
 8004476:	3b15      	subs	r3, #21
 8004478:	f023 0303 	bic.w	r3, r3, #3
 800447c:	3515      	adds	r5, #21
 800447e:	3304      	adds	r3, #4
 8004480:	42ae      	cmp	r6, r5
 8004482:	bf38      	it	cc
 8004484:	2304      	movcc	r3, #4
 8004486:	4418      	add	r0, r3
 8004488:	4443      	add	r3, r8
 800448a:	461e      	mov	r6, r3
 800448c:	4605      	mov	r5, r0
 800448e:	4575      	cmp	r5, lr
 8004490:	d30e      	bcc.n	80044b0 <__mdiff+0xec>
 8004492:	f10e 0103 	add.w	r1, lr, #3
 8004496:	1a09      	subs	r1, r1, r0
 8004498:	f021 0103 	bic.w	r1, r1, #3
 800449c:	3803      	subs	r0, #3
 800449e:	4586      	cmp	lr, r0
 80044a0:	bf38      	it	cc
 80044a2:	2100      	movcc	r1, #0
 80044a4:	440b      	add	r3, r1
 80044a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80044aa:	b189      	cbz	r1, 80044d0 <__mdiff+0x10c>
 80044ac:	6117      	str	r7, [r2, #16]
 80044ae:	e7a3      	b.n	80043f8 <__mdiff+0x34>
 80044b0:	f855 8b04 	ldr.w	r8, [r5], #4
 80044b4:	fa1f f188 	uxth.w	r1, r8
 80044b8:	4461      	add	r1, ip
 80044ba:	140c      	asrs	r4, r1, #16
 80044bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80044c0:	b289      	uxth	r1, r1
 80044c2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80044c6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80044ca:	f846 1b04 	str.w	r1, [r6], #4
 80044ce:	e7de      	b.n	800448e <__mdiff+0xca>
 80044d0:	3f01      	subs	r7, #1
 80044d2:	e7e8      	b.n	80044a6 <__mdiff+0xe2>
 80044d4:	08004e22 	.word	0x08004e22
 80044d8:	08004e33 	.word	0x08004e33

080044dc <__d2b>:
 80044dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044de:	2101      	movs	r1, #1
 80044e0:	4617      	mov	r7, r2
 80044e2:	461c      	mov	r4, r3
 80044e4:	9e08      	ldr	r6, [sp, #32]
 80044e6:	f7ff fcd7 	bl	8003e98 <_Balloc>
 80044ea:	4605      	mov	r5, r0
 80044ec:	b930      	cbnz	r0, 80044fc <__d2b+0x20>
 80044ee:	4602      	mov	r2, r0
 80044f0:	f240 310f 	movw	r1, #783	; 0x30f
 80044f4:	4b22      	ldr	r3, [pc, #136]	; (8004580 <__d2b+0xa4>)
 80044f6:	4823      	ldr	r0, [pc, #140]	; (8004584 <__d2b+0xa8>)
 80044f8:	f000 f90e 	bl	8004718 <__assert_func>
 80044fc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8004500:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8004504:	bb24      	cbnz	r4, 8004550 <__d2b+0x74>
 8004506:	2f00      	cmp	r7, #0
 8004508:	9301      	str	r3, [sp, #4]
 800450a:	d026      	beq.n	800455a <__d2b+0x7e>
 800450c:	4668      	mov	r0, sp
 800450e:	9700      	str	r7, [sp, #0]
 8004510:	f7ff fd8a 	bl	8004028 <__lo0bits>
 8004514:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004518:	b1e8      	cbz	r0, 8004556 <__d2b+0x7a>
 800451a:	f1c0 0320 	rsb	r3, r0, #32
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	430b      	orrs	r3, r1
 8004524:	40c2      	lsrs	r2, r0
 8004526:	616b      	str	r3, [r5, #20]
 8004528:	9201      	str	r2, [sp, #4]
 800452a:	9b01      	ldr	r3, [sp, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	bf14      	ite	ne
 8004530:	2102      	movne	r1, #2
 8004532:	2101      	moveq	r1, #1
 8004534:	61ab      	str	r3, [r5, #24]
 8004536:	6129      	str	r1, [r5, #16]
 8004538:	b1bc      	cbz	r4, 800456a <__d2b+0x8e>
 800453a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800453e:	4404      	add	r4, r0
 8004540:	6034      	str	r4, [r6, #0]
 8004542:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004548:	6018      	str	r0, [r3, #0]
 800454a:	4628      	mov	r0, r5
 800454c:	b003      	add	sp, #12
 800454e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004550:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004554:	e7d7      	b.n	8004506 <__d2b+0x2a>
 8004556:	6169      	str	r1, [r5, #20]
 8004558:	e7e7      	b.n	800452a <__d2b+0x4e>
 800455a:	a801      	add	r0, sp, #4
 800455c:	f7ff fd64 	bl	8004028 <__lo0bits>
 8004560:	9b01      	ldr	r3, [sp, #4]
 8004562:	2101      	movs	r1, #1
 8004564:	616b      	str	r3, [r5, #20]
 8004566:	3020      	adds	r0, #32
 8004568:	e7e5      	b.n	8004536 <__d2b+0x5a>
 800456a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800456e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8004572:	6030      	str	r0, [r6, #0]
 8004574:	6918      	ldr	r0, [r3, #16]
 8004576:	f7ff fd37 	bl	8003fe8 <__hi0bits>
 800457a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800457e:	e7e2      	b.n	8004546 <__d2b+0x6a>
 8004580:	08004e22 	.word	0x08004e22
 8004584:	08004e33 	.word	0x08004e33

08004588 <__sflush_r>:
 8004588:	898a      	ldrh	r2, [r1, #12]
 800458a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800458c:	4605      	mov	r5, r0
 800458e:	0710      	lsls	r0, r2, #28
 8004590:	460c      	mov	r4, r1
 8004592:	d457      	bmi.n	8004644 <__sflush_r+0xbc>
 8004594:	684b      	ldr	r3, [r1, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	dc04      	bgt.n	80045a4 <__sflush_r+0x1c>
 800459a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800459c:	2b00      	cmp	r3, #0
 800459e:	dc01      	bgt.n	80045a4 <__sflush_r+0x1c>
 80045a0:	2000      	movs	r0, #0
 80045a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045a6:	2e00      	cmp	r6, #0
 80045a8:	d0fa      	beq.n	80045a0 <__sflush_r+0x18>
 80045aa:	2300      	movs	r3, #0
 80045ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80045b0:	682f      	ldr	r7, [r5, #0]
 80045b2:	6a21      	ldr	r1, [r4, #32]
 80045b4:	602b      	str	r3, [r5, #0]
 80045b6:	d032      	beq.n	800461e <__sflush_r+0x96>
 80045b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045ba:	89a3      	ldrh	r3, [r4, #12]
 80045bc:	075a      	lsls	r2, r3, #29
 80045be:	d505      	bpl.n	80045cc <__sflush_r+0x44>
 80045c0:	6863      	ldr	r3, [r4, #4]
 80045c2:	1ac0      	subs	r0, r0, r3
 80045c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045c6:	b10b      	cbz	r3, 80045cc <__sflush_r+0x44>
 80045c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045ca:	1ac0      	subs	r0, r0, r3
 80045cc:	2300      	movs	r3, #0
 80045ce:	4602      	mov	r2, r0
 80045d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045d2:	4628      	mov	r0, r5
 80045d4:	6a21      	ldr	r1, [r4, #32]
 80045d6:	47b0      	blx	r6
 80045d8:	1c43      	adds	r3, r0, #1
 80045da:	89a3      	ldrh	r3, [r4, #12]
 80045dc:	d106      	bne.n	80045ec <__sflush_r+0x64>
 80045de:	6829      	ldr	r1, [r5, #0]
 80045e0:	291d      	cmp	r1, #29
 80045e2:	d82b      	bhi.n	800463c <__sflush_r+0xb4>
 80045e4:	4a28      	ldr	r2, [pc, #160]	; (8004688 <__sflush_r+0x100>)
 80045e6:	410a      	asrs	r2, r1
 80045e8:	07d6      	lsls	r6, r2, #31
 80045ea:	d427      	bmi.n	800463c <__sflush_r+0xb4>
 80045ec:	2200      	movs	r2, #0
 80045ee:	6062      	str	r2, [r4, #4]
 80045f0:	6922      	ldr	r2, [r4, #16]
 80045f2:	04d9      	lsls	r1, r3, #19
 80045f4:	6022      	str	r2, [r4, #0]
 80045f6:	d504      	bpl.n	8004602 <__sflush_r+0x7a>
 80045f8:	1c42      	adds	r2, r0, #1
 80045fa:	d101      	bne.n	8004600 <__sflush_r+0x78>
 80045fc:	682b      	ldr	r3, [r5, #0]
 80045fe:	b903      	cbnz	r3, 8004602 <__sflush_r+0x7a>
 8004600:	6560      	str	r0, [r4, #84]	; 0x54
 8004602:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004604:	602f      	str	r7, [r5, #0]
 8004606:	2900      	cmp	r1, #0
 8004608:	d0ca      	beq.n	80045a0 <__sflush_r+0x18>
 800460a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800460e:	4299      	cmp	r1, r3
 8004610:	d002      	beq.n	8004618 <__sflush_r+0x90>
 8004612:	4628      	mov	r0, r5
 8004614:	f7ff fb44 	bl	8003ca0 <_free_r>
 8004618:	2000      	movs	r0, #0
 800461a:	6360      	str	r0, [r4, #52]	; 0x34
 800461c:	e7c1      	b.n	80045a2 <__sflush_r+0x1a>
 800461e:	2301      	movs	r3, #1
 8004620:	4628      	mov	r0, r5
 8004622:	47b0      	blx	r6
 8004624:	1c41      	adds	r1, r0, #1
 8004626:	d1c8      	bne.n	80045ba <__sflush_r+0x32>
 8004628:	682b      	ldr	r3, [r5, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0c5      	beq.n	80045ba <__sflush_r+0x32>
 800462e:	2b1d      	cmp	r3, #29
 8004630:	d001      	beq.n	8004636 <__sflush_r+0xae>
 8004632:	2b16      	cmp	r3, #22
 8004634:	d101      	bne.n	800463a <__sflush_r+0xb2>
 8004636:	602f      	str	r7, [r5, #0]
 8004638:	e7b2      	b.n	80045a0 <__sflush_r+0x18>
 800463a:	89a3      	ldrh	r3, [r4, #12]
 800463c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004640:	81a3      	strh	r3, [r4, #12]
 8004642:	e7ae      	b.n	80045a2 <__sflush_r+0x1a>
 8004644:	690f      	ldr	r7, [r1, #16]
 8004646:	2f00      	cmp	r7, #0
 8004648:	d0aa      	beq.n	80045a0 <__sflush_r+0x18>
 800464a:	0793      	lsls	r3, r2, #30
 800464c:	bf18      	it	ne
 800464e:	2300      	movne	r3, #0
 8004650:	680e      	ldr	r6, [r1, #0]
 8004652:	bf08      	it	eq
 8004654:	694b      	ldreq	r3, [r1, #20]
 8004656:	1bf6      	subs	r6, r6, r7
 8004658:	600f      	str	r7, [r1, #0]
 800465a:	608b      	str	r3, [r1, #8]
 800465c:	2e00      	cmp	r6, #0
 800465e:	dd9f      	ble.n	80045a0 <__sflush_r+0x18>
 8004660:	4633      	mov	r3, r6
 8004662:	463a      	mov	r2, r7
 8004664:	4628      	mov	r0, r5
 8004666:	6a21      	ldr	r1, [r4, #32]
 8004668:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800466c:	47e0      	blx	ip
 800466e:	2800      	cmp	r0, #0
 8004670:	dc06      	bgt.n	8004680 <__sflush_r+0xf8>
 8004672:	89a3      	ldrh	r3, [r4, #12]
 8004674:	f04f 30ff 	mov.w	r0, #4294967295
 8004678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800467c:	81a3      	strh	r3, [r4, #12]
 800467e:	e790      	b.n	80045a2 <__sflush_r+0x1a>
 8004680:	4407      	add	r7, r0
 8004682:	1a36      	subs	r6, r6, r0
 8004684:	e7ea      	b.n	800465c <__sflush_r+0xd4>
 8004686:	bf00      	nop
 8004688:	dfbffffe 	.word	0xdfbffffe

0800468c <_fflush_r>:
 800468c:	b538      	push	{r3, r4, r5, lr}
 800468e:	690b      	ldr	r3, [r1, #16]
 8004690:	4605      	mov	r5, r0
 8004692:	460c      	mov	r4, r1
 8004694:	b913      	cbnz	r3, 800469c <_fflush_r+0x10>
 8004696:	2500      	movs	r5, #0
 8004698:	4628      	mov	r0, r5
 800469a:	bd38      	pop	{r3, r4, r5, pc}
 800469c:	b118      	cbz	r0, 80046a6 <_fflush_r+0x1a>
 800469e:	6a03      	ldr	r3, [r0, #32]
 80046a0:	b90b      	cbnz	r3, 80046a6 <_fflush_r+0x1a>
 80046a2:	f7fe fb87 	bl	8002db4 <__sinit>
 80046a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f3      	beq.n	8004696 <_fflush_r+0xa>
 80046ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80046b0:	07d0      	lsls	r0, r2, #31
 80046b2:	d404      	bmi.n	80046be <_fflush_r+0x32>
 80046b4:	0599      	lsls	r1, r3, #22
 80046b6:	d402      	bmi.n	80046be <_fflush_r+0x32>
 80046b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046ba:	f7fe fc71 	bl	8002fa0 <__retarget_lock_acquire_recursive>
 80046be:	4628      	mov	r0, r5
 80046c0:	4621      	mov	r1, r4
 80046c2:	f7ff ff61 	bl	8004588 <__sflush_r>
 80046c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046c8:	4605      	mov	r5, r0
 80046ca:	07da      	lsls	r2, r3, #31
 80046cc:	d4e4      	bmi.n	8004698 <_fflush_r+0xc>
 80046ce:	89a3      	ldrh	r3, [r4, #12]
 80046d0:	059b      	lsls	r3, r3, #22
 80046d2:	d4e1      	bmi.n	8004698 <_fflush_r+0xc>
 80046d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046d6:	f7fe fc64 	bl	8002fa2 <__retarget_lock_release_recursive>
 80046da:	e7dd      	b.n	8004698 <_fflush_r+0xc>

080046dc <_sbrk_r>:
 80046dc:	b538      	push	{r3, r4, r5, lr}
 80046de:	2300      	movs	r3, #0
 80046e0:	4d05      	ldr	r5, [pc, #20]	; (80046f8 <_sbrk_r+0x1c>)
 80046e2:	4604      	mov	r4, r0
 80046e4:	4608      	mov	r0, r1
 80046e6:	602b      	str	r3, [r5, #0]
 80046e8:	f7fc fc24 	bl	8000f34 <_sbrk>
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	d102      	bne.n	80046f6 <_sbrk_r+0x1a>
 80046f0:	682b      	ldr	r3, [r5, #0]
 80046f2:	b103      	cbz	r3, 80046f6 <_sbrk_r+0x1a>
 80046f4:	6023      	str	r3, [r4, #0]
 80046f6:	bd38      	pop	{r3, r4, r5, pc}
 80046f8:	2000037c 	.word	0x2000037c

080046fc <memcpy>:
 80046fc:	440a      	add	r2, r1
 80046fe:	4291      	cmp	r1, r2
 8004700:	f100 33ff 	add.w	r3, r0, #4294967295
 8004704:	d100      	bne.n	8004708 <memcpy+0xc>
 8004706:	4770      	bx	lr
 8004708:	b510      	push	{r4, lr}
 800470a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800470e:	4291      	cmp	r1, r2
 8004710:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004714:	d1f9      	bne.n	800470a <memcpy+0xe>
 8004716:	bd10      	pop	{r4, pc}

08004718 <__assert_func>:
 8004718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800471a:	4614      	mov	r4, r2
 800471c:	461a      	mov	r2, r3
 800471e:	4b09      	ldr	r3, [pc, #36]	; (8004744 <__assert_func+0x2c>)
 8004720:	4605      	mov	r5, r0
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68d8      	ldr	r0, [r3, #12]
 8004726:	b14c      	cbz	r4, 800473c <__assert_func+0x24>
 8004728:	4b07      	ldr	r3, [pc, #28]	; (8004748 <__assert_func+0x30>)
 800472a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800472e:	9100      	str	r1, [sp, #0]
 8004730:	462b      	mov	r3, r5
 8004732:	4906      	ldr	r1, [pc, #24]	; (800474c <__assert_func+0x34>)
 8004734:	f000 f842 	bl	80047bc <fiprintf>
 8004738:	f000 f852 	bl	80047e0 <abort>
 800473c:	4b04      	ldr	r3, [pc, #16]	; (8004750 <__assert_func+0x38>)
 800473e:	461c      	mov	r4, r3
 8004740:	e7f3      	b.n	800472a <__assert_func+0x12>
 8004742:	bf00      	nop
 8004744:	20000064 	.word	0x20000064
 8004748:	08004f96 	.word	0x08004f96
 800474c:	08004fa3 	.word	0x08004fa3
 8004750:	08004fd1 	.word	0x08004fd1

08004754 <_calloc_r>:
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	fba1 5402 	umull	r5, r4, r1, r2
 800475a:	b934      	cbnz	r4, 800476a <_calloc_r+0x16>
 800475c:	4629      	mov	r1, r5
 800475e:	f7ff fb0f 	bl	8003d80 <_malloc_r>
 8004762:	4606      	mov	r6, r0
 8004764:	b928      	cbnz	r0, 8004772 <_calloc_r+0x1e>
 8004766:	4630      	mov	r0, r6
 8004768:	bd70      	pop	{r4, r5, r6, pc}
 800476a:	220c      	movs	r2, #12
 800476c:	2600      	movs	r6, #0
 800476e:	6002      	str	r2, [r0, #0]
 8004770:	e7f9      	b.n	8004766 <_calloc_r+0x12>
 8004772:	462a      	mov	r2, r5
 8004774:	4621      	mov	r1, r4
 8004776:	f7fe fb96 	bl	8002ea6 <memset>
 800477a:	e7f4      	b.n	8004766 <_calloc_r+0x12>

0800477c <__ascii_mbtowc>:
 800477c:	b082      	sub	sp, #8
 800477e:	b901      	cbnz	r1, 8004782 <__ascii_mbtowc+0x6>
 8004780:	a901      	add	r1, sp, #4
 8004782:	b142      	cbz	r2, 8004796 <__ascii_mbtowc+0x1a>
 8004784:	b14b      	cbz	r3, 800479a <__ascii_mbtowc+0x1e>
 8004786:	7813      	ldrb	r3, [r2, #0]
 8004788:	600b      	str	r3, [r1, #0]
 800478a:	7812      	ldrb	r2, [r2, #0]
 800478c:	1e10      	subs	r0, r2, #0
 800478e:	bf18      	it	ne
 8004790:	2001      	movne	r0, #1
 8004792:	b002      	add	sp, #8
 8004794:	4770      	bx	lr
 8004796:	4610      	mov	r0, r2
 8004798:	e7fb      	b.n	8004792 <__ascii_mbtowc+0x16>
 800479a:	f06f 0001 	mvn.w	r0, #1
 800479e:	e7f8      	b.n	8004792 <__ascii_mbtowc+0x16>

080047a0 <__ascii_wctomb>:
 80047a0:	4603      	mov	r3, r0
 80047a2:	4608      	mov	r0, r1
 80047a4:	b141      	cbz	r1, 80047b8 <__ascii_wctomb+0x18>
 80047a6:	2aff      	cmp	r2, #255	; 0xff
 80047a8:	d904      	bls.n	80047b4 <__ascii_wctomb+0x14>
 80047aa:	228a      	movs	r2, #138	; 0x8a
 80047ac:	f04f 30ff 	mov.w	r0, #4294967295
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	4770      	bx	lr
 80047b4:	2001      	movs	r0, #1
 80047b6:	700a      	strb	r2, [r1, #0]
 80047b8:	4770      	bx	lr
	...

080047bc <fiprintf>:
 80047bc:	b40e      	push	{r1, r2, r3}
 80047be:	b503      	push	{r0, r1, lr}
 80047c0:	4601      	mov	r1, r0
 80047c2:	ab03      	add	r3, sp, #12
 80047c4:	4805      	ldr	r0, [pc, #20]	; (80047dc <fiprintf+0x20>)
 80047c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80047ca:	6800      	ldr	r0, [r0, #0]
 80047cc:	9301      	str	r3, [sp, #4]
 80047ce:	f000 f835 	bl	800483c <_vfiprintf_r>
 80047d2:	b002      	add	sp, #8
 80047d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047d8:	b003      	add	sp, #12
 80047da:	4770      	bx	lr
 80047dc:	20000064 	.word	0x20000064

080047e0 <abort>:
 80047e0:	2006      	movs	r0, #6
 80047e2:	b508      	push	{r3, lr}
 80047e4:	f000 fa02 	bl	8004bec <raise>
 80047e8:	2001      	movs	r0, #1
 80047ea:	f7fc fb2f 	bl	8000e4c <_exit>

080047ee <__sfputc_r>:
 80047ee:	6893      	ldr	r3, [r2, #8]
 80047f0:	b410      	push	{r4}
 80047f2:	3b01      	subs	r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	6093      	str	r3, [r2, #8]
 80047f8:	da07      	bge.n	800480a <__sfputc_r+0x1c>
 80047fa:	6994      	ldr	r4, [r2, #24]
 80047fc:	42a3      	cmp	r3, r4
 80047fe:	db01      	blt.n	8004804 <__sfputc_r+0x16>
 8004800:	290a      	cmp	r1, #10
 8004802:	d102      	bne.n	800480a <__sfputc_r+0x1c>
 8004804:	bc10      	pop	{r4}
 8004806:	f000 b933 	b.w	8004a70 <__swbuf_r>
 800480a:	6813      	ldr	r3, [r2, #0]
 800480c:	1c58      	adds	r0, r3, #1
 800480e:	6010      	str	r0, [r2, #0]
 8004810:	7019      	strb	r1, [r3, #0]
 8004812:	4608      	mov	r0, r1
 8004814:	bc10      	pop	{r4}
 8004816:	4770      	bx	lr

08004818 <__sfputs_r>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	4606      	mov	r6, r0
 800481c:	460f      	mov	r7, r1
 800481e:	4614      	mov	r4, r2
 8004820:	18d5      	adds	r5, r2, r3
 8004822:	42ac      	cmp	r4, r5
 8004824:	d101      	bne.n	800482a <__sfputs_r+0x12>
 8004826:	2000      	movs	r0, #0
 8004828:	e007      	b.n	800483a <__sfputs_r+0x22>
 800482a:	463a      	mov	r2, r7
 800482c:	4630      	mov	r0, r6
 800482e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004832:	f7ff ffdc 	bl	80047ee <__sfputc_r>
 8004836:	1c43      	adds	r3, r0, #1
 8004838:	d1f3      	bne.n	8004822 <__sfputs_r+0xa>
 800483a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800483c <_vfiprintf_r>:
 800483c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004840:	460d      	mov	r5, r1
 8004842:	4614      	mov	r4, r2
 8004844:	4698      	mov	r8, r3
 8004846:	4606      	mov	r6, r0
 8004848:	b09d      	sub	sp, #116	; 0x74
 800484a:	b118      	cbz	r0, 8004854 <_vfiprintf_r+0x18>
 800484c:	6a03      	ldr	r3, [r0, #32]
 800484e:	b90b      	cbnz	r3, 8004854 <_vfiprintf_r+0x18>
 8004850:	f7fe fab0 	bl	8002db4 <__sinit>
 8004854:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004856:	07d9      	lsls	r1, r3, #31
 8004858:	d405      	bmi.n	8004866 <_vfiprintf_r+0x2a>
 800485a:	89ab      	ldrh	r3, [r5, #12]
 800485c:	059a      	lsls	r2, r3, #22
 800485e:	d402      	bmi.n	8004866 <_vfiprintf_r+0x2a>
 8004860:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004862:	f7fe fb9d 	bl	8002fa0 <__retarget_lock_acquire_recursive>
 8004866:	89ab      	ldrh	r3, [r5, #12]
 8004868:	071b      	lsls	r3, r3, #28
 800486a:	d501      	bpl.n	8004870 <_vfiprintf_r+0x34>
 800486c:	692b      	ldr	r3, [r5, #16]
 800486e:	b99b      	cbnz	r3, 8004898 <_vfiprintf_r+0x5c>
 8004870:	4629      	mov	r1, r5
 8004872:	4630      	mov	r0, r6
 8004874:	f000 f93a 	bl	8004aec <__swsetup_r>
 8004878:	b170      	cbz	r0, 8004898 <_vfiprintf_r+0x5c>
 800487a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800487c:	07dc      	lsls	r4, r3, #31
 800487e:	d504      	bpl.n	800488a <_vfiprintf_r+0x4e>
 8004880:	f04f 30ff 	mov.w	r0, #4294967295
 8004884:	b01d      	add	sp, #116	; 0x74
 8004886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800488a:	89ab      	ldrh	r3, [r5, #12]
 800488c:	0598      	lsls	r0, r3, #22
 800488e:	d4f7      	bmi.n	8004880 <_vfiprintf_r+0x44>
 8004890:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004892:	f7fe fb86 	bl	8002fa2 <__retarget_lock_release_recursive>
 8004896:	e7f3      	b.n	8004880 <_vfiprintf_r+0x44>
 8004898:	2300      	movs	r3, #0
 800489a:	9309      	str	r3, [sp, #36]	; 0x24
 800489c:	2320      	movs	r3, #32
 800489e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80048a2:	2330      	movs	r3, #48	; 0x30
 80048a4:	f04f 0901 	mov.w	r9, #1
 80048a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80048ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8004a5c <_vfiprintf_r+0x220>
 80048b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80048b4:	4623      	mov	r3, r4
 80048b6:	469a      	mov	sl, r3
 80048b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048bc:	b10a      	cbz	r2, 80048c2 <_vfiprintf_r+0x86>
 80048be:	2a25      	cmp	r2, #37	; 0x25
 80048c0:	d1f9      	bne.n	80048b6 <_vfiprintf_r+0x7a>
 80048c2:	ebba 0b04 	subs.w	fp, sl, r4
 80048c6:	d00b      	beq.n	80048e0 <_vfiprintf_r+0xa4>
 80048c8:	465b      	mov	r3, fp
 80048ca:	4622      	mov	r2, r4
 80048cc:	4629      	mov	r1, r5
 80048ce:	4630      	mov	r0, r6
 80048d0:	f7ff ffa2 	bl	8004818 <__sfputs_r>
 80048d4:	3001      	adds	r0, #1
 80048d6:	f000 80a9 	beq.w	8004a2c <_vfiprintf_r+0x1f0>
 80048da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048dc:	445a      	add	r2, fp
 80048de:	9209      	str	r2, [sp, #36]	; 0x24
 80048e0:	f89a 3000 	ldrb.w	r3, [sl]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80a1 	beq.w	8004a2c <_vfiprintf_r+0x1f0>
 80048ea:	2300      	movs	r3, #0
 80048ec:	f04f 32ff 	mov.w	r2, #4294967295
 80048f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048f4:	f10a 0a01 	add.w	sl, sl, #1
 80048f8:	9304      	str	r3, [sp, #16]
 80048fa:	9307      	str	r3, [sp, #28]
 80048fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004900:	931a      	str	r3, [sp, #104]	; 0x68
 8004902:	4654      	mov	r4, sl
 8004904:	2205      	movs	r2, #5
 8004906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800490a:	4854      	ldr	r0, [pc, #336]	; (8004a5c <_vfiprintf_r+0x220>)
 800490c:	f7fe fb4a 	bl	8002fa4 <memchr>
 8004910:	9a04      	ldr	r2, [sp, #16]
 8004912:	b9d8      	cbnz	r0, 800494c <_vfiprintf_r+0x110>
 8004914:	06d1      	lsls	r1, r2, #27
 8004916:	bf44      	itt	mi
 8004918:	2320      	movmi	r3, #32
 800491a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800491e:	0713      	lsls	r3, r2, #28
 8004920:	bf44      	itt	mi
 8004922:	232b      	movmi	r3, #43	; 0x2b
 8004924:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004928:	f89a 3000 	ldrb.w	r3, [sl]
 800492c:	2b2a      	cmp	r3, #42	; 0x2a
 800492e:	d015      	beq.n	800495c <_vfiprintf_r+0x120>
 8004930:	4654      	mov	r4, sl
 8004932:	2000      	movs	r0, #0
 8004934:	f04f 0c0a 	mov.w	ip, #10
 8004938:	9a07      	ldr	r2, [sp, #28]
 800493a:	4621      	mov	r1, r4
 800493c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004940:	3b30      	subs	r3, #48	; 0x30
 8004942:	2b09      	cmp	r3, #9
 8004944:	d94d      	bls.n	80049e2 <_vfiprintf_r+0x1a6>
 8004946:	b1b0      	cbz	r0, 8004976 <_vfiprintf_r+0x13a>
 8004948:	9207      	str	r2, [sp, #28]
 800494a:	e014      	b.n	8004976 <_vfiprintf_r+0x13a>
 800494c:	eba0 0308 	sub.w	r3, r0, r8
 8004950:	fa09 f303 	lsl.w	r3, r9, r3
 8004954:	4313      	orrs	r3, r2
 8004956:	46a2      	mov	sl, r4
 8004958:	9304      	str	r3, [sp, #16]
 800495a:	e7d2      	b.n	8004902 <_vfiprintf_r+0xc6>
 800495c:	9b03      	ldr	r3, [sp, #12]
 800495e:	1d19      	adds	r1, r3, #4
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	9103      	str	r1, [sp, #12]
 8004964:	2b00      	cmp	r3, #0
 8004966:	bfbb      	ittet	lt
 8004968:	425b      	neglt	r3, r3
 800496a:	f042 0202 	orrlt.w	r2, r2, #2
 800496e:	9307      	strge	r3, [sp, #28]
 8004970:	9307      	strlt	r3, [sp, #28]
 8004972:	bfb8      	it	lt
 8004974:	9204      	strlt	r2, [sp, #16]
 8004976:	7823      	ldrb	r3, [r4, #0]
 8004978:	2b2e      	cmp	r3, #46	; 0x2e
 800497a:	d10c      	bne.n	8004996 <_vfiprintf_r+0x15a>
 800497c:	7863      	ldrb	r3, [r4, #1]
 800497e:	2b2a      	cmp	r3, #42	; 0x2a
 8004980:	d134      	bne.n	80049ec <_vfiprintf_r+0x1b0>
 8004982:	9b03      	ldr	r3, [sp, #12]
 8004984:	3402      	adds	r4, #2
 8004986:	1d1a      	adds	r2, r3, #4
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	9203      	str	r2, [sp, #12]
 800498c:	2b00      	cmp	r3, #0
 800498e:	bfb8      	it	lt
 8004990:	f04f 33ff 	movlt.w	r3, #4294967295
 8004994:	9305      	str	r3, [sp, #20]
 8004996:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004a60 <_vfiprintf_r+0x224>
 800499a:	2203      	movs	r2, #3
 800499c:	4650      	mov	r0, sl
 800499e:	7821      	ldrb	r1, [r4, #0]
 80049a0:	f7fe fb00 	bl	8002fa4 <memchr>
 80049a4:	b138      	cbz	r0, 80049b6 <_vfiprintf_r+0x17a>
 80049a6:	2240      	movs	r2, #64	; 0x40
 80049a8:	9b04      	ldr	r3, [sp, #16]
 80049aa:	eba0 000a 	sub.w	r0, r0, sl
 80049ae:	4082      	lsls	r2, r0
 80049b0:	4313      	orrs	r3, r2
 80049b2:	3401      	adds	r4, #1
 80049b4:	9304      	str	r3, [sp, #16]
 80049b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ba:	2206      	movs	r2, #6
 80049bc:	4829      	ldr	r0, [pc, #164]	; (8004a64 <_vfiprintf_r+0x228>)
 80049be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80049c2:	f7fe faef 	bl	8002fa4 <memchr>
 80049c6:	2800      	cmp	r0, #0
 80049c8:	d03f      	beq.n	8004a4a <_vfiprintf_r+0x20e>
 80049ca:	4b27      	ldr	r3, [pc, #156]	; (8004a68 <_vfiprintf_r+0x22c>)
 80049cc:	bb1b      	cbnz	r3, 8004a16 <_vfiprintf_r+0x1da>
 80049ce:	9b03      	ldr	r3, [sp, #12]
 80049d0:	3307      	adds	r3, #7
 80049d2:	f023 0307 	bic.w	r3, r3, #7
 80049d6:	3308      	adds	r3, #8
 80049d8:	9303      	str	r3, [sp, #12]
 80049da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049dc:	443b      	add	r3, r7
 80049de:	9309      	str	r3, [sp, #36]	; 0x24
 80049e0:	e768      	b.n	80048b4 <_vfiprintf_r+0x78>
 80049e2:	460c      	mov	r4, r1
 80049e4:	2001      	movs	r0, #1
 80049e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80049ea:	e7a6      	b.n	800493a <_vfiprintf_r+0xfe>
 80049ec:	2300      	movs	r3, #0
 80049ee:	f04f 0c0a 	mov.w	ip, #10
 80049f2:	4619      	mov	r1, r3
 80049f4:	3401      	adds	r4, #1
 80049f6:	9305      	str	r3, [sp, #20]
 80049f8:	4620      	mov	r0, r4
 80049fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049fe:	3a30      	subs	r2, #48	; 0x30
 8004a00:	2a09      	cmp	r2, #9
 8004a02:	d903      	bls.n	8004a0c <_vfiprintf_r+0x1d0>
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d0c6      	beq.n	8004996 <_vfiprintf_r+0x15a>
 8004a08:	9105      	str	r1, [sp, #20]
 8004a0a:	e7c4      	b.n	8004996 <_vfiprintf_r+0x15a>
 8004a0c:	4604      	mov	r4, r0
 8004a0e:	2301      	movs	r3, #1
 8004a10:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a14:	e7f0      	b.n	80049f8 <_vfiprintf_r+0x1bc>
 8004a16:	ab03      	add	r3, sp, #12
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	462a      	mov	r2, r5
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	4b13      	ldr	r3, [pc, #76]	; (8004a6c <_vfiprintf_r+0x230>)
 8004a20:	a904      	add	r1, sp, #16
 8004a22:	f7fd fd8b 	bl	800253c <_printf_float>
 8004a26:	4607      	mov	r7, r0
 8004a28:	1c78      	adds	r0, r7, #1
 8004a2a:	d1d6      	bne.n	80049da <_vfiprintf_r+0x19e>
 8004a2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004a2e:	07d9      	lsls	r1, r3, #31
 8004a30:	d405      	bmi.n	8004a3e <_vfiprintf_r+0x202>
 8004a32:	89ab      	ldrh	r3, [r5, #12]
 8004a34:	059a      	lsls	r2, r3, #22
 8004a36:	d402      	bmi.n	8004a3e <_vfiprintf_r+0x202>
 8004a38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a3a:	f7fe fab2 	bl	8002fa2 <__retarget_lock_release_recursive>
 8004a3e:	89ab      	ldrh	r3, [r5, #12]
 8004a40:	065b      	lsls	r3, r3, #25
 8004a42:	f53f af1d 	bmi.w	8004880 <_vfiprintf_r+0x44>
 8004a46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a48:	e71c      	b.n	8004884 <_vfiprintf_r+0x48>
 8004a4a:	ab03      	add	r3, sp, #12
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	462a      	mov	r2, r5
 8004a50:	4630      	mov	r0, r6
 8004a52:	4b06      	ldr	r3, [pc, #24]	; (8004a6c <_vfiprintf_r+0x230>)
 8004a54:	a904      	add	r1, sp, #16
 8004a56:	f7fe f811 	bl	8002a7c <_printf_i>
 8004a5a:	e7e4      	b.n	8004a26 <_vfiprintf_r+0x1ea>
 8004a5c:	080050d3 	.word	0x080050d3
 8004a60:	080050d9 	.word	0x080050d9
 8004a64:	080050dd 	.word	0x080050dd
 8004a68:	0800253d 	.word	0x0800253d
 8004a6c:	08004819 	.word	0x08004819

08004a70 <__swbuf_r>:
 8004a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a72:	460e      	mov	r6, r1
 8004a74:	4614      	mov	r4, r2
 8004a76:	4605      	mov	r5, r0
 8004a78:	b118      	cbz	r0, 8004a82 <__swbuf_r+0x12>
 8004a7a:	6a03      	ldr	r3, [r0, #32]
 8004a7c:	b90b      	cbnz	r3, 8004a82 <__swbuf_r+0x12>
 8004a7e:	f7fe f999 	bl	8002db4 <__sinit>
 8004a82:	69a3      	ldr	r3, [r4, #24]
 8004a84:	60a3      	str	r3, [r4, #8]
 8004a86:	89a3      	ldrh	r3, [r4, #12]
 8004a88:	071a      	lsls	r2, r3, #28
 8004a8a:	d525      	bpl.n	8004ad8 <__swbuf_r+0x68>
 8004a8c:	6923      	ldr	r3, [r4, #16]
 8004a8e:	b31b      	cbz	r3, 8004ad8 <__swbuf_r+0x68>
 8004a90:	6823      	ldr	r3, [r4, #0]
 8004a92:	6922      	ldr	r2, [r4, #16]
 8004a94:	b2f6      	uxtb	r6, r6
 8004a96:	1a98      	subs	r0, r3, r2
 8004a98:	6963      	ldr	r3, [r4, #20]
 8004a9a:	4637      	mov	r7, r6
 8004a9c:	4283      	cmp	r3, r0
 8004a9e:	dc04      	bgt.n	8004aaa <__swbuf_r+0x3a>
 8004aa0:	4621      	mov	r1, r4
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	f7ff fdf2 	bl	800468c <_fflush_r>
 8004aa8:	b9e0      	cbnz	r0, 8004ae4 <__swbuf_r+0x74>
 8004aaa:	68a3      	ldr	r3, [r4, #8]
 8004aac:	3b01      	subs	r3, #1
 8004aae:	60a3      	str	r3, [r4, #8]
 8004ab0:	6823      	ldr	r3, [r4, #0]
 8004ab2:	1c5a      	adds	r2, r3, #1
 8004ab4:	6022      	str	r2, [r4, #0]
 8004ab6:	701e      	strb	r6, [r3, #0]
 8004ab8:	6962      	ldr	r2, [r4, #20]
 8004aba:	1c43      	adds	r3, r0, #1
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d004      	beq.n	8004aca <__swbuf_r+0x5a>
 8004ac0:	89a3      	ldrh	r3, [r4, #12]
 8004ac2:	07db      	lsls	r3, r3, #31
 8004ac4:	d506      	bpl.n	8004ad4 <__swbuf_r+0x64>
 8004ac6:	2e0a      	cmp	r6, #10
 8004ac8:	d104      	bne.n	8004ad4 <__swbuf_r+0x64>
 8004aca:	4621      	mov	r1, r4
 8004acc:	4628      	mov	r0, r5
 8004ace:	f7ff fddd 	bl	800468c <_fflush_r>
 8004ad2:	b938      	cbnz	r0, 8004ae4 <__swbuf_r+0x74>
 8004ad4:	4638      	mov	r0, r7
 8004ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ad8:	4621      	mov	r1, r4
 8004ada:	4628      	mov	r0, r5
 8004adc:	f000 f806 	bl	8004aec <__swsetup_r>
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d0d5      	beq.n	8004a90 <__swbuf_r+0x20>
 8004ae4:	f04f 37ff 	mov.w	r7, #4294967295
 8004ae8:	e7f4      	b.n	8004ad4 <__swbuf_r+0x64>
	...

08004aec <__swsetup_r>:
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4b2a      	ldr	r3, [pc, #168]	; (8004b98 <__swsetup_r+0xac>)
 8004af0:	4605      	mov	r5, r0
 8004af2:	6818      	ldr	r0, [r3, #0]
 8004af4:	460c      	mov	r4, r1
 8004af6:	b118      	cbz	r0, 8004b00 <__swsetup_r+0x14>
 8004af8:	6a03      	ldr	r3, [r0, #32]
 8004afa:	b90b      	cbnz	r3, 8004b00 <__swsetup_r+0x14>
 8004afc:	f7fe f95a 	bl	8002db4 <__sinit>
 8004b00:	89a3      	ldrh	r3, [r4, #12]
 8004b02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b06:	0718      	lsls	r0, r3, #28
 8004b08:	d422      	bmi.n	8004b50 <__swsetup_r+0x64>
 8004b0a:	06d9      	lsls	r1, r3, #27
 8004b0c:	d407      	bmi.n	8004b1e <__swsetup_r+0x32>
 8004b0e:	2309      	movs	r3, #9
 8004b10:	602b      	str	r3, [r5, #0]
 8004b12:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b16:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1a:	81a3      	strh	r3, [r4, #12]
 8004b1c:	e034      	b.n	8004b88 <__swsetup_r+0x9c>
 8004b1e:	0758      	lsls	r0, r3, #29
 8004b20:	d512      	bpl.n	8004b48 <__swsetup_r+0x5c>
 8004b22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b24:	b141      	cbz	r1, 8004b38 <__swsetup_r+0x4c>
 8004b26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b2a:	4299      	cmp	r1, r3
 8004b2c:	d002      	beq.n	8004b34 <__swsetup_r+0x48>
 8004b2e:	4628      	mov	r0, r5
 8004b30:	f7ff f8b6 	bl	8003ca0 <_free_r>
 8004b34:	2300      	movs	r3, #0
 8004b36:	6363      	str	r3, [r4, #52]	; 0x34
 8004b38:	89a3      	ldrh	r3, [r4, #12]
 8004b3a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b3e:	81a3      	strh	r3, [r4, #12]
 8004b40:	2300      	movs	r3, #0
 8004b42:	6063      	str	r3, [r4, #4]
 8004b44:	6923      	ldr	r3, [r4, #16]
 8004b46:	6023      	str	r3, [r4, #0]
 8004b48:	89a3      	ldrh	r3, [r4, #12]
 8004b4a:	f043 0308 	orr.w	r3, r3, #8
 8004b4e:	81a3      	strh	r3, [r4, #12]
 8004b50:	6923      	ldr	r3, [r4, #16]
 8004b52:	b94b      	cbnz	r3, 8004b68 <__swsetup_r+0x7c>
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004b5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b5e:	d003      	beq.n	8004b68 <__swsetup_r+0x7c>
 8004b60:	4621      	mov	r1, r4
 8004b62:	4628      	mov	r0, r5
 8004b64:	f000 f883 	bl	8004c6e <__smakebuf_r>
 8004b68:	89a0      	ldrh	r0, [r4, #12]
 8004b6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b6e:	f010 0301 	ands.w	r3, r0, #1
 8004b72:	d00a      	beq.n	8004b8a <__swsetup_r+0x9e>
 8004b74:	2300      	movs	r3, #0
 8004b76:	60a3      	str	r3, [r4, #8]
 8004b78:	6963      	ldr	r3, [r4, #20]
 8004b7a:	425b      	negs	r3, r3
 8004b7c:	61a3      	str	r3, [r4, #24]
 8004b7e:	6923      	ldr	r3, [r4, #16]
 8004b80:	b943      	cbnz	r3, 8004b94 <__swsetup_r+0xa8>
 8004b82:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004b86:	d1c4      	bne.n	8004b12 <__swsetup_r+0x26>
 8004b88:	bd38      	pop	{r3, r4, r5, pc}
 8004b8a:	0781      	lsls	r1, r0, #30
 8004b8c:	bf58      	it	pl
 8004b8e:	6963      	ldrpl	r3, [r4, #20]
 8004b90:	60a3      	str	r3, [r4, #8]
 8004b92:	e7f4      	b.n	8004b7e <__swsetup_r+0x92>
 8004b94:	2000      	movs	r0, #0
 8004b96:	e7f7      	b.n	8004b88 <__swsetup_r+0x9c>
 8004b98:	20000064 	.word	0x20000064

08004b9c <_raise_r>:
 8004b9c:	291f      	cmp	r1, #31
 8004b9e:	b538      	push	{r3, r4, r5, lr}
 8004ba0:	4604      	mov	r4, r0
 8004ba2:	460d      	mov	r5, r1
 8004ba4:	d904      	bls.n	8004bb0 <_raise_r+0x14>
 8004ba6:	2316      	movs	r3, #22
 8004ba8:	6003      	str	r3, [r0, #0]
 8004baa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004bb2:	b112      	cbz	r2, 8004bba <_raise_r+0x1e>
 8004bb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004bb8:	b94b      	cbnz	r3, 8004bce <_raise_r+0x32>
 8004bba:	4620      	mov	r0, r4
 8004bbc:	f000 f830 	bl	8004c20 <_getpid_r>
 8004bc0:	462a      	mov	r2, r5
 8004bc2:	4601      	mov	r1, r0
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bca:	f000 b817 	b.w	8004bfc <_kill_r>
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d00a      	beq.n	8004be8 <_raise_r+0x4c>
 8004bd2:	1c59      	adds	r1, r3, #1
 8004bd4:	d103      	bne.n	8004bde <_raise_r+0x42>
 8004bd6:	2316      	movs	r3, #22
 8004bd8:	6003      	str	r3, [r0, #0]
 8004bda:	2001      	movs	r0, #1
 8004bdc:	e7e7      	b.n	8004bae <_raise_r+0x12>
 8004bde:	2400      	movs	r4, #0
 8004be0:	4628      	mov	r0, r5
 8004be2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004be6:	4798      	blx	r3
 8004be8:	2000      	movs	r0, #0
 8004bea:	e7e0      	b.n	8004bae <_raise_r+0x12>

08004bec <raise>:
 8004bec:	4b02      	ldr	r3, [pc, #8]	; (8004bf8 <raise+0xc>)
 8004bee:	4601      	mov	r1, r0
 8004bf0:	6818      	ldr	r0, [r3, #0]
 8004bf2:	f7ff bfd3 	b.w	8004b9c <_raise_r>
 8004bf6:	bf00      	nop
 8004bf8:	20000064 	.word	0x20000064

08004bfc <_kill_r>:
 8004bfc:	b538      	push	{r3, r4, r5, lr}
 8004bfe:	2300      	movs	r3, #0
 8004c00:	4d06      	ldr	r5, [pc, #24]	; (8004c1c <_kill_r+0x20>)
 8004c02:	4604      	mov	r4, r0
 8004c04:	4608      	mov	r0, r1
 8004c06:	4611      	mov	r1, r2
 8004c08:	602b      	str	r3, [r5, #0]
 8004c0a:	f7fc f90f 	bl	8000e2c <_kill>
 8004c0e:	1c43      	adds	r3, r0, #1
 8004c10:	d102      	bne.n	8004c18 <_kill_r+0x1c>
 8004c12:	682b      	ldr	r3, [r5, #0]
 8004c14:	b103      	cbz	r3, 8004c18 <_kill_r+0x1c>
 8004c16:	6023      	str	r3, [r4, #0]
 8004c18:	bd38      	pop	{r3, r4, r5, pc}
 8004c1a:	bf00      	nop
 8004c1c:	2000037c 	.word	0x2000037c

08004c20 <_getpid_r>:
 8004c20:	f7fc b8fd 	b.w	8000e1e <_getpid>

08004c24 <__swhatbuf_r>:
 8004c24:	b570      	push	{r4, r5, r6, lr}
 8004c26:	460c      	mov	r4, r1
 8004c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c2c:	4615      	mov	r5, r2
 8004c2e:	2900      	cmp	r1, #0
 8004c30:	461e      	mov	r6, r3
 8004c32:	b096      	sub	sp, #88	; 0x58
 8004c34:	da0c      	bge.n	8004c50 <__swhatbuf_r+0x2c>
 8004c36:	89a3      	ldrh	r3, [r4, #12]
 8004c38:	2100      	movs	r1, #0
 8004c3a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004c3e:	bf0c      	ite	eq
 8004c40:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004c44:	2340      	movne	r3, #64	; 0x40
 8004c46:	2000      	movs	r0, #0
 8004c48:	6031      	str	r1, [r6, #0]
 8004c4a:	602b      	str	r3, [r5, #0]
 8004c4c:	b016      	add	sp, #88	; 0x58
 8004c4e:	bd70      	pop	{r4, r5, r6, pc}
 8004c50:	466a      	mov	r2, sp
 8004c52:	f000 f849 	bl	8004ce8 <_fstat_r>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	dbed      	blt.n	8004c36 <__swhatbuf_r+0x12>
 8004c5a:	9901      	ldr	r1, [sp, #4]
 8004c5c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004c60:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004c64:	4259      	negs	r1, r3
 8004c66:	4159      	adcs	r1, r3
 8004c68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c6c:	e7eb      	b.n	8004c46 <__swhatbuf_r+0x22>

08004c6e <__smakebuf_r>:
 8004c6e:	898b      	ldrh	r3, [r1, #12]
 8004c70:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c72:	079d      	lsls	r5, r3, #30
 8004c74:	4606      	mov	r6, r0
 8004c76:	460c      	mov	r4, r1
 8004c78:	d507      	bpl.n	8004c8a <__smakebuf_r+0x1c>
 8004c7a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c7e:	6023      	str	r3, [r4, #0]
 8004c80:	6123      	str	r3, [r4, #16]
 8004c82:	2301      	movs	r3, #1
 8004c84:	6163      	str	r3, [r4, #20]
 8004c86:	b002      	add	sp, #8
 8004c88:	bd70      	pop	{r4, r5, r6, pc}
 8004c8a:	466a      	mov	r2, sp
 8004c8c:	ab01      	add	r3, sp, #4
 8004c8e:	f7ff ffc9 	bl	8004c24 <__swhatbuf_r>
 8004c92:	9900      	ldr	r1, [sp, #0]
 8004c94:	4605      	mov	r5, r0
 8004c96:	4630      	mov	r0, r6
 8004c98:	f7ff f872 	bl	8003d80 <_malloc_r>
 8004c9c:	b948      	cbnz	r0, 8004cb2 <__smakebuf_r+0x44>
 8004c9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ca2:	059a      	lsls	r2, r3, #22
 8004ca4:	d4ef      	bmi.n	8004c86 <__smakebuf_r+0x18>
 8004ca6:	f023 0303 	bic.w	r3, r3, #3
 8004caa:	f043 0302 	orr.w	r3, r3, #2
 8004cae:	81a3      	strh	r3, [r4, #12]
 8004cb0:	e7e3      	b.n	8004c7a <__smakebuf_r+0xc>
 8004cb2:	89a3      	ldrh	r3, [r4, #12]
 8004cb4:	6020      	str	r0, [r4, #0]
 8004cb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cba:	81a3      	strh	r3, [r4, #12]
 8004cbc:	9b00      	ldr	r3, [sp, #0]
 8004cbe:	6120      	str	r0, [r4, #16]
 8004cc0:	6163      	str	r3, [r4, #20]
 8004cc2:	9b01      	ldr	r3, [sp, #4]
 8004cc4:	b15b      	cbz	r3, 8004cde <__smakebuf_r+0x70>
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ccc:	f000 f81e 	bl	8004d0c <_isatty_r>
 8004cd0:	b128      	cbz	r0, 8004cde <__smakebuf_r+0x70>
 8004cd2:	89a3      	ldrh	r3, [r4, #12]
 8004cd4:	f023 0303 	bic.w	r3, r3, #3
 8004cd8:	f043 0301 	orr.w	r3, r3, #1
 8004cdc:	81a3      	strh	r3, [r4, #12]
 8004cde:	89a3      	ldrh	r3, [r4, #12]
 8004ce0:	431d      	orrs	r5, r3
 8004ce2:	81a5      	strh	r5, [r4, #12]
 8004ce4:	e7cf      	b.n	8004c86 <__smakebuf_r+0x18>
	...

08004ce8 <_fstat_r>:
 8004ce8:	b538      	push	{r3, r4, r5, lr}
 8004cea:	2300      	movs	r3, #0
 8004cec:	4d06      	ldr	r5, [pc, #24]	; (8004d08 <_fstat_r+0x20>)
 8004cee:	4604      	mov	r4, r0
 8004cf0:	4608      	mov	r0, r1
 8004cf2:	4611      	mov	r1, r2
 8004cf4:	602b      	str	r3, [r5, #0]
 8004cf6:	f7fc f8f7 	bl	8000ee8 <_fstat>
 8004cfa:	1c43      	adds	r3, r0, #1
 8004cfc:	d102      	bne.n	8004d04 <_fstat_r+0x1c>
 8004cfe:	682b      	ldr	r3, [r5, #0]
 8004d00:	b103      	cbz	r3, 8004d04 <_fstat_r+0x1c>
 8004d02:	6023      	str	r3, [r4, #0]
 8004d04:	bd38      	pop	{r3, r4, r5, pc}
 8004d06:	bf00      	nop
 8004d08:	2000037c 	.word	0x2000037c

08004d0c <_isatty_r>:
 8004d0c:	b538      	push	{r3, r4, r5, lr}
 8004d0e:	2300      	movs	r3, #0
 8004d10:	4d05      	ldr	r5, [pc, #20]	; (8004d28 <_isatty_r+0x1c>)
 8004d12:	4604      	mov	r4, r0
 8004d14:	4608      	mov	r0, r1
 8004d16:	602b      	str	r3, [r5, #0]
 8004d18:	f7fc f8f5 	bl	8000f06 <_isatty>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d102      	bne.n	8004d26 <_isatty_r+0x1a>
 8004d20:	682b      	ldr	r3, [r5, #0]
 8004d22:	b103      	cbz	r3, 8004d26 <_isatty_r+0x1a>
 8004d24:	6023      	str	r3, [r4, #0]
 8004d26:	bd38      	pop	{r3, r4, r5, pc}
 8004d28:	2000037c 	.word	0x2000037c

08004d2c <_init>:
 8004d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2e:	bf00      	nop
 8004d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d32:	bc08      	pop	{r3}
 8004d34:	469e      	mov	lr, r3
 8004d36:	4770      	bx	lr

08004d38 <_fini>:
 8004d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3a:	bf00      	nop
 8004d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3e:	bc08      	pop	{r3}
 8004d40:	469e      	mov	lr, r3
 8004d42:	4770      	bx	lr
