**内存排序**是指CPU访问主存时的顺序。可以是[编译器在](https://zh.wikipedia.org/wiki/编译器 "wikilink")[编译时产生](https://zh.wikipedia.org/wiki/编译时 "wikilink")，也可以是CPU在[运行时产生](https://zh.wikipedia.org/wiki/运行时 "wikilink")。反映了内存操作重排序，[乱序执行](../Page/乱序执行.md "wikilink")，从而充分利用不同内存的总线带宽。

现代处理器大都是乱序执行。因此需要[内存屏障以确保多线程的同步](../Page/内存屏障.md "wikilink")。

## 编译时内存排序

### 编译时内存屏障

这些内存屏障阻止编译器在编译时乱序指令，但在运行时无效。

  - GNU内联汇编语句

`asm volatile("" ::: "memory");`

或者

`__asm__ __volatile__ ("" ::: "memory");`

阻止[GCC编译器跨越它乱序读](../Page/GCC.md "wikilink")/写指令。\[1\]

  - C11/C++11

`atomic_signal_fence(memory_order_acq_rel);`

阻止编译器跨越它乱序读/写指令。\[2\]

  - [Intel_C++編譯器使用](../Page/Intel_C++編譯器.md "wikilink")"full compiler
    fence"

`__memory_barrier()`

指令。\[3\]\[4\]

  - [Microsoft Visual
    C++编译器](../Page/Microsoft_Visual_C++.md "wikilink"):\[5\]

`_ReadWriteBarrier()`

## 运行时内存排序

  - happens-before:按照程序的代码序执行
  - synchronized-with:不同线程间，对于同一个原子操作，需要同步关系，store（）操作一定要先于 load（），也就是说
    对于一个原子变量x，先写x，然后读x是一个同步的操作

### 对称多处理器(SMP)系统

对称多处理器(SMP)系统有多个内存一致模型。

  - 顺序一致（Sequential
    consistency)：同一个线程的原子操作还是按照happens-before关系，但不同线程间的执行关系是任意
  - 松弛一致（Relaxed
    consistency，允许某种类型的重排序）：如果某个操作只要求是原子操作，除此之外，不需要其它同步的保障，就可以使用
    Relaxed ordering。程序计数器是一种典型的应用场景
  - 弱一致（Weak
    consistency）：读写任意排序，受显式的[内存屏障限制](../Page/内存屏障.md "wikilink")。

<table>
<caption>内存序在某些架构[6][7]</caption>
<thead>
<tr class="header">
<th><p>类型</p></th>
<th><p>Alpha</p></th>
<th><p>ARMv7</p></th>
<th><p>PA-RISC</p></th>
<th><p>POWER</p></th>
<th><p>SPARC RMO</p></th>
<th><p>SPARC PSO</p></th>
<th><p>SPARC TSO</p></th>
<th><p>x86</p></th>
<th><p>x86 oostore</p></th>
<th><p>AMD64</p></th>
<th><p>IA-64</p></th>
<th><p>z/Architecture</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><p>Loads reordered after loads</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><p>Loads reordered after stores</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><p>Stores reordered after stores</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><p>Stores reordered after loads</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><p>Atomic reordered with loads</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><p>Atomic reordered with stores</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><p>Dependent loads reordered</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><p>Incoherent instruction cache pipeline</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

某些老的x86有更弱内存序。\[8\]

SPARC 内存序:

  - SPARC TSO = total store order (default)
  - SPARC RMO = relaxed-memory order (not supported on recent CPUs)
  - SPARC PSO = partial store order (not supported on recent CPUs)

### 硬件内存屏障

  - [x86](https://zh.wikipedia.org/wiki/x86 "wikilink"),
    [x86-64](https://zh.wikipedia.org/wiki/x86-64 "wikilink")

`lfence (asm), void _mm_lfence(void)`
`sfence (asm), void _mm_sfence(void)`\[9\]
`mfence (asm), void _mm_mfence(void)`\[10\]

  - [PowerPC](../Page/PowerPC.md "wikilink")

`sync (asm)`

  - [MIPS](https://zh.wikipedia.org/wiki/MIPS_architecture "wikilink")

`sync (asm)`

  - [Itanium](https://zh.wikipedia.org/wiki/Itanium "wikilink")

`mf (asm)`

  - [POWER](https://zh.wikipedia.org/wiki/IBM_POWER_Instruction_Set_Architecture "wikilink")

`dcs (asm)`

  - [ARMv7](https://zh.wikipedia.org/wiki/ARMv7 "wikilink")\[11\]

`dmb (asm)`
`dsb (asm)`
`isb (asm)`

#### 编译器对硬件内存屏障的支持

  - [GCC](https://zh.wikipedia.org/wiki/GNU_Compiler_Collection "wikilink"),\[12\]
    version 4.4.0 and later,\[13\] has `__sync_synchronize`.
  - C11/C++11 `atomic_thread_fence()`支持一条命令
  - [Microsoft Visual
    C++](../Page/Microsoft_Visual_C++.md "wikilink")\[14\] has
    `MemoryBarrier()`.
  - [Sun Studio Compiler
    Suite](https://zh.wikipedia.org/wiki/Sun_Studio_Compiler_Suite "wikilink")\[15\]
    has `__machine_r_barrier`, `__machine_w_barrier` and
    `__machine_rw_barrier`.

## 参见

  -
## 参考文献

## 进一步阅读

  - *Computer Architecture — A quantitative approach*. 4th edition. J
    Hennessy, D Patterson, 2007. Chapter 4.6

  - Sarita V. Adve, Kourosh Gharachorloo, [Shared Memory Consistency
    Models: A
    Tutorial](http://www.ai.mit.edu/projects/aries/papers/consistency/computer_29_12_dec1996_p66.pdf)

  - [Intel 64 Architecture Memory Ordering White
    Paper](http://www.intel.com/products/processor/manuals/318147.pdf)

  - [Memory ordering in Modern Microprocessors
    part 1](http://www.linuxjournal.com/article/8211)

  - [Memory ordering in Modern Microprocessors
    part 2](http://www.linuxjournal.com/article/8212)

  - \- Google Tech Talk

[Category:電腦架構](https://zh.wikipedia.org/wiki/Category:電腦架構 "wikilink")
[Category:并发](https://zh.wikipedia.org/wiki/Category:并发 "wikilink")

1.  [GCC
    compiler-gcc.h](http://lxr.linux.no/linux+v2.6.31/include/linux/compiler-gcc.h#L12)

2.  [1](http://en.cppreference.com/w/cpp/atomic/atomic_signal_fence)
3.  [ECC
    compiler-intel.h](http://lxr.linux.no/linux+v2.6.31/include/linux/compiler-intel.h#L16)

4.  [Intel(R) C++ Compiler Intrinsics
    Reference](http://software.intel.com/file/6373)
5.  Visual C++ Language Reference
    \[<http://msdn.microsoft.com/en-us/library/f20w0x5e(VS.80>).aspx
    _ReadWriteBarrier\]
6.  [Memory Ordering in Modern Microprocessors by Paul
    McKenney](http://www.rdrop.com/users/paulmck/scalability/paper/ordering.2007.09.19a.pdf)
7.  [Memory Barriers: a Hardware View for Software
    Hackers](http://www.rdrop.com/users/paulmck/scalability/paper/whymb.2010.06.07c.pdf),
    Figure 5 on Page 16
8.  [Table 1. Summary of Memory
    Ordering](http://www.linuxjournal.com/files/linuxjournal.com/linuxjournal/articles/082/8211/8211t1.inline.png),
    from "Memory Ordering in Modern Microprocessors, Part I"
9.  [`SFENCE``   ``—``   ``Store``
     ``Fence`](http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc287.htm)
10. [`MFENCE``   ``—``   ``Memory``
     ``Fence`](http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc172.htm)
11. [Data Memory Barrier, Data Synchronization Barrier, and Instruction
    Synchronization
    Barrier.](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0489c/CIHGHHIE.html)
12. [Atomic
    Builtins](https://gcc.gnu.org/onlinedocs/gcc-4.1.2/gcc/Atomic-Builtins.html)
13. <https://gcc.gnu.org/bugzilla/show_bug.cgi?id=36793>
14. \[<http://msdn.microsoft.com/en-us/library/windows/desktop/ms684208(v=vs.85>).aspx
    MemoryBarrier macro\]
15. Handling Memory Ordering in Multithreaded Applications with Oracle
    Solaris Studio 12 Update 2: Part 2, Memory Barriers and Memory Fence
    [2](http://www.oracle.com/technetwork/server-storage/solarisstudio/documentation/oss-memory-barriers-fences-176056.pdf)