TimeQuest Timing Analyzer report for WeighInitiallize
Fri Jul 07 16:40:48 2017
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'SW[17]'
 12. Slow 1200mV 85C Model Setup: 'KEY[0]'
 13. Slow 1200mV 85C Model Hold: 'KEY[0]'
 14. Slow 1200mV 85C Model Hold: 'SW[17]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[17]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'SW[17]'
 29. Slow 1200mV 0C Model Setup: 'KEY[0]'
 30. Slow 1200mV 0C Model Hold: 'SW[17]'
 31. Slow 1200mV 0C Model Hold: 'KEY[0]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[17]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'SW[17]'
 45. Fast 1200mV 0C Model Setup: 'KEY[0]'
 46. Fast 1200mV 0C Model Hold: 'KEY[0]'
 47. Fast 1200mV 0C Model Hold: 'SW[17]'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[17]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Fast 1200mV 0C Model Metastability Report
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; WeighInitiallize                                 ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
; SW[17]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[17] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 594.53 MHz ; 250.0 MHz       ; SW[17]     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; SW[17] ; -0.682 ; -11.384           ;
; KEY[0] ; 0.063  ; 0.000             ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; KEY[0] ; 0.367 ; 0.000             ;
; SW[17] ; 0.382 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; SW[17] ; -3.000 ; -55.685                         ;
; KEY[0] ; -3.000 ; -15.850                         ;
+--------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[17]'                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.682 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.599      ;
; -0.473 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; WeighInitiallize:test|weight[9][5]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 1.395      ;
; -0.451 ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; WeighInitiallize:test|weight[9][9]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.075     ; 1.374      ;
; -0.386 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.304      ;
; -0.363 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.281      ;
; -0.363 ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; WeighInitiallize:test|weight[9][7]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.084     ; 1.277      ;
; -0.350 ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; WeighInitiallize:test|weight[9][4]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.083     ; 1.265      ;
; -0.318 ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; WeighInitiallize:test|weight[9][2]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.085     ; 1.231      ;
; -0.297 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; WeighInitiallize:test|weight[9][0]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.077     ; 1.218      ;
; -0.255 ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; WeighInitiallize:test|weight[9][1]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.079     ; 1.174      ;
; -0.238 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.156      ;
; -0.234 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; WeighInitiallize:test|weight[9][6]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.079     ; 1.153      ;
; -0.217 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.135      ;
; -0.192 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.110      ;
; -0.187 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.105      ;
; -0.174 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 1.091      ;
; -0.080 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.998      ;
; -0.080 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.998      ;
; -0.079 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.997      ;
; -0.066 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 0.982      ;
; -0.062 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.980      ;
; -0.061 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.978      ;
; -0.060 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.977      ;
; -0.060 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.977      ;
; -0.057 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.975      ;
; -0.055 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.973      ;
; -0.052 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.970      ;
; -0.052 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.970      ;
; -0.052 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.970      ;
; -0.052 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.970      ;
; -0.050 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.967      ;
; -0.048 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.966      ;
; -0.031 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.949      ;
; -0.026 ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; WeighInitiallize:test|weight[9][8]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.944      ;
; -0.023 ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; WeighInitiallize:test|weight[9][3]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.941      ;
; -0.022 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 0.940      ;
; 0.086  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.831      ;
; 0.093  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.824      ;
; 0.094  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.823      ;
; 0.095  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.822      ;
; 0.102  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.815      ;
; 0.104  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.813      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.081     ; 0.734      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[0]'                                                                                           ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.063 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.124     ; 0.791      ;
; 0.064 ; WeighInitiallize:test|weight[9][4] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.791      ;
; 0.064 ; WeighInitiallize:test|weight[9][8] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.791      ;
; 0.066 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.124     ; 0.788      ;
; 0.066 ; WeighInitiallize:test|weight[9][2] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.124     ; 0.788      ;
; 0.066 ; WeighInitiallize:test|weight[9][3] ; LEDR[3]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.124     ; 0.788      ;
; 0.067 ; WeighInitiallize:test|weight[9][1] ; LEDR[1]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.788      ;
; 0.067 ; WeighInitiallize:test|weight[9][7] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.788      ;
; 0.067 ; WeighInitiallize:test|weight[9][9] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.788      ;
; 0.068 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.787      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[0]'                                                                                            ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.367 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.102      ; 0.695      ;
; 0.367 ; WeighInitiallize:test|weight[9][2] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.102      ; 0.695      ;
; 0.367 ; WeighInitiallize:test|weight[9][3] ; LEDR[3]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.102      ; 0.695      ;
; 0.367 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.694      ;
; 0.368 ; WeighInitiallize:test|weight[9][1] ; LEDR[1]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.695      ;
; 0.368 ; WeighInitiallize:test|weight[9][7] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.695      ;
; 0.368 ; WeighInitiallize:test|weight[9][9] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.695      ;
; 0.370 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.102      ; 0.698      ;
; 0.371 ; WeighInitiallize:test|weight[9][4] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.698      ;
; 0.371 ; WeighInitiallize:test|weight[9][8] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.698      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[17]'                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.669      ;
; 0.423 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.710      ;
; 0.424 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.711      ;
; 0.429 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.716      ;
; 0.431 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.718      ;
; 0.433 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.720      ;
; 0.438 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.725      ;
; 0.541 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.828      ;
; 0.545 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.832      ;
; 0.556 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.843      ;
; 0.556 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.843      ;
; 0.571 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.859      ;
; 0.574 ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; WeighInitiallize:test|weight[9][3]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.862      ;
; 0.577 ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; WeighInitiallize:test|weight[9][8]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.864      ;
; 0.578 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.866      ;
; 0.594 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.882      ;
; 0.598 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.886      ;
; 0.600 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.888      ;
; 0.600 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.888      ;
; 0.600 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.888      ;
; 0.602 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.890      ;
; 0.603 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.891      ;
; 0.604 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.892      ;
; 0.618 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 0.904      ;
; 0.627 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.915      ;
; 0.627 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.915      ;
; 0.630 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.918      ;
; 0.647 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 0.934      ;
; 0.698 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.986      ;
; 0.699 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 0.987      ;
; 0.732 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 1.020      ;
; 0.747 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 1.035      ;
; 0.804 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; WeighInitiallize:test|weight[9][6]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 1.092      ;
; 0.815 ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; WeighInitiallize:test|weight[9][1]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 1.103      ;
; 0.832 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 1.120      ;
; 0.855 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; WeighInitiallize:test|weight[9][0]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.085      ; 1.146      ;
; 0.864 ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; WeighInitiallize:test|weight[9][2]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.077      ; 1.147      ;
; 0.866 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.082      ; 1.154      ;
; 0.891 ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; WeighInitiallize:test|weight[9][4]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 1.175      ;
; 0.905 ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; WeighInitiallize:test|weight[9][7]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.077      ; 1.188      ;
; 1.013 ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; WeighInitiallize:test|weight[9][9]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.086      ; 1.305      ;
; 1.031 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; WeighInitiallize:test|weight[9][5]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.086      ; 1.323      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
; 1.354 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.081      ; 1.641      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[17]'                                                                                        ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|i[1]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|i[1]               ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[0]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[1]~reg0|clk             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[3]~reg0|clk             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[1]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[3]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 4.833 ; 5.361 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 3.571 ; 3.988 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 2.659 ; 3.011 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 4.833 ; 5.361 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 4.543 ; 4.994 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 2.788 ; 3.048 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 2.521 ; 2.912 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 3.854 ; 4.360 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.767 ; -1.090 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -1.965 ; -2.417 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -1.132 ; -1.429 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -3.222 ; -3.652 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -3.371 ; -3.734 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -1.220 ; -1.597 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -0.767 ; -1.090 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -3.270 ; -3.812 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 11.374 ; 11.163 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.768  ; 6.732  ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 6.825  ; 6.788  ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 8.677  ; 8.779  ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 6.780  ; 6.746  ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 7.181  ; 7.150  ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 10.392 ; 10.316 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.803  ; 6.760  ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 11.374 ; 11.163 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 10.178 ; 10.354 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 6.791  ; 6.759  ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 6.542  ; 6.505  ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.542  ; 6.505  ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 6.599  ; 6.563  ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 8.375  ; 8.471  ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 6.554  ; 6.520  ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 6.942  ; 6.910  ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 10.022 ; 9.949  ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.578  ; 6.535  ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 10.965 ; 10.762 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 9.866  ; 10.038 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 6.567  ; 6.534  ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 651.89 MHz ; 250.0 MHz       ; SW[17]     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; SW[17] ; -0.534 ; -7.788           ;
; KEY[0] ; 0.156  ; 0.000            ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; SW[17] ; 0.334 ; 0.000            ;
; KEY[0] ; 0.338 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; SW[17] ; -3.000 ; -55.685                        ;
; KEY[0] ; -3.000 ; -15.850                        ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[17]'                                                                                                                                                               ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.534 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.461      ;
; -0.385 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; WeighInitiallize:test|weight[9][5]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.067     ; 1.317      ;
; -0.360 ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; WeighInitiallize:test|weight[9][9]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.066     ; 1.293      ;
; -0.236 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 1.164      ;
; -0.232 ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; WeighInitiallize:test|weight[9][7]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.157      ;
; -0.223 ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; WeighInitiallize:test|weight[9][4]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.073     ; 1.149      ;
; -0.217 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 1.145      ;
; -0.195 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; WeighInitiallize:test|weight[9][0]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.126      ;
; -0.195 ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; WeighInitiallize:test|weight[9][2]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.075     ; 1.119      ;
; -0.156 ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; WeighInitiallize:test|weight[9][1]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 1.085      ;
; -0.148 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; WeighInitiallize:test|weight[9][6]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 1.076      ;
; -0.105 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 1.033      ;
; -0.086 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 1.014      ;
; -0.065 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.993      ;
; -0.062 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.990      ;
; -0.055 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.982      ;
; 0.034  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.894      ;
; 0.036  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.892      ;
; 0.036  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.892      ;
; 0.044  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.883      ;
; 0.045  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.882      ;
; 0.045  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; SW[17]       ; SW[17]      ; 1.000        ; -0.073     ; 0.881      ;
; 0.046  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.881      ;
; 0.046  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.882      ;
; 0.054  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.873      ;
; 0.057  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.871      ;
; 0.058  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.870      ;
; 0.058  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.870      ;
; 0.060  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.868      ;
; 0.060  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.868      ;
; 0.062  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.866      ;
; 0.063  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.865      ;
; 0.081  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.847      ;
; 0.085  ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; WeighInitiallize:test|weight[9][3]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.843      ;
; 0.085  ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; WeighInitiallize:test|weight[9][8]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.843      ;
; 0.087  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.071     ; 0.841      ;
; 0.172  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.755      ;
; 0.179  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.748      ;
; 0.180  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.747      ;
; 0.187  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.740      ;
; 0.194  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.733      ;
; 0.195  ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.732      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 0.659      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[0]'                                                                                            ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; WeighInitiallize:test|weight[9][4] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.712      ;
; 0.156 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.712      ;
; 0.156 ; WeighInitiallize:test|weight[9][8] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.712      ;
; 0.159 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.709      ;
; 0.159 ; WeighInitiallize:test|weight[9][1] ; LEDR[1]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.709      ;
; 0.159 ; WeighInitiallize:test|weight[9][2] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.709      ;
; 0.159 ; WeighInitiallize:test|weight[9][3] ; LEDR[3]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.709      ;
; 0.159 ; WeighInitiallize:test|weight[9][7] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.709      ;
; 0.159 ; WeighInitiallize:test|weight[9][9] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.709      ;
; 0.160 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.111     ; 0.708      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[17]'                                                                                                                                                               ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.597      ;
; 0.382 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.645      ;
; 0.383 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.646      ;
; 0.387 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.650      ;
; 0.397 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.660      ;
; 0.398 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.661      ;
; 0.403 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.666      ;
; 0.493 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.756      ;
; 0.496 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.759      ;
; 0.509 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.772      ;
; 0.509 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.772      ;
; 0.528 ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; WeighInitiallize:test|weight[9][3]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.792      ;
; 0.528 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.792      ;
; 0.532 ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; WeighInitiallize:test|weight[9][8]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.796      ;
; 0.535 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.799      ;
; 0.548 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.812      ;
; 0.549 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.813      ;
; 0.552 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.816      ;
; 0.552 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.816      ;
; 0.553 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.817      ;
; 0.554 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.818      ;
; 0.557 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.821      ;
; 0.558 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.822      ;
; 0.568 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 0.830      ;
; 0.576 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.840      ;
; 0.577 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.841      ;
; 0.578 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.842      ;
; 0.591 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 0.854      ;
; 0.651 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.915      ;
; 0.651 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.915      ;
; 0.685 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.949      ;
; 0.698 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.962      ;
; 0.709 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; WeighInitiallize:test|weight[9][6]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 0.973      ;
; 0.728 ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; WeighInitiallize:test|weight[9][1]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 0.993      ;
; 0.762 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; WeighInitiallize:test|weight[9][0]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.029      ;
; 0.772 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 1.036      ;
; 0.786 ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; WeighInitiallize:test|weight[9][2]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.069      ; 1.046      ;
; 0.797 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.073      ; 1.061      ;
; 0.809 ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; WeighInitiallize:test|weight[9][4]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.071      ;
; 0.824 ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; WeighInitiallize:test|weight[9][7]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 1.085      ;
; 0.893 ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; WeighInitiallize:test|weight[9][9]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 1.162      ;
; 0.910 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; WeighInitiallize:test|weight[9][5]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.077      ; 1.178      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
; 1.244 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.072      ; 1.507      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[0]'                                                                                             ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.338 ; WeighInitiallize:test|weight[9][1] ; LEDR[1]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.338 ; WeighInitiallize:test|weight[9][2] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.338 ; WeighInitiallize:test|weight[9][3] ; LEDR[3]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.338 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.338 ; WeighInitiallize:test|weight[9][7] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.338 ; WeighInitiallize:test|weight[9][9] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.638      ;
; 0.341 ; WeighInitiallize:test|weight[9][4] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.641      ;
; 0.341 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.641      ;
; 0.341 ; WeighInitiallize:test|weight[9][8] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.641      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[17]'                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|i[1]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|i[1]               ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[1]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[3]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[1]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[3]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 4.333 ; 4.683 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 3.206 ; 3.455 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 2.355 ; 2.620 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 4.333 ; 4.683 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 4.074 ; 4.352 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 2.427 ; 2.634 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 2.209 ; 2.507 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 3.475 ; 3.787 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.620 ; -0.840 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -1.740 ; -2.037 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.945 ; -1.170 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -2.895 ; -3.163 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -3.022 ; -3.254 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -1.034 ; -1.296 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -0.620 ; -0.840 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -2.946 ; -3.319 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 10.561 ; 9.992 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.089  ; 6.044 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 6.149  ; 6.102 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 7.873  ; 7.882 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 6.101  ; 6.059 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 6.485  ; 6.430 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 9.584  ; 9.246 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.130  ; 6.072 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 10.561 ; 9.992 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 9.214  ; 9.227 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 6.113  ; 6.071 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 5.869  ; 5.826 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 5.869  ; 5.826 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 5.929  ; 5.883 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 7.583  ; 7.590 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 5.882  ; 5.841 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 6.252  ; 6.198 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 9.230  ; 8.904 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 5.910  ; 5.854 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 10.167 ; 9.620 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 8.916  ; 8.930 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 5.894  ; 5.852 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; SW[17] ; 0.189 ; 0.000             ;
; KEY[0] ; 0.519 ; 0.000             ;
+--------+-------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; KEY[0] ; 0.139 ; 0.000            ;
; SW[17] ; 0.162 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; SW[17] ; -3.000 ; -83.404                        ;
; KEY[0] ; -3.000 ; -22.613                        ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[17]'                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.189 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.757      ;
; 0.253 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; WeighInitiallize:test|weight[9][5]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.034     ; 0.700      ;
; 0.263 ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; WeighInitiallize:test|weight[9][9]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.033     ; 0.691      ;
; 0.296 ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; WeighInitiallize:test|weight[9][7]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.044     ; 0.647      ;
; 0.306 ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; WeighInitiallize:test|weight[9][4]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 0.638      ;
; 0.316 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.631      ;
; 0.319 ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; WeighInitiallize:test|weight[9][2]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.045     ; 0.623      ;
; 0.323 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.624      ;
; 0.346 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; WeighInitiallize:test|weight[9][0]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.036     ; 0.605      ;
; 0.366 ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; WeighInitiallize:test|weight[9][1]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.582      ;
; 0.381 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; WeighInitiallize:test|weight[9][6]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.566      ;
; 0.388 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.559      ;
; 0.403 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.544      ;
; 0.416 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.531      ;
; 0.418 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.529      ;
; 0.425 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.521      ;
; 0.463 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.484      ;
; 0.464 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.483      ;
; 0.465 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.482      ;
; 0.469 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 0.475      ;
; 0.475 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.472      ;
; 0.476 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.471      ;
; 0.477 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.470      ;
; 0.477 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.470      ;
; 0.477 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.470      ;
; 0.478 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.469      ;
; 0.480 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.467      ;
; 0.481 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.466      ;
; 0.484 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.461      ;
; 0.485 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.460      ;
; 0.485 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.460      ;
; 0.487 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.460      ;
; 0.488 ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; WeighInitiallize:test|weight[9][8]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.458      ;
; 0.490 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.456      ;
; 0.492 ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; WeighInitiallize:test|weight[9][3]                       ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.454      ;
; 0.493 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; SW[17]       ; SW[17]      ; 1.000        ; -0.040     ; 0.454      ;
; 0.554 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.391      ;
; 0.555 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.390      ;
; 0.557 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.388      ;
; 0.559 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.386      ;
; 0.561 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; SW[17]       ; SW[17]      ; 1.000        ; -0.042     ; 0.384      ;
; 0.563 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.383      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
; 0.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.350      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[0]'                                                                                            ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.519 ; WeighInitiallize:test|weight[9][4] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.073     ; 0.375      ;
; 0.520 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.375      ;
; 0.520 ; WeighInitiallize:test|weight[9][8] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.375      ;
; 0.521 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.073     ; 0.373      ;
; 0.521 ; WeighInitiallize:test|weight[9][3] ; LEDR[3]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.073     ; 0.373      ;
; 0.521 ; WeighInitiallize:test|weight[9][7] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.073     ; 0.373      ;
; 0.521 ; WeighInitiallize:test|weight[9][9] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.073     ; 0.373      ;
; 0.522 ; WeighInitiallize:test|weight[9][1] ; LEDR[1]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.373      ;
; 0.522 ; WeighInitiallize:test|weight[9][2] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.373      ;
; 0.524 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.371      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[0]'                                                                                             ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.139 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.051      ; 0.314      ;
; 0.139 ; WeighInitiallize:test|weight[9][3] ; LEDR[3]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.051      ; 0.314      ;
; 0.139 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.313      ;
; 0.139 ; WeighInitiallize:test|weight[9][7] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.051      ; 0.314      ;
; 0.139 ; WeighInitiallize:test|weight[9][9] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.051      ; 0.314      ;
; 0.140 ; WeighInitiallize:test|weight[9][1] ; LEDR[1]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.314      ;
; 0.140 ; WeighInitiallize:test|weight[9][2] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.314      ;
; 0.141 ; WeighInitiallize:test|weight[9][4] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.051      ; 0.316      ;
; 0.142 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.316      ;
; 0.142 ; WeighInitiallize:test|weight[9][8] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.316      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[17]'                                                                                                                                                               ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.307      ;
; 0.180 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.326      ;
; 0.181 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.327      ;
; 0.183 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.329      ;
; 0.183 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.329      ;
; 0.186 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.332      ;
; 0.186 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.331      ;
; 0.234 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.379      ;
; 0.235 ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; WeighInitiallize:test|weight[9][3]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.382      ;
; 0.235 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.382      ;
; 0.239 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.386      ;
; 0.239 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.385      ;
; 0.240 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.386      ;
; 0.241 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.387      ;
; 0.241 ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; WeighInitiallize:test|weight[9][8]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.042      ; 0.387      ;
; 0.244 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.391      ;
; 0.246 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.393      ;
; 0.246 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.393      ;
; 0.247 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.394      ;
; 0.250 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.397      ;
; 0.252 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.399      ;
; 0.252 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.399      ;
; 0.255 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.402      ;
; 0.259 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ; SW[17]       ; SW[17]      ; 0.000        ; 0.040      ; 0.403      ;
; 0.260 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.407      ;
; 0.260 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.407      ;
; 0.261 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.408      ;
; 0.287 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.432      ;
; 0.295 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.442      ;
; 0.296 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.443      ;
; 0.307 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.454      ;
; 0.318 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.465      ;
; 0.335 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ; WeighInitiallize:test|weight[9][6]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.482      ;
; 0.344 ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ; WeighInitiallize:test|weight[9][1]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.044      ; 0.492      ;
; 0.356 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.503      ;
; 0.358 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ; WeighInitiallize:test|weight[9][0]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.048      ; 0.510      ;
; 0.375 ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.043      ; 0.522      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ; WeighInitiallize:test|weight[9][2]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.038      ; 0.527      ;
; 0.391 ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ; WeighInitiallize:test|weight[9][4]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.536      ;
; 0.397 ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ; WeighInitiallize:test|weight[9][7]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.040      ; 0.541      ;
; 0.434 ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ; WeighInitiallize:test|weight[9][9]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.051      ; 0.589      ;
; 0.445 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ; WeighInitiallize:test|weight[9][5]                       ; SW[17]       ; SW[17]      ; 0.000        ; 0.049      ; 0.598      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
; 0.610 ; WeighInitiallize:test|WeightRAM:part2|i[1]               ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.755      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[17]'                                                                                        ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; SW[17] ; Rise       ; SW[17]                                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|i[1]               ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][2]                       ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][4]                       ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][7]                       ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[1] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[2] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[3] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[4] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[5] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[6] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[7] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[8] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|LFSR:rndnm|data[9] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][1]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][2]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][3]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][4]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][7]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][8]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][9]            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][1]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][2]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][3]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][4]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][5]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][6]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][7]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][8]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][9]    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|i[1]               ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                       ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][1]                       ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][3]                       ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                       ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                       ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][8]                       ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][9]                       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|weight[9][2]|clk                                    ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|weight[9][4]|clk                                    ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|weight[9][7]|clk                                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][0]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][1]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][2]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][3]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][4]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][5]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][6]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][7]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][8]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|Q[9][9]|clk                                   ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|rndnm|data[0]|clk                             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|rndnm|data[3]|clk                             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|rndnm|data[4]|clk                             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; SW[17] ; Rise       ; test|part2|rndnm|data[5]|clk                             ;
+--------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[3]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[1]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[1]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[3]~reg0                 ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[1]~reg0|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[3]~reg0|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.884  ; 0.884        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 2.394 ; 3.150 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 1.714 ; 2.354 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 1.293 ; 1.850 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 2.394 ; 3.150 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 2.208 ; 2.931 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 1.342 ; 1.833 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 1.185 ; 1.767 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 1.850 ; 2.598 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.325 ; -0.894 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.897 ; -1.570 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.533 ; -1.043 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -1.598 ; -2.287 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -1.623 ; -2.254 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -0.554 ; -1.146 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -0.325 ; -0.894 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -1.583 ; -2.294 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 5.825 ; 6.133 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 3.587 ; 3.632 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 3.638 ; 3.683 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 4.586 ; 4.798 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 3.606 ; 3.650 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 3.824 ; 3.895 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 5.404 ; 5.692 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 3.615 ; 3.658 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 5.825 ; 6.133 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 5.555 ; 5.834 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 3.618 ; 3.663 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 3.469 ; 3.512 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 3.469 ; 3.512 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 3.521 ; 3.564 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 4.429 ; 4.634 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 3.488 ; 3.531 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 3.698 ; 3.767 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 5.221 ; 5.499 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 3.498 ; 3.540 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 5.624 ; 5.920 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 5.398 ; 5.668 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 3.500 ; 3.543 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.682  ; 0.139 ; N/A      ; N/A     ; -3.000              ;
;  KEY[0]          ; 0.063   ; 0.139 ; N/A      ; N/A     ; -3.000              ;
;  SW[17]          ; -0.682  ; 0.162 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -11.384 ; 0.0   ; 0.0      ; 0.0     ; -106.017            ;
;  KEY[0]          ; 0.000   ; 0.000 ; N/A      ; N/A     ; -22.613             ;
;  SW[17]          ; -11.384 ; 0.000 ; N/A      ; N/A     ; -83.404             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 4.833 ; 5.361 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 3.571 ; 3.988 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 2.659 ; 3.011 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 4.833 ; 5.361 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 4.543 ; 4.994 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 2.788 ; 3.048 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 2.521 ; 2.912 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 3.854 ; 4.360 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.325 ; -0.840 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.897 ; -1.570 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.533 ; -1.043 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -1.598 ; -2.287 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -1.623 ; -2.254 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -0.554 ; -1.146 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -0.325 ; -0.840 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -1.583 ; -2.294 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 11.374 ; 11.163 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.768  ; 6.732  ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 6.825  ; 6.788  ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 8.677  ; 8.779  ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 6.780  ; 6.746  ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 7.181  ; 7.150  ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 10.392 ; 10.316 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.803  ; 6.760  ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 11.374 ; 11.163 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 10.178 ; 10.354 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 6.791  ; 6.759  ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 3.469 ; 3.512 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 3.469 ; 3.512 ; Rise       ; KEY[0]          ;
;  LEDR[1]  ; KEY[0]     ; 3.521 ; 3.564 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 4.429 ; 4.634 ; Rise       ; KEY[0]          ;
;  LEDR[3]  ; KEY[0]     ; 3.488 ; 3.531 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 3.698 ; 3.767 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 5.221 ; 5.499 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 3.498 ; 3.540 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 5.624 ; 5.920 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 5.398 ; 5.668 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 3.500 ; 3.543 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW[17]     ; KEY[0]   ; 10       ; 0        ; 0        ; 0        ;
; SW[17]     ; SW[17]   ; 62       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW[17]     ; KEY[0]   ; 10       ; 0        ; 0        ; 0        ;
; SW[17]     ; SW[17]   ; 62       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 151   ; 151  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Jul 07 16:40:45 2017
Info: Command: quartus_sta WeighInitiallize -c WeighInitiallize
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'WeighInitiallize.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name KEY[0] KEY[0]
    Info: create_clock -period 1.000 -name SW[17] SW[17]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.682
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.682       -11.384 SW[17] 
    Info:     0.063         0.000 KEY[0] 
Info: Worst-case hold slack is 0.367
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.367         0.000 KEY[0] 
    Info:     0.382         0.000 SW[17] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -55.685 SW[17] 
    Info:    -3.000       -15.850 KEY[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.534
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.534        -7.788 SW[17] 
    Info:     0.156         0.000 KEY[0] 
Info: Worst-case hold slack is 0.334
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.334         0.000 SW[17] 
    Info:     0.338         0.000 KEY[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -55.685 SW[17] 
    Info:    -3.000       -15.850 KEY[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
Info: Worst-case setup slack is 0.189
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.189         0.000 SW[17] 
    Info:     0.519         0.000 KEY[0] 
Info: Worst-case hold slack is 0.139
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.139         0.000 KEY[0] 
    Info:     0.162         0.000 SW[17] 
Info: No Recovery paths to report
Info: No Removal paths to report
Critical Warning: Timing requirements not met
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -83.404 SW[17] 
    Info:    -3.000       -22.613 KEY[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 334 megabytes
    Info: Processing ended: Fri Jul 07 16:40:48 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


