#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001bd4cd7dc40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001bd4cd7ddd0 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_000001bd4cd8ff50 .functor NOT 1, L_000001bd4cdee810, C4<0>, C4<0>, C4<0>;
L_000001bd4cdef010 .functor XOR 1, L_000001bd4cdee090, L_000001bd4cdee770, C4<0>, C4<0>;
L_000001bd4cdef160 .functor XOR 1, L_000001bd4cdef010, L_000001bd4cdedeb0, C4<0>, C4<0>;
v000001bd4cdeda50_0 .net *"_ivl_10", 0 0, L_000001bd4cdedeb0;  1 drivers
v000001bd4cdecf10_0 .net *"_ivl_12", 0 0, L_000001bd4cdef160;  1 drivers
v000001bd4cdec970_0 .net *"_ivl_2", 0 0, L_000001bd4cdecab0;  1 drivers
v000001bd4cdee630_0 .net *"_ivl_4", 0 0, L_000001bd4cdee090;  1 drivers
v000001bd4cdede10_0 .net *"_ivl_6", 0 0, L_000001bd4cdee770;  1 drivers
v000001bd4cdedc30_0 .net *"_ivl_8", 0 0, L_000001bd4cdef010;  1 drivers
v000001bd4cdece70_0 .net "a", 0 0, v000001bd4cd7b6f0_0;  1 drivers
v000001bd4cdecd30_0 .net "b", 0 0, v000001bd4cd7bd30_0;  1 drivers
v000001bd4cdedcd0_0 .net "c", 0 0, v000001bd4cd7b790_0;  1 drivers
v000001bd4cdedf50_0 .var "clk", 0 0;
v000001bd4cdee130_0 .net "d", 0 0, v000001bd4cd7b970_0;  1 drivers
v000001bd4cdedaf0_0 .net "q_dut", 0 0, L_000001bd4cdef4e0;  1 drivers
v000001bd4cdee3b0_0 .net "q_ref", 0 0, L_000001bd4cdef320;  1 drivers
v000001bd4cdecdd0_0 .var/2u "stats1", 159 0;
v000001bd4cded7d0_0 .var/2u "strobe", 0 0;
v000001bd4cdedd70_0 .net "tb_match", 0 0, L_000001bd4cdee810;  1 drivers
v000001bd4cdeca10_0 .net "tb_mismatch", 0 0, L_000001bd4cd8ff50;  1 drivers
v000001bd4cdee1d0_0 .net "wavedrom_enable", 0 0, v000001bd4cd7ba10_0;  1 drivers
v000001bd4cded4b0_0 .net "wavedrom_title", 511 0, v000001bd4cd7aed0_0;  1 drivers
L_000001bd4cdecab0 .concat [ 1 0 0 0], L_000001bd4cdef320;
L_000001bd4cdee090 .concat [ 1 0 0 0], L_000001bd4cdef320;
L_000001bd4cdee770 .concat [ 1 0 0 0], L_000001bd4cdef4e0;
L_000001bd4cdedeb0 .concat [ 1 0 0 0], L_000001bd4cdef320;
L_000001bd4cdee810 .cmp/eeq 1, L_000001bd4cdecab0, L_000001bd4cdef160;
S_000001bd4cd89500 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_000001bd4cd7ddd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_000001bd4cd901f0 .functor OR 1, v000001bd4cd7b6f0_0, v000001bd4cd7bd30_0, C4<0>, C4<0>;
L_000001bd4cd8a5a0 .functor OR 1, v000001bd4cd7b790_0, v000001bd4cd7b970_0, C4<0>, C4<0>;
L_000001bd4cdef320 .functor AND 1, L_000001bd4cd901f0, L_000001bd4cd8a5a0, C4<1>, C4<1>;
v000001bd4cd7b290_0 .net *"_ivl_0", 0 0, L_000001bd4cd901f0;  1 drivers
v000001bd4cd7b650_0 .net *"_ivl_2", 0 0, L_000001bd4cd8a5a0;  1 drivers
v000001bd4cd7b330_0 .net "a", 0 0, v000001bd4cd7b6f0_0;  alias, 1 drivers
v000001bd4cd7b3d0_0 .net "b", 0 0, v000001bd4cd7bd30_0;  alias, 1 drivers
v000001bd4cd7bc90_0 .net "c", 0 0, v000001bd4cd7b790_0;  alias, 1 drivers
v000001bd4cd7b8d0_0 .net "d", 0 0, v000001bd4cd7b970_0;  alias, 1 drivers
v000001bd4cd7b470_0 .net "q", 0 0, L_000001bd4cdef320;  alias, 1 drivers
S_000001bd4cd89690 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_000001bd4cd7ddd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v000001bd4cd7b6f0_0 .var "a", 0 0;
v000001bd4cd7bd30_0 .var "b", 0 0;
v000001bd4cd7b790_0 .var "c", 0 0;
v000001bd4cd7b510_0 .net "clk", 0 0, v000001bd4cdedf50_0;  1 drivers
v000001bd4cd7b970_0 .var "d", 0 0;
v000001bd4cd7ba10_0 .var "wavedrom_enable", 0 0;
v000001bd4cd7aed0_0 .var "wavedrom_title", 511 0;
E_000001bd4cd83f80/0 .event negedge, v000001bd4cd7b510_0;
E_000001bd4cd83f80/1 .event posedge, v000001bd4cd7b510_0;
E_000001bd4cd83f80 .event/or E_000001bd4cd83f80/0, E_000001bd4cd83f80/1;
E_000001bd4cd83dc0 .event posedge, v000001bd4cd7b510_0;
E_000001bd4cd83980 .event negedge, v000001bd4cd7b510_0;
S_000001bd4cd89820 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001bd4cd89690;
 .timescale -12 -12;
v000001bd4cd7af70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001bd4cd94be0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001bd4cd89690;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001bd4cd94d70 .scope module, "top_module1" "TopModule" 3 93, 5 3 0, S_000001bd4cd7ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_000001bd4cdef6a0 .functor NOT 1, v000001bd4cd7b6f0_0, C4<0>, C4<0>, C4<0>;
L_000001bd4cdef5c0 .functor NOT 1, v000001bd4cd7bd30_0, C4<0>, C4<0>, C4<0>;
L_000001bd4cdeef30 .functor AND 1, L_000001bd4cdef6a0, L_000001bd4cdef5c0, C4<1>, C4<1>;
L_000001bd4cdeea60 .functor AND 1, v000001bd4cd7b6f0_0, v000001bd4cd7bd30_0, C4<1>, C4<1>;
L_000001bd4cdeefa0 .functor OR 1, v000001bd4cd7b790_0, v000001bd4cd7b970_0, C4<0>, C4<0>;
L_000001bd4cdef2b0 .functor AND 1, L_000001bd4cdeea60, L_000001bd4cdeefa0, C4<1>, C4<1>;
L_000001bd4cdef4e0 .functor OR 1, L_000001bd4cdeef30, L_000001bd4cdef2b0, C4<0>, C4<0>;
v000001bd4cd7bab0_0 .net *"_ivl_0", 0 0, L_000001bd4cdef6a0;  1 drivers
v000001bd4cd7bb50_0 .net *"_ivl_10", 0 0, L_000001bd4cdef2b0;  1 drivers
v000001bd4cd7bbf0_0 .net *"_ivl_2", 0 0, L_000001bd4cdef5c0;  1 drivers
v000001bd4cded410_0 .net *"_ivl_4", 0 0, L_000001bd4cdeef30;  1 drivers
v000001bd4cdee4f0_0 .net *"_ivl_6", 0 0, L_000001bd4cdeea60;  1 drivers
v000001bd4cdedb90_0 .net *"_ivl_8", 0 0, L_000001bd4cdeefa0;  1 drivers
v000001bd4cdee450_0 .net "a", 0 0, v000001bd4cd7b6f0_0;  alias, 1 drivers
v000001bd4cdee590_0 .net "b", 0 0, v000001bd4cd7bd30_0;  alias, 1 drivers
v000001bd4cded9b0_0 .net "c", 0 0, v000001bd4cd7b790_0;  alias, 1 drivers
v000001bd4cdee6d0_0 .net "d", 0 0, v000001bd4cd7b970_0;  alias, 1 drivers
v000001bd4cdee310_0 .net "q", 0 0, L_000001bd4cdef4e0;  alias, 1 drivers
S_000001bd4cd94f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_000001bd4cd7ddd0;
 .timescale -12 -12;
E_000001bd4cd835c0 .event edge, v000001bd4cded7d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001bd4cded7d0_0;
    %nor/r;
    %assign/vec4 v000001bd4cded7d0_0, 0;
    %wait E_000001bd4cd835c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001bd4cd89690;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7bd30_0, 0;
    %assign/vec4 v000001bd4cd7b6f0_0, 0;
    %wait E_000001bd4cd83980;
    %wait E_000001bd4cd83dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7bd30_0, 0;
    %assign/vec4 v000001bd4cd7b6f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bd4cd83f80;
    %load/vec4 v000001bd4cd7b6f0_0;
    %load/vec4 v000001bd4cd7bd30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bd4cd7b790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bd4cd7b970_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7bd30_0, 0;
    %assign/vec4 v000001bd4cd7b6f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001bd4cd94be0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bd4cd83f80;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7b790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bd4cd7bd30_0, 0;
    %assign/vec4 v000001bd4cd7b6f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001bd4cd7ddd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd4cdedf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd4cded7d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001bd4cd7ddd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001bd4cdedf50_0;
    %inv;
    %store/vec4 v000001bd4cdedf50_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001bd4cd7ddd0;
T_6 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v000001bd4cd7b510_0, v000001bd4cdeca10_0, v000001bd4cdece70_0, v000001bd4cdecd30_0, v000001bd4cdedcd0_0, v000001bd4cdee130_0, v000001bd4cdee3b0_0, v000001bd4cdedaf0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001bd4cd7ddd0;
T_7 ;
    %load/vec4 v000001bd4cdecdd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001bd4cdecdd0_0, 64, 32>, &PV<v000001bd4cdecdd0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 114 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001bd4cdecdd0_0, 128, 32>, &PV<v000001bd4cdecdd0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 115 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 116 "$display", "Mismatches: %1d in %1d samples", &PV<v000001bd4cdecdd0_0, 128, 32>, &PV<v000001bd4cdecdd0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001bd4cd7ddd0;
T_8 ;
    %wait E_000001bd4cd83f80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bd4cdecdd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bd4cdecdd0_0, 4, 32;
    %load/vec4 v000001bd4cdedd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bd4cdecdd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bd4cdecdd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bd4cdecdd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bd4cdecdd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001bd4cdee3b0_0;
    %load/vec4 v000001bd4cdee3b0_0;
    %load/vec4 v000001bd4cdedaf0_0;
    %xor;
    %load/vec4 v000001bd4cdee3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001bd4cdecdd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bd4cdecdd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001bd4cdecdd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bd4cdecdd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bd4cd7ddd0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob102_circuit3_test.sv";
    "dataset_code-complete-iccad2023/Prob102_circuit3_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob102_circuit3/Prob102_circuit3_sample01.sv";
