<div class="detail_content markdown-body editormd-preview-container" id="markdown-body">
<div id="app">
<h2 data-content="1" id="91f19b9678d11b56d9dae5cdf546ae83">前言</h2>
<p>Ghidra提供了创建Processor的功能，这篇文章以强网杯2020年初赛的<a href="https://github.com/Ma3k4H3d/2020-QWB-PWN/blob/master/QWBlogin.zip" target="_blank">QWBLogin</a>为例，介绍如何创建一个Processor，将二进制代码翻译为汇编</p>
<h2 data-content="1" id="32c14ea0c328892ef27d1d5664150758">准备</h2>
<h3 data-content="1" id="b7b3a7cc1377a03dcaa0f3fe0e2227ec">安装Eclipse</h3>
<p>为了创建一个Processor，首先需要安装<a href="https://www.eclipse.org/downloads/" target="_blank">Eclipse</a>，这里安装的过程就不多说了</p>
<h3 data-content="1" id="8d71e0d164416c16058bdd4aac445e40">安装GhidraDev插件</h3>
<p>插件的路径在Ghidra的安装目录下 Extensions/Eclipse/GhidraDev/GhidraDev-2.1.1.zip</p>
<p>具体安装的步骤</p>
<ul>
<li>Click Help → Install New Software...</li>
<li>Click Add...</li>
<li>Click Archive...</li>
<li>Select GhidraDev zip file from &lt;ghidrainstalldir&gt;/Extensions/Eclipse/GhidraDev/&lt;/ghidrainstalldir&gt;</li>
<li>Click OK (name field can be blank)</li>
<li>Check Ghidra category (or GhidraDev entry)</li>
<li>Click Next</li>
<li>Click Next</li>
<li>Accept the terms of the license agreement</li>
<li>Click Finish</li>
<li>Click Install anyway</li>
<li>Click Restart Now</li>
</ul>
<h3 data-content="1" id="a9c62796253b971446bdbef29a8122f4">创建项目</h3>
<p>选择File-&gt;New-&gt;Project，然后再选择Ghidra Module Project</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232547-5ad101cc-2070-1.png"/></p>
<p>起一个项目名字</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232609-67bcf1c0-2070-1.png"/></p>
<p>下一个，只选择Processor</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232632-75b26cb0-2070-1.png"/></p>
<p>然后选择Ghidra安装的目录</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232648-7f038a2e-2070-1.png"/></p>
<p>data/languages目录下有Processor相关的示例文件</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232705-89251860-2070-1.png"/></p>
<p>这里建议将文件名修改一下，将skel修改为qwbvm（File-&gt;Rename)</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232723-9438fb7c-2070-1.png"/></p>
<h2 data-content="1" id="96cd2a9eee9e3eb9eff06836920a8cc5">Processor定义</h2>
<p>因为这是一个Ghidra教程而不是QWBLogin这道题的writeup，因此这里跳过逆向过程，直接给出Processor各种指令的定义</p>
<h3 data-content="1" id="48b1b7bdb88df7a97cdb2e1f6b5928bc">指令结构</h3>
<p>以下是指令的格式，x1和x2不一定有，而且长度也不定</p>
<pre><code>+-----------------------+-------------+-----------+-----------+-----------+
|opcode                 | inst_switch |  length   |   x1      |    x2     |
+-----------------------+-------------+-----------+-----------+-----------+

+-----------------------+-------------+-----------+-----------+-----------+
|1byte                  |  4bit       |   4bit    |  ?        |    ?      |
+-----------------------+-------------+-----------+-----------+-----------+</code></pre>
<h3 data-content="1" id="a8fbaf266fe9af3adcbb5952af79bd57">指令表</h3>
<table>
<thead>
<tr>
<th>指令</th>
<th>opcode</th>
<th>inst_switch</th>
<th>length</th>
<th>x1</th>
<th>x2</th>
</tr>
</thead>
<tbody>
<tr>
<td>halt</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mov x1, x2</td>
<td>1</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>mov x1, bss[x2]</td>
<td>1</td>
<td>1</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm64</td>
</tr>
<tr>
<td>mov bss[x1], x2</td>
<td>1</td>
<td>2</td>
<td>[1-4]</td>
<td>imm64</td>
<td>reg</td>
</tr>
<tr>
<td>mov x1, stack[x2]</td>
<td>1</td>
<td>3</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm64</td>
</tr>
<tr>
<td>mov stack[x1], x2</td>
<td>1</td>
<td>4</td>
<td>[1-4]</td>
<td>imm64</td>
<td>reg</td>
</tr>
<tr>
<td>mov x1, x2</td>
<td>1</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>mov bss[x1],x2</td>
<td>1</td>
<td>0xb</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>mov x1, bss[x2]</td>
<td>1</td>
<td>0xc</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>mov stack[x1],x2</td>
<td>1</td>
<td>0xd</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>mov x1, stack[x2]</td>
<td>1</td>
<td>0xe</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>add x1, x2</td>
<td>2</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>add x1, x2</td>
<td>2</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>dec x1, x2</td>
<td>3</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>dec x1, x2</td>
<td>3</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>mul x1, x2</td>
<td>4</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>mul x1, x2</td>
<td>4</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>div x1, x2</td>
<td>5</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>div x1, x2</td>
<td>5</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>mod x1, x2</td>
<td>6</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>mod x1, x2</td>
<td>6</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>xor x1, x2</td>
<td>7</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>xor x1, x2</td>
<td>7</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>or x1, x2</td>
<td>8</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>or x1, x2</td>
<td>8</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>and x1, x2</td>
<td>9</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>and x1, x2</td>
<td>9</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>shl x1, x2</td>
<td>10</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>shl x1, x2</td>
<td>10</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>shr x1, x2</td>
<td>11</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>shr x1, x2</td>
<td>11</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>not x1</td>
<td>12</td>
<td>6</td>
<td>[1-4]</td>
<td>reg</td>
<td></td>
</tr>
<tr>
<td>pop x1</td>
<td>13</td>
<td>6</td>
<td>[1-4]</td>
<td>reg</td>
<td></td>
</tr>
<tr>
<td>push x1</td>
<td>14</td>
<td>6</td>
<td>[1-4]</td>
<td>reg</td>
<td></td>
</tr>
<tr>
<td>call x1</td>
<td>16</td>
<td>6</td>
<td></td>
<td>reg</td>
<td></td>
</tr>
<tr>
<td>call x1</td>
<td>16</td>
<td>7</td>
<td></td>
<td>reladdr</td>
<td></td>
</tr>
<tr>
<td>ret</td>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmp x1, x2</td>
<td>18</td>
<td>0</td>
<td>[1-4]</td>
<td>reg</td>
<td>reg</td>
</tr>
<tr>
<td>cmp x1, x2</td>
<td>18</td>
<td>5</td>
<td>[1-4]</td>
<td>reg</td>
<td>imm</td>
</tr>
<tr>
<td>jmp x1</td>
<td>19</td>
<td>6</td>
<td></td>
<td>reg</td>
<td></td>
</tr>
<tr>
<td>jmp x1</td>
<td>19</td>
<td>7</td>
<td></td>
<td>reladdr</td>
<td></td>
</tr>
<tr>
<td>jmp bss[x1]</td>
<td>19</td>
<td>8</td>
<td></td>
<td>imm64</td>
<td></td>
</tr>
<tr>
<td>syscall</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>表中省略了一部分指令，为je/jne/jle/jg/jl/jge/jbe/ja/jnb/jb，和jmp基本一样，除了opcode，opcode的值从20到29</p>
<h3 data-content="1" id="63d30075307292447404b69a20ad0e46">寄存器</h3>
<table>
<thead>
<tr>
<th>寄存器</th>
<th>定义</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0-r15</td>
<td>普通寄存器</td>
</tr>
<tr>
<td>sp</td>
<td>栈寄存器</td>
</tr>
<tr>
<td>pc</td>
<td>程序计数寄存器</td>
</tr>
</tbody>
</table>
<h2 data-content="1" id="b4d9ea42c493e299e3aa2063a90734f6">创建Processor</h2>
<p>可以看到目录下面有7个文件，每个文件的作用都不太一样</p>
<ul>
<li>qwbvm.cspec  编译器定义，例如调用约定的设置，栈寄存器是哪个</li>
<li>qwbvm.ldefs  语言的定义，例如大小端，位宽</li>
<li>qwbvm.opinion  定义可以使用的加载器，例如ELF、PE加载器</li>
<li>qwbvm.pspec  处理器定义，定义寄存器，各种变量</li>
<li>qwbvm.sinc, qwbvm.slaspec  定义寄存器，指令等，大部分时间都花在这两个文件上</li>
</ul>
<p>接下来一个个修改文件吧</p>
<h3 data-content="1" id="c15bd431e8ca06d7fea26fba3b86f64e">qwbvm.pspec</h3>
<p>首先来定义寄存器，定义了pc和r0-r15寄存器</p>
<pre><code>&lt;?xml version="1.0" encoding="UTF-8"?&gt;

&lt;!-- See Relax specification: Ghidra/Framework/SoftwareModeling/data/languages/processor_spec.rxg --&gt;

&lt;processor_spec&gt;
  &lt;programcounter register="pc"/&gt;
  &lt;register_data&gt;
    &lt;register name="r0" group="Alt"/&gt;
    &lt;register name="r1" group="Alt"/&gt;
    &lt;register name="r2" group="Alt"/&gt;
    &lt;register name="r3" group="Alt"/&gt;
    &lt;register name="r4" group="Alt"/&gt;
    &lt;register name="r5" group="Alt"/&gt;
    &lt;register name="r6" group="Alt"/&gt;
    &lt;register name="r7" group="Alt"/&gt;
    &lt;register name="r8" group="Alt"/&gt;
    &lt;register name="r9" group="Alt"/&gt;
    &lt;register name="r10" group="Alt"/&gt;
    &lt;register name="r11" group="Alt"/&gt;
    &lt;register name="r12" group="Alt"/&gt;
    &lt;register name="r13" group="Alt"/&gt;
    &lt;register name="r14" group="Alt"/&gt;
    &lt;register name="r15" group="Alt"/&gt;
  &lt;/register_data&gt;
&lt;/processor_spec&gt;</code></pre>
<h3 data-content="1" id="df9c530d3dc314f9017146433b680277">qwbvm.cspec</h3>
<p>这里定义调用约定，函数的前3个参数通过r0, r1, r2传递，返回值通过r0传递</p>
<pre><code>&lt;?xml version="1.0" encoding="UTF-8"?&gt;

&lt;!-- See Relax specification: Ghidra/Framework/SoftwareModeling/data/languages/compiler_spec.rxg --&gt;

&lt;compiler_spec&gt;
  &lt;data_organization&gt;
    &lt;pointer_size value="2" /&gt;
  &lt;/data_organization&gt;
  &lt;global&gt;
    &lt;range space="ram"/&gt;
  &lt;/global&gt;
  &lt;stackpointer register="SP" space="ram"/&gt;
  &lt;default_proto&gt;
    &lt;prototype name="__asmA" extrapop="2" stackshift="2" strategy="register"&gt;
      &lt;input&gt;
        &lt;pentry minsize="1" maxsize="8"&gt;
          &lt;register name="r0"/&gt;
        &lt;/pentry&gt;
        &lt;pentry minsize="1" maxsize="8"&gt;
          &lt;register name="r1"/&gt;
        &lt;/pentry&gt;
        &lt;pentry minsize="1" maxsize="8"&gt;
          &lt;register name="r2"/&gt;
        &lt;/pentry&gt;
      &lt;/input&gt;
      &lt;output&gt;
        &lt;pentry minsize="1" maxsize="1"&gt;
          &lt;register name="r0"/&gt;
        &lt;/pentry&gt;
      &lt;/output&gt;
    &lt;/prototype&gt;
  &lt;/default_proto&gt;
&lt;/compiler_spec&gt;</code></pre>
<h3 data-content="1" id="2c05cf1bbbf9df1b9a5a3b770f865886">qwbvm.ldefs</h3>
<p>修改processor的名字，位宽为64位，sla文件为qwbvm.sla，processor文件为qwbvm.pspec，compiler文件为qwbvm.cspec</p>
<pre><code>&lt;?xml version="1.0" encoding="UTF-8"?&gt;

&lt;!-- See Relax specification: Ghidra/Framework/SoftwareModeling/data/languages/language_definitions.rxg --&gt;

&lt;language_definitions&gt;
&lt;!-- Uncomment the following to make the language available in Ghidra --&gt;

 &lt;language processor="qwbvm"
            endian="little"
            size="64"
            variant="default"
            version="1.0"
            slafile="qwbvm.sla"
            processorspec="qwbvm.pspec"
            id="qwbvm:LE:64:default"&gt;
    &lt;description&gt;QWB VM Language Module&lt;/description&gt;
    &lt;compiler name="default" spec="qwbvm.cspec" id="default"/&gt;
 &lt;/language&gt;

&lt;/language_definitions&gt;</code></pre>
<h3 data-content="1" id="fc4ef83f0f27ae3ad7afab0213d1507c">qwbvm.opinion</h3>
<p>这个是加载器的定义文件，但是因为我们加载的是纯二进制文件，这个文件不用改</p>
<h3 data-content="1" id="143cd27cd8c51fb3041364ef769e04ce">qwbvm.slaspec</h3>
<p>首先定义几个内存空间, 分别为ram，bss，register，size都为8</p>
<pre><code>define space ram     type=ram_space      size=8  default;
define space bss     type=ram_space      size=8;

define space register type=register_space size=8;</code></pre>
<p>然后定义普通寄存器和特殊寄存器，contextreg是上下文寄存器，后面定义指令的时候会用到，辅助解析指令</p>
<pre><code>define register offset=0x00 size=8 [r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15];

define register offset=0x100 size=8 [sp pc];

define register offset=0x200 size=8 contextreg;</code></pre>
<p>最后把qwbvm.sinc include进来</p>
<pre><code>@include "qwbvm.sinc"</code></pre>
<p>完整的内容如下</p>
<pre><code>define endian=little;
define alignment=1;

define space ram     type=ram_space      size=2  default;
define space bss     type=ram_space      size=2;

define space register type=register_space size=8;

define register offset=0x00 size=8 [r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15];

define register offset=0x100 size=8 [sp pc];

define register offset=0x200 size=8 contextreg;

# Include contents of qwbvm.sinc file
@include "qwbvm.sinc"</code></pre>
<h3 data-content="1" id="8183a752476cf04b7624160f994a3234">qwbvm.sinc</h3>
<p>前面定义完寄存器相关的内容，这里主要定义指令的格式</p>
<p>首先介绍一下token</p>
<h4 data-content="1" id="e871f5c5de7898d7648665d5e5cf1f01">token</h4>
<p>token是组成instruction的元素，也就是说，首先需要将二进制指令解析为一个个token，然后由token组成instruction</p>
<p>token定义的格式如下，</p>
<p>tokenname是token的名字，括号里面的integer需要为8的整数，代表这个token有多少个bit</p>
<pre><code>define token tokenname ( integer )
  fieldname=(integer,integer) attributelist
  ...
;</code></pre>
<p>这里是一个示例，定义了一个token，名字为opbyte，大小为8个bit，前6个bit为op，同时前4个bit也可以为rn，rm</p>
<pre><code>define token opbyte(8)
    op  = (0, 5)
    rn = (0, 3)
    rm = (0, 3)
;</code></pre>
<p>这里我们给出所有的token的定义</p>
<pre><code>define token opbyte(8)
    op  = (0, 5)
    rn = (0, 3)
    rm = (0, 3)
;
define token oplength(8)
    inst_switch = (0, 3)
    data_length = (4, 6)
;
define token data8(8)
    imm8 = (0, 7)
    simm8 = (0, 7) signed
;
define token data16(16)
    imm16 = (0, 15)
;
define token data32(32)
    imm32 = (0, 31)
;
define token data64(64)
    imm64_8 = (0, 7)
    imm64_16 = (0, 15)
    imm64_32 = (0, 31)
    imm64 = (0, 63)
;</code></pre>
<p>因为rn和rm是代表寄存器，因此我们把rn，rm映射为r0到r15</p>
<pre><code>attach variables [rn rm] [r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15];</code></pre>
<p>然后来定义我们第一个指令,halt，halt由两个token组成，opbyte和oplength，op需要等于0，然后后面紧接着的是 inst_switch &amp; data_length</p>
<pre><code>:halt is op=0; inst_switch &amp; data_length {}</code></pre>
<p>多个token拼接需要用";"隔开，然后同一个token中的不同部分需要用“&amp;”来组合，这个&amp;同时可以理解为逻辑与，因为也可以用"|"来组合，可以理解为逻辑或</p>
<p>后面{} 是用来放PCode的，但是因为我们只是从二进制解析为指令，因此不需要Pcode</p>
<p>然后我们来翻译mov x1, x2这个指令，其中x1, x2都是reg，然后有1到4，四种长度</p>
<pre><code>:mov "byte" rn, rm is op=1; inst_switch = 0 &amp; data_length = 1 ; rn ; rm {}
:mov "word" rn, rm is op=1; inst_switch = 0 &amp; data_length = 2 ; rn ; rm {}
:mov "dword" rn, rm is op=1; inst_switch = 0 &amp; data_length = 3 ; rn ; rm {}
:mov "qword" rn, rm is op=1; inst_switch = 0 &amp; data_length = 4 ; rn ; rm {}</code></pre>
<p>其中"byte", "word"等在双引号里面的字符是代表纯字符串，没有其他含义，同样是字符的还有mov，而其他rn，rm等是需要在token中声明的</p>
<p>现在可以点击菜单里面的Run，运行测试一下，将题目附件中的test.bin文件拖入ghidra，会弹框让你选择processor，搜索qwbvm，然后确定</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232756-a7bbb626-2070-1.png"/></p>
<p>打开刚刚拖入的test.bin二进制文件，可以将05开始的代码反汇编为halt</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232812-b1150538-2070-1.png"/></p>
<p>还可以将0x1a8处的二进制反汇编为mov  word r8,r1</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232838-c085f536-2070-1.png"/></p>
<p>我们再继续定义几个指令</p>
<pre><code>:mov "byte" rn, "bss"[imm64] is op=1; inst_switch = 1 &amp; data_length = 1 ; rn ; imm64 {}
:mov "word" rn, "bss"[imm64] is op=1; inst_switch = 1 &amp; data_length = 2 ; rn ; imm64 {}
:mov "dword" rn, "bss"[imm64] is op=1; inst_switch = 1 &amp; data_length = 3 ; rn ; imm64 {}
:mov "qword" rn, "bss"[imm64] is op=1; inst_switch = 1 &amp; data_length = 4 ; rn ; imm64 {}


:mov "byte" "bss"[imm64], rn is op=1; inst_switch = 2 &amp; data_length = 1 ; imm64; rn {}
:mov "word" "bss"[imm64], rn is op=1; inst_switch = 2 &amp; data_length = 2 ; imm64 ; rn {}
:mov "dword" "bss"[imm64], rn is op=1; inst_switch = 2 &amp; data_length = 3 ; imm64 ; rn {}
:mov "qword" "bss"[imm64], rn is op=1; inst_switch = 2 &amp; data_length = 4 ; imm64 ; rn {}</code></pre>
<p>这个时候我们发现每个指令都要根据不同的数据长度类型定义几个类似的指令，很麻烦，那么下面就介绍如何将其简化</p>
<p>观察各个指令，发现相同之处在于</p>
<pre><code>"byte" xxxxx data_length = 1
"word" xxxxx data_length = 2
"dword" xxxxx data_length = 3
"qword" xxxxx data_length = 4</code></pre>
<p>那么我们可以定义一个symbol，dl</p>
<pre><code>dl: "" is data_length = 0 {}
dl: "byte" is data_length = 2 {}
dl: "dword" is data_length = 3 {}
dl: "qword" is data_length &gt;= 4 {}</code></pre>
<p>然后原来的指令就可以简化为</p>
<pre><code>:mov dl rn, rm is op=1; inst_switch = 0 &amp; dl ; rn ; rm {}
:mov dl rn, "bss"[imm64] is op=1; inst_switch = 1 &amp; dl ; rn ; imm64 {}
:mov dl "bss"[imm64], rn is op=1; inst_switch = 2 &amp; dl ; imm64; rn {}</code></pre>
<p>再次运行，打开test.bin，反汇编0x1f7处的代码, 可以看到能成功反汇编出来</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232856-cbd2db34-2070-1.png"/></p>
<p>我们继续完善</p>
<pre><code>:mov dl rn, "stack"[imm64] is op=1; dl &amp; inst_switch=3 ; rn;  imm64 {}
:mov dl "stack"[imm64], rn  is op=1; dl &amp; inst_switch=4 ; imm64;  rn {}
:mov rn, imm8 is op=1; data_length = 1 &amp; inst_switch = 5; rn; imm8 {}
:mov rn, imm16 is op=1; data_length = 2 &amp; inst_switch = 5; rn; imm16 {}
:mov rn, imm32 is op=1; data_length = 3 &amp; inst_switch = 5; rn; imm32 {}
:mov rn, imm64 is op=1; data_length = 4 &amp; inst_switch = 5; rn; imm64 {}</code></pre>
<p>但是发现mov rn, imm这个指令写起来比较麻烦，因为这个指令imm的长度依赖的是data_length，那能不能将其再简化一下呢？</p>
<p>这个时候我们引入另外一个东西，context</p>
<p>这里我们定义了一个context，contextreg，其中addrmode占3个bit</p>
<p>这个context的存在是因为有时候，处理器会根据不同的状态而解析出不一样的指令，例如arm中的thumb mode</p>
<pre><code>define context contextreg
    addrmode = (0,2)
;</code></pre>
<p>定义了context之后，我们需要在适当的时候给它赋值，这里我们选择解析symbol dl的时候顺便给context赋值</p>
<pre><code>dl: "" is data_length = 0 [addrmode = 1;]{}
dl: "byte" is data_length = 2 [addrmode = 2;]{}
dl: "dword" is data_length = 3 [addrmode = 3;]{}
dl: "qword" is data_length &gt;= 4 [addrmode = 4;]{}</code></pre>
<p>然后我们定义imm这个symbol</p>
<pre><code>imm: imm8 is addrmode = 1; imm8 {}
imm: imm16 is addrmode = 2; imm16 {}
imm: imm32 is addrmode = 3; imm32 {}
imm: imm64 is addrmode = 4; imm64 {}</code></pre>
<p>然后上面的指令就可以简化为</p>
<pre><code>:mov dl rn, imm is op=1; dl &amp; inst_switch = 5; rn; imm {}</code></pre>
<p>后面还需要介绍的还有另外一个指令，call xxx，call指令是相对地址函数调用的，因此要获取当前指令的地址</p>
<p>我们可以定义rel这个symbol，然后里面的reloc是通过inst_next和imm计算出来的，而inst_next是ghidra自带的一个symbol，代表的就是下一个指令的地址</p>
<pre><code>rel: reloc is simm8 &amp; addrmode=1 [reloc = inst_next + simm8;] {}
rel: reloc is imm16 &amp; addrmode=2 [reloc = inst_next + imm16;] {}
rel: reloc is imm32 &amp; addrmode=3 [reloc = inst_next + imm32;] {}
rel: reloc is imm64 &amp; addrmode=4 [reloc = inst_next + imm64;] {}

:call rel is op=0x10; inst_switch=7; rel {}</code></pre>
<p>其他东西基本上都是大同小异，最后完整的processor定义如下</p>
<pre><code>define token opbyte(8)
    op  = (0, 5)
    rn = (0, 3)
    rm = (0, 3)
;
define token oplength(8)
    inst_switch = (0, 3)
    data_length = (4, 6)
;
define token data8(8)
    imm8 = (0, 7)
    simm8 = (0, 7) signed
;
define token data16(16)
    imm16 = (0, 15)
;
define token data32(32)
    imm32 = (0, 31)
;
define token data64(64)
    imm64_8 = (0, 7)
    imm64_16 = (0, 15)
    imm64_32 = (0, 31)
    imm64 = (0, 63)
;
define context contextreg
    addrmode = (0,2)
;



attach variables [rn rm] [r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15];
dl: "" is data_length=0 {}
dl: "byte" is data_length=1 [addrmode =1;]{}
dl: "word" is data_length=2 [addrmode =2;]{}
dl: "dword" is data_length=3 [addrmode =3;]{}
dl: "qword" is data_length&gt;=4 [addrmode =4;]{}

imm: imm8 is addrmode=1 ; imm8 {}
imm: imm16 is addrmode=2 ; imm16 {}
imm: imm32 is addrmode=3 ; imm32 {}
imm: imm64 is addrmode=4 ; imm64 {}

rel: reloc is simm8 &amp; addrmode=1 [reloc = inst_next + simm8;] {}
rel: reloc is imm16 &amp; addrmode=2 [reloc = inst_next + imm16;] {}
rel: reloc is imm32 &amp; addrmode=3 [reloc = inst_next + imm32;] {}
rel: reloc is imm64 &amp; addrmode=4 [reloc = inst_next + imm64;] {}

addr: rn is inst_switch=6; rn {}
addr: rel is dl&amp;inst_switch=7; rel {}
addr: "bss"[imm64] is inst_switch=8; imm64 {}

oprand: dl rn, rm  is dl &amp; inst_switch=0; rn; rm {}
oprand: dl rn, imm is dl &amp; inst_switch=5; rn; imm {}

:halt is op=0; inst_switch &amp; data_length {}

:mov dl rn, rm is op=1; dl &amp; inst_switch=0 ; rn ; rm {}
:mov dl rn, "bss"[imm64] is op=1; dl &amp; inst_switch=1 ; rn;  imm64 {}
:mov dl "bss"[imm64], rn  is op=1; dl &amp; inst_switch=2 ; imm64;  rn {}
:mov dl rn, "stack"[imm64] is op=1; dl &amp; inst_switch=3 ; rn;  imm64 {}
:mov dl "stack"[imm64], rn  is op=1; dl &amp; inst_switch=4 ; imm64;  rn {}
:mov dl rn, imm is op=1; dl &amp; inst_switch=5 ; rn;  imm {}
:mov dl "bss"[rn], rm is op=1; dl &amp; inst_switch=0xb ; rn; rm {}
:mov dl rn, "bss"[rm] is op=1; dl &amp; inst_switch=0xc ; rn; rm {}
:mov dl "stack"[rn], rm is op=1; dl &amp; inst_switch=0xd ; rn; rm {}
:mov dl rn, "stack"[rm] is op=1; dl &amp; inst_switch=0xe ; rn; rm {}

:add oprand is op=2; oprand {}
:dec oprand is op=3; oprand {}
:mul oprand is op=4; oprand {}
:div oprand is op=5; oprand {}
:mod oprand is op=6; oprand {}
:xor oprand is op=7; oprand {}
:or  oprand is op=8; oprand {}
:and oprand is op=9; oprand {}
:shl oprand is op=0xa; oprand {}
:shr oprand is op=0xb; oprand {}

:not dl rn is op=0xc; dl &amp; inst_switch=6; rn {}

:pop dl rn is op=0xd; dl &amp; inst_switch=6; rn {}
:push dl rn is op=0xe; dl &amp; inst_switch=6; rn {}

:call rn is op=0x10; inst_switch=6; rn {}
:call rel is op=0x10; inst_switch=7; rel {}

:ret is op=0x11; inst_switch {}

:cmp dl rn, rm is op=0x12; dl &amp; inst_switch=0; rn; rm {}
:cmp dl rn, imm is op=0x12; dl &amp; inst_switch=5; rn ; imm {}

:jmp addr is op=0x13; addr {}
:je  addr is op=0x14; addr {}
:jne addr is op=0x15; addr {}
:jle addr is op=0x16; addr {}
:jg  addr is op=0x17; addr {}
:jl  addr is op=0x18; addr {}
:jge addr is op=0x19; addr {}
:jbe addr is op=0x1a; addr {}
:ja  addr is op=0x1b; addr {}
:jnb addr is op=0x1c; addr {}
:jb  addr is op=0x1d; addr {}

:syscall is op=0x20; inst_switch {}</code></pre>
<p>最后可以在0x100处反汇编出完整的指令</p>
<p><img src="https://xzfile.aliyuncs.com/media/upload/picture/20210928232915-d6b5282c-2070-1.png"/></p>
</div>
</div>