#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug  2 13:22:01 2022
# Process ID: 3464
# Current directory: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1
# Command line: vivado.exe -log GULF_Eval_Board_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GULF_Eval_Board_top.tcl
# Log file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/GULF_Eval_Board_top.vds
# Journal file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source GULF_Eval_Board_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/ip_repo/axi_data_transfer_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/ip_repo/axi_data_transfer_2.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/GULFstream/ip_repo/axi_data_transfer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top GULF_Eval_Board_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.613 ; gain = 99.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_top' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:84]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/clk_divider.vhd:26' bound to instance 'clk_div_parallel' of component 'Clock_Divider' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/clk_divider.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/clk_divider.vhd:33]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_wrapper' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:56]
INFO: [Synth 8-3491] module 'GULF_Eval_Board' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:1581' bound to instance 'GULF_Eval_Board_i' of component 'GULF_Eval_Board' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:137]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:1639]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_axi_data_transfer_1_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_data_transfer_1_0_stub.vhdl:5' bound to instance 'axi_data_transfer_1' of component 'GULF_Eval_Board_axi_data_transfer_1_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:2090]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_axi_data_transfer_1_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_data_transfer_1_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_axi_gpio_0_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'GULF_Eval_Board_axi_gpio_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:2122]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_axi_gpio_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_axi_iic_0_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_iic_0_0_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'GULF_Eval_Board_axi_iic_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:2145]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_axi_iic_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_axi_quad_spi_0_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'GULF_Eval_Board_axi_quad_spi_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:2175]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_axi_quad_spi_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_axi_quad_spi_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_processing_system7_0_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'GULF_Eval_Board_processing_system7_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:2211]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_processing_system7_0_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_processing_system7_0_0_stub.vhdl:76]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_ps7_0_axi_periph_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:869]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_143QZF7' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_143QZF7' (2#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_EPHIHP' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_EPHIHP' (3#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_9CL1Q' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_9CL1Q' (4#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:263]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_19W1JSW' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_19W1JSW' (5#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:370]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CVIR4B' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:494]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_auto_pc_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'GULF_Eval_Board_auto_pc_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:677]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_auto_pc_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CVIR4B' (6#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:494]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_xbar_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'GULF_Eval_Board_xbar_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:1478]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_xbar_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'GULF_Eval_Board_ps7_0_axi_periph_0' (7#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:869]
INFO: [Synth 8-3491] module 'GULF_Eval_Board_rst_ps7_0_100M_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'GULF_Eval_Board_rst_ps7_0_100M_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:2402]
INFO: [Synth 8-638] synthesizing module 'GULF_Eval_Board_rst_ps7_0_100M_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/GULF_Eval_Board_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'GULF_Eval_Board' (8#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/synth/GULF_Eval_Board.vhd:1639]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'hdmi_in_ddc_scl_iobuf' of component 'IOBUF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:189]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'hdmi_in_ddc_sda_iobuf' of component 'IOBUF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:196]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'spi_io0_iobuf' of component 'IOBUF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:203]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'spi_io1_iobuf' of component 'IOBUF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:210]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'spi_sck_iobuf' of component 'IOBUF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:217]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'spi_ss_iobuf' of component 'IOBUF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'GULF_Eval_Board_wrapper' (10#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/hdl/GULF_Eval_Board_wrapper.vhd:56]
INFO: [Synth 8-638] synthesizing module 'memory_map' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/memory_map.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'memory_map' (11#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/memory_map.vhd:43]
INFO: [Synth 8-638] synthesizing module 'error_memory_map' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/error_memory_map.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'error_memory_map' (12#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/error_memory_map.vhd:44]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/ila_0_stub.vhdl:5' bound to instance 'mem_debuig' of component 'ila_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:217]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/.Xil/Vivado-3464-LAPTOP-ISQIQK2U/realtime/ila_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'eval_fw' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:52]
INFO: [Synth 8-3491] module 'sipo' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:34' bound to instance 'shift_reg' of component 'sipo' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sipo' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:44]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DFF' (13#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:41]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:32' bound to instance 'SIPO_reg' of component 'DFF' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'sipo' (14#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/sipo.vhd:44]
INFO: [Synth 8-3491] module 'sync_statemachine' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/comma_synch.vhd:34' bound to instance 'commalink' of component 'sync_statemachine' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'sync_statemachine' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/comma_synch.vhd:47]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/counter.vhd:34' bound to instance 'count_10' of component 'counter' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/comma_synch.vhd:70]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter' (15#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/counter.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/comma_synch.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'sync_statemachine' (16#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/comma_synch.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Decode8b10b' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/Decode8b10b.vhd:45]
	Parameter GATE_DELAY_G bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decode8b10b' (17#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/Decode8b10b.vhd:45]
INFO: [Synth 8-3491] module 'data_wr_fsm' declared at 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/data_wr_fsm.vhd:34' bound to instance 'adr_fsm' of component 'data_wr_fsm' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:185]
INFO: [Synth 8-638] synthesizing module 'data_wr_fsm' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/data_wr_fsm.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/data_wr_fsm.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'data_wr_fsm' (18#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/data_wr_fsm.vhd:48]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_data' to cell 'IBUFDS' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:199]
INFO: [Synth 8-226] default block is never used [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'eval_fw' (19#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/eval_top.vhd:52]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_clk' to cell 'IBUFDS' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:245]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_clk' to cell 'OBUFDS' [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:257]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_eval_fw'. This will prevent further optimization [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:229]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_emm'. This will prevent further optimization [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:208]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_mm'. This will prevent further optimization [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_dut'. This will prevent further optimization [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'GULF_Eval_Board_top' (20#1) [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/GULF_Eval_Board_top.vhd:84]
WARNING: [Synth 8-3331] design s00_couplers_imp_1CVIR4B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1CVIR4B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_19W1JSW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_19W1JSW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_19W1JSW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_19W1JSW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_9CL1Q has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_9CL1Q has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_9CL1Q has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_9CL1Q has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_EPHIHP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_EPHIHP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_EPHIHP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_EPHIHP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_143QZF7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_143QZF7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_143QZF7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_143QZF7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_2_p
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_2_n
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_3_p
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_3_n
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_4_p
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_4_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 565.691 ; gain = 174.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 565.691 ; gain = 174.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 565.691 ; gain = 174.203
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/processing_system7_0'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_iic_0'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_iic_0'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_xbar_0/GULF_Eval_Board_xbar_0/GULF_Eval_Board_xbar_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_xbar_0/GULF_Eval_Board_xbar_0/GULF_Eval_Board_xbar_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/GULF_Eval_Board_axi_data_transfer_1_0/GULF_Eval_Board_axi_data_transfer_1_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_data_transfer_1'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/GULF_Eval_Board_axi_data_transfer_1_0/GULF_Eval_Board_axi_data_transfer_1_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_data_transfer_1'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_auto_pc_0/GULF_Eval_Board_auto_pc_0/GULF_Eval_Board_auto_pc_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_auto_pc_0/GULF_Eval_Board_auto_pc_0/GULF_Eval_Board_auto_pc_0_in_context.xdc] for cell 'u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'mem_debuig'
Finished Parsing XDC File [c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'mem_debuig'
Parsing XDC File [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/dont_touch.xdc]
Parsing XDC File [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/constrs_1/new/Eval_constr.xdc]
Finished Parsing XDC File [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/constrs_1/new/Eval_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/constrs_1/new/Eval_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GULF_Eval_Board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GULF_Eval_Board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 953.461 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mem_debuig' at clock pin 'clk' is different from the actual clock period '0.780', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/axi_data_transfer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_debuig. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_Mem_data_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'sync_statemachine'
INFO: [Synth 8-5544] ROM "reg_intl_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_train_v" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rst_cnt_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aligned_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'data_wr_fsm'
INFO: [Synth 8-5544] ROM "wr_en_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    scan |                               01 |                               01
                training |                               10 |                               10
                  locked |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'sequential' in module 'sync_statemachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0001 |                               00
                    idle |                             0010 |                               01
                   write |                             0100 |                               10
                    incr |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'one-hot' in module 'data_wr_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 263   
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 139   
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory_map 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module error_memory_map 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync_statemachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module Decode8b10b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module data_wr_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module eval_fw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[10].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[9].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[8].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[7].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[6].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[5].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[4].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[3].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[2].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element shift_reg/SIPO[1].SIPO_reg/Qn_o_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/dff.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element U_Decode8b10b/dataKOut_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/Decode8b10b.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element U_Decode8b10b/dispErr_reg was removed.  [C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.srcs/sources_1/new/Decode8b10b.vhd:220]
INFO: [Synth 8-5545] ROM "commalink/cnt_train_v" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "commalink/reg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_parallel/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_parallel/tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design GULF_Eval_Board_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_2_p
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_2_n
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_3_p
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_3_n
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_4_p
WARNING: [Synth 8-3331] design GULF_Eval_Board_top has unconnected port hdmi_in_data_4_n
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eval_fw/\commalink/cnt_en_s_reg )
WARNING: [Synth 8-3332] Sequential element (commalink/cnt_en_s_reg) is unused and will be removed from module eval_fw.
WARNING: [Synth 8-3332] Sequential element (U_Decode8b10b/dispOut_reg) is unused and will be removed from module eval_fw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_dut/GULF_Eval_Board_i/processing_system7_0/FCLK_CLK0' to pin 'u_dut/GULF_Eval_Board_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 953.461 ; gain = 561.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |GULF_Eval_Board_xbar_0                 |         1|
|2     |GULF_Eval_Board_auto_pc_0              |         1|
|3     |GULF_Eval_Board_axi_data_transfer_1_0  |         1|
|4     |GULF_Eval_Board_axi_gpio_0_0           |         1|
|5     |GULF_Eval_Board_axi_iic_0_0            |         1|
|6     |GULF_Eval_Board_axi_quad_spi_0_0       |         1|
|7     |GULF_Eval_Board_processing_system7_0_0 |         1|
|8     |GULF_Eval_Board_rst_ps7_0_100M_0       |         1|
|9     |ila_0                                  |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |GULF_Eval_Board_auto_pc_0_bbox_5              |     1|
|2     |GULF_Eval_Board_axi_data_transfer_1_0_bbox_0  |     1|
|3     |GULF_Eval_Board_axi_gpio_0_0_bbox_1           |     1|
|4     |GULF_Eval_Board_axi_iic_0_0_bbox_2            |     1|
|5     |GULF_Eval_Board_axi_quad_spi_0_0_bbox_3       |     1|
|6     |GULF_Eval_Board_processing_system7_0_0_bbox_4 |     1|
|7     |GULF_Eval_Board_rst_ps7_0_100M_0_bbox_7       |     1|
|8     |GULF_Eval_Board_xbar_0_bbox_6                 |     1|
|9     |ila_0_bbox_8                                  |     1|
|10    |BUFG                                          |     1|
|11    |CARRY4                                        |    32|
|12    |LUT1                                          |     6|
|13    |LUT2                                          |    19|
|14    |LUT3                                          |    18|
|15    |LUT4                                          |    39|
|16    |LUT5                                          |   202|
|17    |LUT6                                          |  2201|
|18    |MUXF7                                         |  1090|
|19    |MUXF8                                         |   513|
|20    |FDCE                                          |  8382|
|21    |FDPE                                          |    16|
|22    |FDRE                                          |   141|
|23    |FDSE                                          |     1|
|24    |IBUF                                          |     3|
|25    |IBUFDS                                        |     2|
|26    |IOBUF                                         |     6|
|27    |OBUF                                          |     1|
|28    |OBUFDS                                        |     1|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------+-----------------------------------+------+
|      |Instance                  |Module                             |Cells |
+------+--------------------------+-----------------------------------+------+
|1     |top                       |                                   | 13792|
|2     |  u_dut                   |GULF_Eval_Board_wrapper            |  1124|
|3     |    GULF_Eval_Board_i     |GULF_Eval_Board                    |  1118|
|4     |      ps7_0_axi_periph    |GULF_Eval_Board_ps7_0_axi_periph_0 |   662|
|5     |        s00_couplers      |s00_couplers_imp_1CVIR4B           |   177|
|6     |  u_mm                    |memory_map                         | 12104|
|7     |  u_emm                   |error_memory_map                   |     2|
|8     |  u_eval_fw               |eval_fw                            |   471|
|9     |    U_Decode8b10b         |Decode8b10b                        |    13|
|10    |    adr_fsm               |data_wr_fsm                        |   162|
|11    |    commalink             |sync_statemachine                  |   154|
|12    |      count_10            |counter                            |    21|
|13    |    shift_reg             |sipo                               |    13|
|14    |      \SIPO[10].SIPO_reg  |DFF                                |     1|
|15    |      \SIPO[1].SIPO_reg   |DFF_0                              |     1|
|16    |      \SIPO[2].SIPO_reg   |DFF_1                              |     1|
|17    |      \SIPO[3].SIPO_reg   |DFF_2                              |     1|
|18    |      \SIPO[4].SIPO_reg   |DFF_3                              |     2|
|19    |      \SIPO[5].SIPO_reg   |DFF_4                              |     1|
|20    |      \SIPO[6].SIPO_reg   |DFF_5                              |     1|
|21    |      \SIPO[7].SIPO_reg   |DFF_6                              |     1|
|22    |      \SIPO[8].SIPO_reg   |DFF_7                              |     1|
|23    |      \SIPO[9].SIPO_reg   |DFF_8                              |     3|
|24    |  clk_div_parallel        |Clock_Divider                      |    84|
+------+--------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 971.742 ; gain = 580.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 971.742 ; gain = 192.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 971.742 ; gain = 580.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1647 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'GULF_Eval_Board_top' is not ideal for floorplanning, since the cellview 'memory_map' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 971.742 ; gain = 581.961
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Final/gulfstream-evaluation-board/FW_SW_Test/FW_SW_Test.runs/synth_1/GULF_Eval_Board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GULF_Eval_Board_top_utilization_synth.rpt -pb GULF_Eval_Board_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 971.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 13:23:22 2022...
