
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030e8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080031a8  080031a8  000131a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003214  08003214  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08003214  08003214  00013214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800321c  0800321c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800321c  0800321c  0001321c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003220  08003220  00013220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08003224  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000006c  08003290  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003290  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009067  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001695  00000000  00000000  000290fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a60  00000000  00000000  0002a790  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000998  00000000  00000000  0002b1f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013bf8  00000000  00000000  0002bb88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007b7f  00000000  00000000  0003f780  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e03c  00000000  00000000  000472ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c533b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024f8  00000000  00000000  000c53b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003190 	.word	0x08003190

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08003190 	.word	0x08003190

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	4646      	mov	r6, r8
 8000266:	46d6      	mov	lr, sl
 8000268:	b5c0      	push	{r6, r7, lr}
 800026a:	0004      	movs	r4, r0
 800026c:	b082      	sub	sp, #8
 800026e:	000d      	movs	r5, r1
 8000270:	4691      	mov	r9, r2
 8000272:	4698      	mov	r8, r3
 8000274:	428b      	cmp	r3, r1
 8000276:	d82f      	bhi.n	80002d8 <__udivmoddi4+0x78>
 8000278:	d02c      	beq.n	80002d4 <__udivmoddi4+0x74>
 800027a:	4641      	mov	r1, r8
 800027c:	4648      	mov	r0, r9
 800027e:	f000 f8b1 	bl	80003e4 <__clzdi2>
 8000282:	0029      	movs	r1, r5
 8000284:	0006      	movs	r6, r0
 8000286:	0020      	movs	r0, r4
 8000288:	f000 f8ac 	bl	80003e4 <__clzdi2>
 800028c:	1a33      	subs	r3, r6, r0
 800028e:	469c      	mov	ip, r3
 8000290:	3b20      	subs	r3, #32
 8000292:	469a      	mov	sl, r3
 8000294:	d500      	bpl.n	8000298 <__udivmoddi4+0x38>
 8000296:	e076      	b.n	8000386 <__udivmoddi4+0x126>
 8000298:	464b      	mov	r3, r9
 800029a:	4652      	mov	r2, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001f      	movs	r7, r3
 80002a0:	464b      	mov	r3, r9
 80002a2:	4662      	mov	r2, ip
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d828      	bhi.n	80002fe <__udivmoddi4+0x9e>
 80002ac:	d025      	beq.n	80002fa <__udivmoddi4+0x9a>
 80002ae:	4653      	mov	r3, sl
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5a>
 80002b8:	e07b      	b.n	80003b2 <__udivmoddi4+0x152>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	4652      	mov	r2, sl
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4662      	mov	r2, ip
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e018      	b.n	8000306 <__udivmoddi4+0xa6>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9d0      	bls.n	800027a <__udivmoddi4+0x1a>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8a>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b002      	add	sp, #8
 80002f0:	bc1c      	pop	{r2, r3, r4}
 80002f2:	4690      	mov	r8, r2
 80002f4:	4699      	mov	r9, r3
 80002f6:	46a2      	mov	sl, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d9d7      	bls.n	80002ae <__udivmoddi4+0x4e>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4663      	mov	r3, ip
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0e9      	beq.n	80002e0 <__udivmoddi4+0x80>
 800030c:	07fb      	lsls	r3, r7, #31
 800030e:	4698      	mov	r8, r3
 8000310:	4641      	mov	r1, r8
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	430a      	orrs	r2, r1
 8000316:	087b      	lsrs	r3, r7, #1
 8000318:	4666      	mov	r6, ip
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	9800      	ldr	r0, [sp, #0]
 800034a:	9901      	ldr	r1, [sp, #4]
 800034c:	4653      	mov	r3, sl
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db23      	blt.n	800039e <__udivmoddi4+0x13e>
 8000356:	002b      	movs	r3, r5
 8000358:	4652      	mov	r2, sl
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4664      	mov	r4, ip
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	4653      	mov	r3, sl
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2d      	blt.n	80003c8 <__udivmoddi4+0x168>
 800036c:	0026      	movs	r6, r4
 800036e:	4657      	mov	r7, sl
 8000370:	40be      	lsls	r6, r7
 8000372:	0033      	movs	r3, r6
 8000374:	0026      	movs	r6, r4
 8000376:	4667      	mov	r7, ip
 8000378:	40be      	lsls	r6, r7
 800037a:	0032      	movs	r2, r6
 800037c:	1a80      	subs	r0, r0, r2
 800037e:	4199      	sbcs	r1, r3
 8000380:	9000      	str	r0, [sp, #0]
 8000382:	9101      	str	r1, [sp, #4]
 8000384:	e7ac      	b.n	80002e0 <__udivmoddi4+0x80>
 8000386:	4662      	mov	r2, ip
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	464a      	mov	r2, r9
 800038e:	40da      	lsrs	r2, r3
 8000390:	4661      	mov	r1, ip
 8000392:	0013      	movs	r3, r2
 8000394:	4642      	mov	r2, r8
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	431f      	orrs	r7, r3
 800039c:	e780      	b.n	80002a0 <__udivmoddi4+0x40>
 800039e:	4662      	mov	r2, ip
 80003a0:	2320      	movs	r3, #32
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	4666      	mov	r6, ip
 80003a8:	409a      	lsls	r2, r3
 80003aa:	0023      	movs	r3, r4
 80003ac:	40f3      	lsrs	r3, r6
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e7d4      	b.n	800035c <__udivmoddi4+0xfc>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	2100      	movs	r1, #0
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	2200      	movs	r2, #0
 80003bc:	9100      	str	r1, [sp, #0]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	2201      	movs	r2, #1
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	9201      	str	r2, [sp, #4]
 80003c6:	e780      	b.n	80002ca <__udivmoddi4+0x6a>
 80003c8:	2320      	movs	r3, #32
 80003ca:	4662      	mov	r2, ip
 80003cc:	0026      	movs	r6, r4
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	40de      	lsrs	r6, r3
 80003d2:	002f      	movs	r7, r5
 80003d4:	46b0      	mov	r8, r6
 80003d6:	4666      	mov	r6, ip
 80003d8:	40b7      	lsls	r7, r6
 80003da:	4646      	mov	r6, r8
 80003dc:	003b      	movs	r3, r7
 80003de:	4333      	orrs	r3, r6
 80003e0:	e7c8      	b.n	8000374 <__udivmoddi4+0x114>
 80003e2:	46c0      	nop			; (mov r8, r8)

080003e4 <__clzdi2>:
 80003e4:	b510      	push	{r4, lr}
 80003e6:	2900      	cmp	r1, #0
 80003e8:	d103      	bne.n	80003f2 <__clzdi2+0xe>
 80003ea:	f000 f807 	bl	80003fc <__clzsi2>
 80003ee:	3020      	adds	r0, #32
 80003f0:	e002      	b.n	80003f8 <__clzdi2+0x14>
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	f000 f802 	bl	80003fc <__clzsi2>
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__clzsi2>:
 80003fc:	211c      	movs	r1, #28
 80003fe:	2301      	movs	r3, #1
 8000400:	041b      	lsls	r3, r3, #16
 8000402:	4298      	cmp	r0, r3
 8000404:	d301      	bcc.n	800040a <__clzsi2+0xe>
 8000406:	0c00      	lsrs	r0, r0, #16
 8000408:	3910      	subs	r1, #16
 800040a:	0a1b      	lsrs	r3, r3, #8
 800040c:	4298      	cmp	r0, r3
 800040e:	d301      	bcc.n	8000414 <__clzsi2+0x18>
 8000410:	0a00      	lsrs	r0, r0, #8
 8000412:	3908      	subs	r1, #8
 8000414:	091b      	lsrs	r3, r3, #4
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0x22>
 800041a:	0900      	lsrs	r0, r0, #4
 800041c:	3904      	subs	r1, #4
 800041e:	a202      	add	r2, pc, #8	; (adr r2, 8000428 <__clzsi2+0x2c>)
 8000420:	5c10      	ldrb	r0, [r2, r0]
 8000422:	1840      	adds	r0, r0, r1
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	02020304 	.word	0x02020304
 800042c:	01010101 	.word	0x01010101
	...

08000438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043c:	f000 fc12 	bl	8000c64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000440:	f000 f844 	bl	80004cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000444:	f000 f93a 	bl	80006bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000448:	f000 f908 	bl	800065c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800044c:	f000 f8b0 	bl	80005b0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8000450:	4b18      	ldr	r3, [pc, #96]	; (80004b4 <main+0x7c>)
 8000452:	2200      	movs	r2, #0
 8000454:	2101      	movs	r1, #1
 8000456:	0018      	movs	r0, r3
 8000458:	f000 febc 	bl	80011d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 800045c:	23a0      	movs	r3, #160	; 0xa0
 800045e:	05db      	lsls	r3, r3, #23
 8000460:	2200      	movs	r2, #0
 8000462:	2120      	movs	r1, #32
 8000464:	0018      	movs	r0, r3
 8000466:	f000 feb5 	bl	80011d4 <HAL_GPIO_WritePin>
  TIM2->SR &= ~TIM_SR_UIF;						//!< clear update interrupt Flag
 800046a:	2380      	movs	r3, #128	; 0x80
 800046c:	05db      	lsls	r3, r3, #23
 800046e:	691a      	ldr	r2, [r3, #16]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	2101      	movs	r1, #1
 8000476:	438a      	bics	r2, r1
 8000478:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim2);
 800047a:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <main+0x80>)
 800047c:	0018      	movs	r0, r3
 800047e:	f001 fe41 	bl	8002104 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  seuil_l = seuil[a][0];
 8000482:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <main+0x84>)
 8000484:	681a      	ldr	r2, [r3, #0]
 8000486:	4b0e      	ldr	r3, [pc, #56]	; (80004c0 <main+0x88>)
 8000488:	00d2      	lsls	r2, r2, #3
 800048a:	58d2      	ldr	r2, [r2, r3]
 800048c:	4b0d      	ldr	r3, [pc, #52]	; (80004c4 <main+0x8c>)
 800048e:	601a      	str	r2, [r3, #0]
  seuil_h = seuil[a][1];
 8000490:	4b0a      	ldr	r3, [pc, #40]	; (80004bc <main+0x84>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <main+0x88>)
 8000496:	00db      	lsls	r3, r3, #3
 8000498:	18d3      	adds	r3, r2, r3
 800049a:	3304      	adds	r3, #4
 800049c:	681a      	ldr	r2, [r3, #0]
 800049e:	4b0a      	ldr	r3, [pc, #40]	; (80004c8 <main+0x90>)
 80004a0:	601a      	str	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	irrigation(seuil_l, seuil_h);
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <main+0x8c>)
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <main+0x90>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	0019      	movs	r1, r3
 80004ac:	0010      	movs	r0, r2
 80004ae:	f000 fa0f 	bl	80008d0 <irrigation>
 80004b2:	e7f6      	b.n	80004a2 <main+0x6a>
 80004b4:	50000800 	.word	0x50000800
 80004b8:	2000009c 	.word	0x2000009c
 80004bc:	20000090 	.word	0x20000090
 80004c0:	20000050 	.word	0x20000050
 80004c4:	20000098 	.word	0x20000098
 80004c8:	20000094 	.word	0x20000094

080004cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004cc:	b590      	push	{r4, r7, lr}
 80004ce:	b09f      	sub	sp, #124	; 0x7c
 80004d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004d2:	2440      	movs	r4, #64	; 0x40
 80004d4:	193b      	adds	r3, r7, r4
 80004d6:	0018      	movs	r0, r3
 80004d8:	2338      	movs	r3, #56	; 0x38
 80004da:	001a      	movs	r2, r3
 80004dc:	2100      	movs	r1, #0
 80004de:	f002 fe4f 	bl	8003180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e2:	232c      	movs	r3, #44	; 0x2c
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	0018      	movs	r0, r3
 80004e8:	2314      	movs	r3, #20
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f002 fe47 	bl	8003180 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	0018      	movs	r0, r3
 80004f6:	2328      	movs	r3, #40	; 0x28
 80004f8:	001a      	movs	r2, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	f002 fe40 	bl	8003180 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000500:	4b29      	ldr	r3, [pc, #164]	; (80005a8 <SystemClock_Config+0xdc>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a29      	ldr	r2, [pc, #164]	; (80005ac <SystemClock_Config+0xe0>)
 8000506:	401a      	ands	r2, r3
 8000508:	4b27      	ldr	r3, [pc, #156]	; (80005a8 <SystemClock_Config+0xdc>)
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	0109      	lsls	r1, r1, #4
 800050e:	430a      	orrs	r2, r1
 8000510:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000512:	0021      	movs	r1, r4
 8000514:	187b      	adds	r3, r7, r1
 8000516:	2202      	movs	r2, #2
 8000518:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2201      	movs	r2, #1
 800051e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2210      	movs	r2, #16
 8000524:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2202      	movs	r2, #2
 800052a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2200      	movs	r2, #0
 8000530:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2280      	movs	r2, #128	; 0x80
 8000536:	02d2      	lsls	r2, r2, #11
 8000538:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	03d2      	lsls	r2, r2, #15
 8000540:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000542:	187b      	adds	r3, r7, r1
 8000544:	0018      	movs	r0, r3
 8000546:	f000 fe89 	bl	800125c <HAL_RCC_OscConfig>
 800054a:	1e03      	subs	r3, r0, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800054e:	f000 fa45 	bl	80009dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000552:	212c      	movs	r1, #44	; 0x2c
 8000554:	187b      	adds	r3, r7, r1
 8000556:	220f      	movs	r2, #15
 8000558:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2203      	movs	r2, #3
 800055e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2200      	movs	r2, #0
 8000564:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2200      	movs	r2, #0
 8000570:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2101      	movs	r1, #1
 8000576:	0018      	movs	r0, r3
 8000578:	f001 fa40 	bl	80019fc <HAL_RCC_ClockConfig>
 800057c:	1e03      	subs	r3, r0, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000580:	f000 fa2c 	bl	80009dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	2202      	movs	r2, #2
 8000588:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fc16 	bl	8001dc4 <HAL_RCCEx_PeriphCLKConfig>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800059c:	f000 fa1e 	bl	80009dc <Error_Handler>
  }
}
 80005a0:	46c0      	nop			; (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b01f      	add	sp, #124	; 0x7c
 80005a6:	bd90      	pop	{r4, r7, pc}
 80005a8:	40007000 	.word	0x40007000
 80005ac:	ffffe7ff 	.word	0xffffe7ff

080005b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005b6:	2308      	movs	r3, #8
 80005b8:	18fb      	adds	r3, r7, r3
 80005ba:	0018      	movs	r0, r3
 80005bc:	2310      	movs	r3, #16
 80005be:	001a      	movs	r2, r3
 80005c0:	2100      	movs	r1, #0
 80005c2:	f002 fddd 	bl	8003180 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c6:	003b      	movs	r3, r7
 80005c8:	0018      	movs	r0, r3
 80005ca:	2308      	movs	r3, #8
 80005cc:	001a      	movs	r2, r3
 80005ce:	2100      	movs	r1, #0
 80005d0:	f002 fdd6 	bl	8003180 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	05d2      	lsls	r2, r2, #23
 80005da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005de:	22fa      	movs	r2, #250	; 0xfa
 80005e0:	01d2      	lsls	r2, r2, #7
 80005e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e4:	4b1b      	ldr	r3, [pc, #108]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80005ea:	4b1a      	ldr	r3, [pc, #104]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005ec:	4a1a      	ldr	r2, [pc, #104]	; (8000658 <MX_TIM2_Init+0xa8>)
 80005ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f0:	4b18      	ldr	r3, [pc, #96]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f6:	4b17      	ldr	r3, [pc, #92]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <MX_TIM2_Init+0xa4>)
 80005fe:	0018      	movs	r0, r3
 8000600:	f001 fd54 	bl	80020ac <HAL_TIM_Base_Init>
 8000604:	1e03      	subs	r3, r0, #0
 8000606:	d001      	beq.n	800060c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000608:	f000 f9e8 	bl	80009dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800060c:	2108      	movs	r1, #8
 800060e:	187b      	adds	r3, r7, r1
 8000610:	2280      	movs	r2, #128	; 0x80
 8000612:	0152      	lsls	r2, r2, #5
 8000614:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000616:	187a      	adds	r2, r7, r1
 8000618:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <MX_TIM2_Init+0xa4>)
 800061a:	0011      	movs	r1, r2
 800061c:	0018      	movs	r0, r3
 800061e:	f001 fe9d 	bl	800235c <HAL_TIM_ConfigClockSource>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000626:	f000 f9d9 	bl	80009dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800062a:	003b      	movs	r3, r7
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000630:	003b      	movs	r3, r7
 8000632:	2200      	movs	r2, #0
 8000634:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000636:	003a      	movs	r2, r7
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <MX_TIM2_Init+0xa4>)
 800063a:	0011      	movs	r1, r2
 800063c:	0018      	movs	r0, r3
 800063e:	f002 f86b 	bl	8002718 <HAL_TIMEx_MasterConfigSynchronization>
 8000642:	1e03      	subs	r3, r0, #0
 8000644:	d001      	beq.n	800064a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000646:	f000 f9c9 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	b006      	add	sp, #24
 8000650:	bd80      	pop	{r7, pc}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	2000009c 	.word	0x2000009c
 8000658:	00002710 	.word	0x00002710

0800065c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000660:	4b14      	ldr	r3, [pc, #80]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000662:	4a15      	ldr	r2, [pc, #84]	; (80006b8 <MX_USART2_UART_Init+0x5c>)
 8000664:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000666:	4b13      	ldr	r3, [pc, #76]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000668:	22e1      	movs	r2, #225	; 0xe1
 800066a:	0252      	lsls	r2, r2, #9
 800066c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800066e:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000674:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800067a:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000680:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000682:	220c      	movs	r2, #12
 8000684:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000688:	2200      	movs	r2, #0
 800068a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 800068e:	2200      	movs	r2, #0
 8000690:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 8000694:	2200      	movs	r2, #0
 8000696:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 800069a:	2200      	movs	r2, #0
 800069c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800069e:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <MX_USART2_UART_Init+0x58>)
 80006a0:	0018      	movs	r0, r3
 80006a2:	f002 f87d 	bl	80027a0 <HAL_UART_Init>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006aa:	f000 f997 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	200000d8 	.word	0x200000d8
 80006b8:	40004400 	.word	0x40004400

080006bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	240c      	movs	r4, #12
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	0018      	movs	r0, r3
 80006c8:	2314      	movs	r3, #20
 80006ca:	001a      	movs	r2, r3
 80006cc:	2100      	movs	r1, #0
 80006ce:	f002 fd57 	bl	8003180 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d2:	4b3a      	ldr	r3, [pc, #232]	; (80007bc <MX_GPIO_Init+0x100>)
 80006d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006d6:	4b39      	ldr	r3, [pc, #228]	; (80007bc <MX_GPIO_Init+0x100>)
 80006d8:	2104      	movs	r1, #4
 80006da:	430a      	orrs	r2, r1
 80006dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80006de:	4b37      	ldr	r3, [pc, #220]	; (80007bc <MX_GPIO_Init+0x100>)
 80006e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006e2:	2204      	movs	r2, #4
 80006e4:	4013      	ands	r3, r2
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ea:	4b34      	ldr	r3, [pc, #208]	; (80007bc <MX_GPIO_Init+0x100>)
 80006ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ee:	4b33      	ldr	r3, [pc, #204]	; (80007bc <MX_GPIO_Init+0x100>)
 80006f0:	2180      	movs	r1, #128	; 0x80
 80006f2:	430a      	orrs	r2, r1
 80006f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006f6:	4b31      	ldr	r3, [pc, #196]	; (80007bc <MX_GPIO_Init+0x100>)
 80006f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006fa:	2280      	movs	r2, #128	; 0x80
 80006fc:	4013      	ands	r3, r2
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	4b2e      	ldr	r3, [pc, #184]	; (80007bc <MX_GPIO_Init+0x100>)
 8000704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000706:	4b2d      	ldr	r3, [pc, #180]	; (80007bc <MX_GPIO_Init+0x100>)
 8000708:	2101      	movs	r1, #1
 800070a:	430a      	orrs	r2, r1
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c
 800070e:	4b2b      	ldr	r3, [pc, #172]	; (80007bc <MX_GPIO_Init+0x100>)
 8000710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000712:	2201      	movs	r2, #1
 8000714:	4013      	ands	r3, r2
 8000716:	603b      	str	r3, [r7, #0]
 8000718:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800071a:	4b29      	ldr	r3, [pc, #164]	; (80007c0 <MX_GPIO_Init+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	2101      	movs	r1, #1
 8000720:	0018      	movs	r0, r3
 8000722:	f000 fd57 	bl	80011d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000726:	23a0      	movs	r3, #160	; 0xa0
 8000728:	05db      	lsls	r3, r3, #23
 800072a:	2200      	movs	r2, #0
 800072c:	2120      	movs	r1, #32
 800072e:	0018      	movs	r0, r3
 8000730:	f000 fd50 	bl	80011d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000734:	193b      	adds	r3, r7, r4
 8000736:	2280      	movs	r2, #128	; 0x80
 8000738:	0192      	lsls	r2, r2, #6
 800073a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800073c:	193b      	adds	r3, r7, r4
 800073e:	4a21      	ldr	r2, [pc, #132]	; (80007c4 <MX_GPIO_Init+0x108>)
 8000740:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	193b      	adds	r3, r7, r4
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000748:	193b      	adds	r3, r7, r4
 800074a:	4a1d      	ldr	r2, [pc, #116]	; (80007c0 <MX_GPIO_Init+0x104>)
 800074c:	0019      	movs	r1, r3
 800074e:	0010      	movs	r0, r2
 8000750:	f000 fbc2 	bl	8000ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000754:	0021      	movs	r1, r4
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2201      	movs	r2, #1
 800075a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2201      	movs	r2, #1
 8000760:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800076e:	000c      	movs	r4, r1
 8000770:	187b      	adds	r3, r7, r1
 8000772:	4a13      	ldr	r2, [pc, #76]	; (80007c0 <MX_GPIO_Init+0x104>)
 8000774:	0019      	movs	r1, r3
 8000776:	0010      	movs	r0, r2
 8000778:	f000 fbae 	bl	8000ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2220      	movs	r2, #32
 8000782:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2201      	movs	r2, #1
 8000788:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000796:	187a      	adds	r2, r7, r1
 8000798:	23a0      	movs	r3, #160	; 0xa0
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 fb9a 	bl	8000ed8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2100      	movs	r1, #0
 80007a8:	2007      	movs	r0, #7
 80007aa:	f000 fb63 	bl	8000e74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80007ae:	2007      	movs	r0, #7
 80007b0:	f000 fb75 	bl	8000e9e <HAL_NVIC_EnableIRQ>

}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b009      	add	sp, #36	; 0x24
 80007ba:	bd90      	pop	{r4, r7, pc}
 80007bc:	40021000 	.word	0x40021000
 80007c0:	50000800 	.word	0x50000800
 80007c4:	10210000 	.word	0x10210000

080007c8 <MX_TIM2_Init_5s>:

/* USER CODE BEGIN 4 */
static void MX_TIM2_Init_5s(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ce:	2308      	movs	r3, #8
 80007d0:	18fb      	adds	r3, r7, r3
 80007d2:	0018      	movs	r0, r3
 80007d4:	2310      	movs	r3, #16
 80007d6:	001a      	movs	r2, r3
 80007d8:	2100      	movs	r1, #0
 80007da:	f002 fcd1 	bl	8003180 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007de:	003b      	movs	r3, r7
 80007e0:	0018      	movs	r0, r3
 80007e2:	2308      	movs	r3, #8
 80007e4:	001a      	movs	r2, r3
 80007e6:	2100      	movs	r1, #0
 80007e8:	f002 fcca 	bl	8003180 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007ec:	4b1f      	ldr	r3, [pc, #124]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 80007ee:	2280      	movs	r2, #128	; 0x80
 80007f0:	05d2      	lsls	r2, r2, #23
 80007f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 80007f4:	4b1d      	ldr	r3, [pc, #116]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 80007f6:	22fa      	movs	r2, #250	; 0xfa
 80007f8:	01d2      	lsls	r2, r2, #7
 80007fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007fc:	4b1b      	ldr	r3, [pc, #108]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8000802:	4b1a      	ldr	r3, [pc, #104]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 8000804:	4a1a      	ldr	r2, [pc, #104]	; (8000870 <MX_TIM2_Init_5s+0xa8>)
 8000806:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000808:	4b18      	ldr	r3, [pc, #96]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800080e:	4b17      	ldr	r3, [pc, #92]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 8000810:	2200      	movs	r2, #0
 8000812:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000814:	4b15      	ldr	r3, [pc, #84]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 8000816:	0018      	movs	r0, r3
 8000818:	f001 fc48 	bl	80020ac <HAL_TIM_Base_Init>
 800081c:	1e03      	subs	r3, r0, #0
 800081e:	d001      	beq.n	8000824 <MX_TIM2_Init_5s+0x5c>
  {
    Error_Handler();
 8000820:	f000 f8dc 	bl	80009dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000824:	2108      	movs	r1, #8
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2280      	movs	r2, #128	; 0x80
 800082a:	0152      	lsls	r2, r2, #5
 800082c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800082e:	187a      	adds	r2, r7, r1
 8000830:	4b0e      	ldr	r3, [pc, #56]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 8000832:	0011      	movs	r1, r2
 8000834:	0018      	movs	r0, r3
 8000836:	f001 fd91 	bl	800235c <HAL_TIM_ConfigClockSource>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM2_Init_5s+0x7a>
  {
    Error_Handler();
 800083e:	f000 f8cd 	bl	80009dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000842:	003b      	movs	r3, r7
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000848:	003b      	movs	r3, r7
 800084a:	2200      	movs	r2, #0
 800084c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800084e:	003a      	movs	r2, r7
 8000850:	4b06      	ldr	r3, [pc, #24]	; (800086c <MX_TIM2_Init_5s+0xa4>)
 8000852:	0011      	movs	r1, r2
 8000854:	0018      	movs	r0, r3
 8000856:	f001 ff5f 	bl	8002718 <HAL_TIMEx_MasterConfigSynchronization>
 800085a:	1e03      	subs	r3, r0, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM2_Init_5s+0x9a>
  {
    Error_Handler();
 800085e:	f000 f8bd 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b006      	add	sp, #24
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	2000009c 	.word	0x2000009c
 8000870:	00001388 	.word	0x00001388

08000874 <delay_ms>:
  * HCLK = 32MHz, system clock= HCLK/8 = 4MHz
  * 	pour avoir 1 ms de delay, il faut 4000 ticks
  * 	LOAD registre a 24 bits, donc la valeur la plus large de nms = 2^24/4000 = 4194.3ns = 4.19s
  */
void delay_ms(uint16_t nms)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	0002      	movs	r2, r0
 800087c:	1dbb      	adds	r3, r7, #6
 800087e:	801a      	strh	r2, [r3, #0]
	uint32_t temp;

	SysTick->LOAD = (uint32_t)4000*nms;
 8000880:	1dbb      	adds	r3, r7, #6
 8000882:	881a      	ldrh	r2, [r3, #0]
 8000884:	4911      	ldr	r1, [pc, #68]	; (80008cc <delay_ms+0x58>)
 8000886:	0013      	movs	r3, r2
 8000888:	015b      	lsls	r3, r3, #5
 800088a:	1a9b      	subs	r3, r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	189b      	adds	r3, r3, r2
 8000890:	015b      	lsls	r3, r3, #5
 8000892:	604b      	str	r3, [r1, #4]
	SysTick->VAL=0X00;
 8000894:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <delay_ms+0x58>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
	SysTick->CTRL=0X01;//使能，减到零是无动作，采用外部时钟源
 800089a:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <delay_ms+0x58>)
 800089c:	2201      	movs	r2, #1
 800089e:	601a      	str	r2, [r3, #0]

	do
	{
		temp=SysTick->CTRL;//读取当前倒计
 80008a0:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <delay_ms+0x58>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	60fb      	str	r3, [r7, #12]
	}
	while((temp&0x01)&&(!(temp&(1<<16))));//等待时间到达
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	2201      	movs	r2, #1
 80008aa:	4013      	ands	r3, r2
 80008ac:	d004      	beq.n	80008b8 <delay_ms+0x44>
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	025b      	lsls	r3, r3, #9
 80008b4:	4013      	ands	r3, r2
 80008b6:	d0f3      	beq.n	80008a0 <delay_ms+0x2c>

	SysTick->CTRL=0x00; //关闭计数
 80008b8:	4b04      	ldr	r3, [pc, #16]	; (80008cc <delay_ms+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00; //清空计数
 80008be:	4b03      	ldr	r3, [pc, #12]	; (80008cc <delay_ms+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b004      	add	sp, #16
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	e000e010 	.word	0xe000e010

080008d0 <irrigation>:
 *
 *
  */

void irrigation(int seuil_low, int seuil_high)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
 	if (flag == 0)
 80008da:	4b39      	ldr	r3, [pc, #228]	; (80009c0 <irrigation+0xf0>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d169      	bne.n	80009b6 <irrigation+0xe6>
	{
		flag = 1;
 80008e2:	4b37      	ldr	r3, [pc, #220]	; (80009c0 <irrigation+0xf0>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	601a      	str	r2, [r3, #0]

		if (Humitide_sol[i]> seuil_high)
 80008e8:	4b36      	ldr	r3, [pc, #216]	; (80009c4 <irrigation+0xf4>)
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	4b36      	ldr	r3, [pc, #216]	; (80009c8 <irrigation+0xf8>)
 80008ee:	0092      	lsls	r2, r2, #2
 80008f0:	58d3      	ldr	r3, [r2, r3]
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	da28      	bge.n	800094a <irrigation+0x7a>
		{

			if (htim2.Init.Period == 5000)
 80008f8:	4b34      	ldr	r3, [pc, #208]	; (80009cc <irrigation+0xfc>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	4a34      	ldr	r2, [pc, #208]	; (80009d0 <irrigation+0x100>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d111      	bne.n	8000926 <irrigation+0x56>
			{
				HAL_TIM_Base_Stop_IT(&htim2);
 8000902:	4b32      	ldr	r3, [pc, #200]	; (80009cc <irrigation+0xfc>)
 8000904:	0018      	movs	r0, r3
 8000906:	f001 fc1f 	bl	8002148 <HAL_TIM_Base_Stop_IT>
				MX_TIM2_Init();
 800090a:	f7ff fe51 	bl	80005b0 <MX_TIM2_Init>
				TIM2->SR &= ~TIM_SR_UIF;
 800090e:	2380      	movs	r3, #128	; 0x80
 8000910:	05db      	lsls	r3, r3, #23
 8000912:	691a      	ldr	r2, [r3, #16]
 8000914:	2380      	movs	r3, #128	; 0x80
 8000916:	05db      	lsls	r3, r3, #23
 8000918:	2101      	movs	r1, #1
 800091a:	438a      	bics	r2, r1
 800091c:	611a      	str	r2, [r3, #16]
				HAL_TIM_Base_Start_IT(&htim2);
 800091e:	4b2b      	ldr	r3, [pc, #172]	; (80009cc <irrigation+0xfc>)
 8000920:	0018      	movs	r0, r3
 8000922:	f001 fbef 	bl	8002104 <HAL_TIM_Base_Start_IT>
			}
			/* LED on for 4s */
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,SET);
 8000926:	4b2b      	ldr	r3, [pc, #172]	; (80009d4 <irrigation+0x104>)
 8000928:	2201      	movs	r2, #1
 800092a:	2101      	movs	r1, #1
 800092c:	0018      	movs	r0, r3
 800092e:	f000 fc51 	bl	80011d4 <HAL_GPIO_WritePin>
			delay_ms(4000);
 8000932:	23fa      	movs	r3, #250	; 0xfa
 8000934:	011b      	lsls	r3, r3, #4
 8000936:	0018      	movs	r0, r3
 8000938:	f7ff ff9c 	bl	8000874 <delay_ms>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 800093c:	4b25      	ldr	r3, [pc, #148]	; (80009d4 <irrigation+0x104>)
 800093e:	2200      	movs	r2, #0
 8000940:	2101      	movs	r1, #1
 8000942:	0018      	movs	r0, r3
 8000944:	f000 fc46 	bl	80011d4 <HAL_GPIO_WritePin>
		else
		{
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
		}
	}
}
 8000948:	e035      	b.n	80009b6 <irrigation+0xe6>
		else if (Humitide_sol[i] > seuil_low && Humitide_sol[i] <= seuil_high)
 800094a:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <irrigation+0xf4>)
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	4b1e      	ldr	r3, [pc, #120]	; (80009c8 <irrigation+0xf8>)
 8000950:	0092      	lsls	r2, r2, #2
 8000952:	58d3      	ldr	r3, [r2, r3]
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	429a      	cmp	r2, r3
 8000958:	da26      	bge.n	80009a8 <irrigation+0xd8>
 800095a:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <irrigation+0xf4>)
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	4b1a      	ldr	r3, [pc, #104]	; (80009c8 <irrigation+0xf8>)
 8000960:	0092      	lsls	r2, r2, #2
 8000962:	58d3      	ldr	r3, [r2, r3]
 8000964:	683a      	ldr	r2, [r7, #0]
 8000966:	429a      	cmp	r2, r3
 8000968:	db1e      	blt.n	80009a8 <irrigation+0xd8>
			if (htim2.Init.Period == 10000)
 800096a:	4b18      	ldr	r3, [pc, #96]	; (80009cc <irrigation+0xfc>)
 800096c:	68db      	ldr	r3, [r3, #12]
 800096e:	4a1a      	ldr	r2, [pc, #104]	; (80009d8 <irrigation+0x108>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d112      	bne.n	800099a <irrigation+0xca>
				HAL_TIM_Base_Stop_IT(&htim2);
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <irrigation+0xfc>)
 8000976:	0018      	movs	r0, r3
 8000978:	f001 fbe6 	bl	8002148 <HAL_TIM_Base_Stop_IT>
				MX_TIM2_Init_5s();
 800097c:	f7ff ff24 	bl	80007c8 <MX_TIM2_Init_5s>
				TIM2->SR &= ~TIM_SR_UIF;
 8000980:	2380      	movs	r3, #128	; 0x80
 8000982:	05db      	lsls	r3, r3, #23
 8000984:	691a      	ldr	r2, [r3, #16]
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	05db      	lsls	r3, r3, #23
 800098a:	2101      	movs	r1, #1
 800098c:	438a      	bics	r2, r1
 800098e:	611a      	str	r2, [r3, #16]
				HAL_TIM_Base_Start_IT(&htim2);
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <irrigation+0xfc>)
 8000992:	0018      	movs	r0, r3
 8000994:	f001 fbb6 	bl	8002104 <HAL_TIM_Base_Start_IT>
			if (htim2.Init.Period == 10000)
 8000998:	e00d      	b.n	80009b6 <irrigation+0xe6>
				HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <irrigation+0x104>)
 800099c:	2200      	movs	r2, #0
 800099e:	2101      	movs	r1, #1
 80009a0:	0018      	movs	r0, r3
 80009a2:	f000 fc17 	bl	80011d4 <HAL_GPIO_WritePin>
			if (htim2.Init.Period == 10000)
 80009a6:	e006      	b.n	80009b6 <irrigation+0xe6>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <irrigation+0x104>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	2101      	movs	r1, #1
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fc10 	bl	80011d4 <HAL_GPIO_WritePin>
}
 80009b4:	e7ff      	b.n	80009b6 <irrigation+0xe6>
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b002      	add	sp, #8
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	2000008c 	.word	0x2000008c
 80009c4:	20000088 	.word	0x20000088
 80009c8:	20000000 	.word	0x20000000
 80009cc:	2000009c 	.word	0x2000009c
 80009d0:	00001388 	.word	0x00001388
 80009d4:	50000800 	.word	0x50000800
 80009d8:	00002710 	.word	0x00002710

080009dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009e0:	46c0      	nop			; (mov r8, r8)
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
	...

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ec:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <HAL_MspInit+0x24>)
 80009ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <HAL_MspInit+0x24>)
 80009f2:	2101      	movs	r1, #1
 80009f4:	430a      	orrs	r2, r1
 80009f6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f8:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <HAL_MspInit+0x24>)
 80009fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009fc:	4b03      	ldr	r3, [pc, #12]	; (8000a0c <HAL_MspInit+0x24>)
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	0549      	lsls	r1, r1, #21
 8000a02:	430a      	orrs	r2, r1
 8000a04:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40021000 	.word	0x40021000

08000a10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	05db      	lsls	r3, r3, #23
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d10d      	bne.n	8000a40 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <HAL_TIM_Base_MspInit+0x38>)
 8000a26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a28:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <HAL_TIM_Base_MspInit+0x38>)
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	430a      	orrs	r2, r1
 8000a2e:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2100      	movs	r1, #0
 8000a34:	200f      	movs	r0, #15
 8000a36:	f000 fa1d 	bl	8000e74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a3a:	200f      	movs	r0, #15
 8000a3c:	f000 fa2f 	bl	8000e9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	b002      	add	sp, #8
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40021000 	.word	0x40021000

08000a4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b088      	sub	sp, #32
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	230c      	movs	r3, #12
 8000a56:	18fb      	adds	r3, r7, r3
 8000a58:	0018      	movs	r0, r3
 8000a5a:	2314      	movs	r3, #20
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	2100      	movs	r1, #0
 8000a60:	f002 fb8e 	bl	8003180 <memset>
  if(huart->Instance==USART2)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a18      	ldr	r2, [pc, #96]	; (8000acc <HAL_UART_MspInit+0x80>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d129      	bne.n	8000ac2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a6e:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a72:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a74:	2180      	movs	r1, #128	; 0x80
 8000a76:	0289      	lsls	r1, r1, #10
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a80:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a82:	2101      	movs	r1, #1
 8000a84:	430a      	orrs	r2, r1
 8000a86:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	4013      	ands	r3, r2
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a94:	210c      	movs	r1, #12
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	220c      	movs	r2, #12
 8000a9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2202      	movs	r2, #2
 8000aa0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2203      	movs	r2, #3
 8000aac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2204      	movs	r2, #4
 8000ab2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	187a      	adds	r2, r7, r1
 8000ab6:	23a0      	movs	r3, #160	; 0xa0
 8000ab8:	05db      	lsls	r3, r3, #23
 8000aba:	0011      	movs	r1, r2
 8000abc:	0018      	movs	r0, r3
 8000abe:	f000 fa0b 	bl	8000ed8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b008      	add	sp, #32
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	40004400 	.word	0x40004400
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ad8:	46c0      	nop			; (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <HardFault_Handler+0x4>

08000ae4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ae8:	46c0      	nop			; (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afc:	f000 f8fc 	bl	8000cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000b0c:	2380      	movs	r3, #128	; 0x80
 8000b0e:	019b      	lsls	r3, r3, #6
 8000b10:	0018      	movs	r0, r3
 8000b12:	f000 fb7d 	bl	8001210 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  a++;
 8000b16:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <EXTI4_15_IRQHandler+0x4c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	1c5a      	adds	r2, r3, #1
 8000b1c:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <EXTI4_15_IRQHandler+0x4c>)
 8000b1e:	601a      	str	r2, [r3, #0]
  if (a == 3)
 8000b20:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <EXTI4_15_IRQHandler+0x4c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d102      	bne.n	8000b2e <EXTI4_15_IRQHandler+0x26>
  {
	  a =0;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <EXTI4_15_IRQHandler+0x4c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
  }
  seuil_l = seuil[a][0];
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <EXTI4_15_IRQHandler+0x4c>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <EXTI4_15_IRQHandler+0x50>)
 8000b34:	00d2      	lsls	r2, r2, #3
 8000b36:	58d2      	ldr	r2, [r2, r3]
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <EXTI4_15_IRQHandler+0x54>)
 8000b3a:	601a      	str	r2, [r3, #0]
  seuil_h = seuil[a][1];
 8000b3c:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <EXTI4_15_IRQHandler+0x4c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a05      	ldr	r2, [pc, #20]	; (8000b58 <EXTI4_15_IRQHandler+0x50>)
 8000b42:	00db      	lsls	r3, r3, #3
 8000b44:	18d3      	adds	r3, r2, r3
 8000b46:	3304      	adds	r3, #4
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <EXTI4_15_IRQHandler+0x58>)
 8000b4c:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000090 	.word	0x20000090
 8000b58:	20000050 	.word	0x20000050
 8000b5c:	20000098 	.word	0x20000098
 8000b60:	20000094 	.word	0x20000094

08000b64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <TIM2_IRQHandler+0x24>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f001 fb0e 	bl	800218c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  i++;
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <TIM2_IRQHandler+0x28>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	1c5a      	adds	r2, r3, #1
 8000b76:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <TIM2_IRQHandler+0x28>)
 8000b78:	601a      	str	r2, [r3, #0]
  flag = 0;
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <TIM2_IRQHandler+0x2c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 1 */
}
 8000b80:	46c0      	nop			; (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	2000009c 	.word	0x2000009c
 8000b8c:	20000088 	.word	0x20000088
 8000b90:	2000008c 	.word	0x2000008c

08000b94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000b98:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <SystemInit+0x64>)
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	4b16      	ldr	r3, [pc, #88]	; (8000bf8 <SystemInit+0x64>)
 8000b9e:	2180      	movs	r1, #128	; 0x80
 8000ba0:	0049      	lsls	r1, r1, #1
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <SystemInit+0x64>)
 8000ba8:	68da      	ldr	r2, [r3, #12]
 8000baa:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <SystemInit+0x64>)
 8000bac:	4913      	ldr	r1, [pc, #76]	; (8000bfc <SystemInit+0x68>)
 8000bae:	400a      	ands	r2, r1
 8000bb0:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <SystemInit+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <SystemInit+0x64>)
 8000bb8:	4911      	ldr	r1, [pc, #68]	; (8000c00 <SystemInit+0x6c>)
 8000bba:	400a      	ands	r2, r1
 8000bbc:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <SystemInit+0x64>)
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	4b0d      	ldr	r3, [pc, #52]	; (8000bf8 <SystemInit+0x64>)
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	438a      	bics	r2, r1
 8000bc8:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000bca:	4b0b      	ldr	r3, [pc, #44]	; (8000bf8 <SystemInit+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	4b0a      	ldr	r3, [pc, #40]	; (8000bf8 <SystemInit+0x64>)
 8000bd0:	490c      	ldr	r1, [pc, #48]	; (8000c04 <SystemInit+0x70>)
 8000bd2:	400a      	ands	r2, r1
 8000bd4:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <SystemInit+0x64>)
 8000bd8:	68da      	ldr	r2, [r3, #12]
 8000bda:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <SystemInit+0x64>)
 8000bdc:	490a      	ldr	r1, [pc, #40]	; (8000c08 <SystemInit+0x74>)
 8000bde:	400a      	ands	r2, r1
 8000be0:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000be2:	4b05      	ldr	r3, [pc, #20]	; (8000bf8 <SystemInit+0x64>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <SystemInit+0x78>)
 8000bea:	2280      	movs	r2, #128	; 0x80
 8000bec:	0512      	lsls	r2, r2, #20
 8000bee:	609a      	str	r2, [r3, #8]
#endif
}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	88ff400c 	.word	0x88ff400c
 8000c00:	fef6fff6 	.word	0xfef6fff6
 8000c04:	fffbffff 	.word	0xfffbffff
 8000c08:	ff02ffff 	.word	0xff02ffff
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000c10:	480d      	ldr	r0, [pc, #52]	; (8000c48 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000c12:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000c14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c16:	e003      	b.n	8000c20 <LoopCopyDataInit>

08000c18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8000c1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c1e:	3104      	adds	r1, #4

08000c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c20:	480b      	ldr	r0, [pc, #44]	; (8000c50 <LoopForever+0xa>)
  ldr  r3, =_edata
 8000c22:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <LoopForever+0xe>)
  adds  r2, r0, r1
 8000c24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c28:	d3f6      	bcc.n	8000c18 <CopyDataInit>
  ldr  r2, =_sbss
 8000c2a:	4a0b      	ldr	r2, [pc, #44]	; (8000c58 <LoopForever+0x12>)
  b  LoopFillZerobss
 8000c2c:	e002      	b.n	8000c34 <LoopFillZerobss>

08000c2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000c2e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000c30:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c32:	3204      	adds	r2, #4

08000c34 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8000c34:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <LoopForever+0x16>)
  cmp  r2, r3
 8000c36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c38:	d3f9      	bcc.n	8000c2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c3a:	f7ff ffab 	bl	8000b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c3e:	f002 fa7b 	bl	8003138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c42:	f7ff fbf9 	bl	8000438 <main>

08000c46 <LoopForever>:

LoopForever:
    b LoopForever
 8000c46:	e7fe      	b.n	8000c46 <LoopForever>
   ldr   r0, =_estack
 8000c48:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8000c4c:	08003224 	.word	0x08003224
  ldr  r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c54:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8000c58:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 8000c5c:	2000015c 	.word	0x2000015c

08000c60 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c60:	e7fe      	b.n	8000c60 <ADC1_COMP_IRQHandler>
	...

08000c64 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_Init+0x3c>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b0a      	ldr	r3, [pc, #40]	; (8000ca0 <HAL_Init+0x3c>)
 8000c76:	2140      	movs	r1, #64	; 0x40
 8000c78:	430a      	orrs	r2, r1
 8000c7a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f000 f811 	bl	8000ca4 <HAL_InitTick>
 8000c82:	1e03      	subs	r3, r0, #0
 8000c84:	d003      	beq.n	8000c8e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c86:	1dfb      	adds	r3, r7, #7
 8000c88:	2201      	movs	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	e001      	b.n	8000c92 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c8e:	f7ff feab 	bl	80009e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c92:	1dfb      	adds	r3, r7, #7
 8000c94:	781b      	ldrb	r3, [r3, #0]
}
 8000c96:	0018      	movs	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	b002      	add	sp, #8
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	40022000 	.word	0x40022000

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cac:	230f      	movs	r3, #15
 8000cae:	18fb      	adds	r3, r7, r3
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000cb4:	4b0f      	ldr	r3, [pc, #60]	; (8000cf4 <HAL_InitTick+0x50>)
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	23fa      	movs	r3, #250	; 0xfa
 8000cba:	0099      	lsls	r1, r3, #2
 8000cbc:	0010      	movs	r0, r2
 8000cbe:	f7ff fa23 	bl	8000108 <__udivsi3>
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f000 f8fa 	bl	8000ebe <HAL_SYSTICK_Config>
 8000cca:	1e03      	subs	r3, r0, #0
 8000ccc:	d004      	beq.n	8000cd8 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8000cce:	230f      	movs	r3, #15
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	e006      	b.n	8000ce6 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	425b      	negs	r3, r3
 8000cde:	2200      	movs	r2, #0
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 f8c7 	bl	8000e74 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000ce6:	230f      	movs	r3, #15
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	781b      	ldrb	r3, [r3, #0]
}
 8000cec:	0018      	movs	r0, r3
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b004      	add	sp, #16
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000068 	.word	0x20000068

08000cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  uwTick++;
 8000cfc:	4b03      	ldr	r3, [pc, #12]	; (8000d0c <HAL_IncTick+0x14>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	1c5a      	adds	r2, r3, #1
 8000d02:	4b02      	ldr	r3, [pc, #8]	; (8000d0c <HAL_IncTick+0x14>)
 8000d04:	601a      	str	r2, [r3, #0]
}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000158 	.word	0x20000158

08000d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  return uwTick;
 8000d14:	4b02      	ldr	r3, [pc, #8]	; (8000d20 <HAL_GetTick+0x10>)
 8000d16:	681b      	ldr	r3, [r3, #0]
}
 8000d18:	0018      	movs	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	20000158 	.word	0x20000158

08000d24 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	0002      	movs	r2, r0
 8000d2c:	1dfb      	adds	r3, r7, #7
 8000d2e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d30:	1dfb      	adds	r3, r7, #7
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	001a      	movs	r2, r3
 8000d36:	231f      	movs	r3, #31
 8000d38:	401a      	ands	r2, r3
 8000d3a:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <NVIC_EnableIRQ+0x28>)
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	4091      	lsls	r1, r2
 8000d40:	000a      	movs	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b002      	add	sp, #8
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	e000e100 	.word	0xe000e100

08000d50 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d50:	b590      	push	{r4, r7, lr}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	0002      	movs	r2, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	1dfb      	adds	r3, r7, #7
 8000d5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b7f      	cmp	r3, #127	; 0x7f
 8000d64:	d932      	bls.n	8000dcc <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d66:	4a2f      	ldr	r2, [pc, #188]	; (8000e24 <NVIC_SetPriority+0xd4>)
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	0019      	movs	r1, r3
 8000d6e:	230f      	movs	r3, #15
 8000d70:	400b      	ands	r3, r1
 8000d72:	3b08      	subs	r3, #8
 8000d74:	089b      	lsrs	r3, r3, #2
 8000d76:	3306      	adds	r3, #6
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	18d3      	adds	r3, r2, r3
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	1dfa      	adds	r2, r7, #7
 8000d82:	7812      	ldrb	r2, [r2, #0]
 8000d84:	0011      	movs	r1, r2
 8000d86:	2203      	movs	r2, #3
 8000d88:	400a      	ands	r2, r1
 8000d8a:	00d2      	lsls	r2, r2, #3
 8000d8c:	21ff      	movs	r1, #255	; 0xff
 8000d8e:	4091      	lsls	r1, r2
 8000d90:	000a      	movs	r2, r1
 8000d92:	43d2      	mvns	r2, r2
 8000d94:	401a      	ands	r2, r3
 8000d96:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	019b      	lsls	r3, r3, #6
 8000d9c:	22ff      	movs	r2, #255	; 0xff
 8000d9e:	401a      	ands	r2, r3
 8000da0:	1dfb      	adds	r3, r7, #7
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	0018      	movs	r0, r3
 8000da6:	2303      	movs	r3, #3
 8000da8:	4003      	ands	r3, r0
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dae:	481d      	ldr	r0, [pc, #116]	; (8000e24 <NVIC_SetPriority+0xd4>)
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	001c      	movs	r4, r3
 8000db6:	230f      	movs	r3, #15
 8000db8:	4023      	ands	r3, r4
 8000dba:	3b08      	subs	r3, #8
 8000dbc:	089b      	lsrs	r3, r3, #2
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	3306      	adds	r3, #6
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	18c3      	adds	r3, r0, r3
 8000dc6:	3304      	adds	r3, #4
 8000dc8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dca:	e027      	b.n	8000e1c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dcc:	4a16      	ldr	r2, [pc, #88]	; (8000e28 <NVIC_SetPriority+0xd8>)
 8000dce:	1dfb      	adds	r3, r7, #7
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	b25b      	sxtb	r3, r3
 8000dd4:	089b      	lsrs	r3, r3, #2
 8000dd6:	33c0      	adds	r3, #192	; 0xc0
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	589b      	ldr	r3, [r3, r2]
 8000ddc:	1dfa      	adds	r2, r7, #7
 8000dde:	7812      	ldrb	r2, [r2, #0]
 8000de0:	0011      	movs	r1, r2
 8000de2:	2203      	movs	r2, #3
 8000de4:	400a      	ands	r2, r1
 8000de6:	00d2      	lsls	r2, r2, #3
 8000de8:	21ff      	movs	r1, #255	; 0xff
 8000dea:	4091      	lsls	r1, r2
 8000dec:	000a      	movs	r2, r1
 8000dee:	43d2      	mvns	r2, r2
 8000df0:	401a      	ands	r2, r3
 8000df2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	019b      	lsls	r3, r3, #6
 8000df8:	22ff      	movs	r2, #255	; 0xff
 8000dfa:	401a      	ands	r2, r3
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	0018      	movs	r0, r3
 8000e02:	2303      	movs	r3, #3
 8000e04:	4003      	ands	r3, r0
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e0a:	4807      	ldr	r0, [pc, #28]	; (8000e28 <NVIC_SetPriority+0xd8>)
 8000e0c:	1dfb      	adds	r3, r7, #7
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	b25b      	sxtb	r3, r3
 8000e12:	089b      	lsrs	r3, r3, #2
 8000e14:	430a      	orrs	r2, r1
 8000e16:	33c0      	adds	r3, #192	; 0xc0
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	501a      	str	r2, [r3, r0]
}
 8000e1c:	46c0      	nop			; (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	b003      	add	sp, #12
 8000e22:	bd90      	pop	{r4, r7, pc}
 8000e24:	e000ed00 	.word	0xe000ed00
 8000e28:	e000e100 	.word	0xe000e100

08000e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	4a0c      	ldr	r2, [pc, #48]	; (8000e6c <SysTick_Config+0x40>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d901      	bls.n	8000e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e010      	b.n	8000e64 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <SysTick_Config+0x44>)
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	3a01      	subs	r2, #1
 8000e48:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	425b      	negs	r3, r3
 8000e4e:	2103      	movs	r1, #3
 8000e50:	0018      	movs	r0, r3
 8000e52:	f7ff ff7d 	bl	8000d50 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <SysTick_Config+0x44>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5c:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <SysTick_Config+0x44>)
 8000e5e:	2207      	movs	r2, #7
 8000e60:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e62:	2300      	movs	r3, #0
}
 8000e64:	0018      	movs	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b002      	add	sp, #8
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	00ffffff 	.word	0x00ffffff
 8000e70:	e000e010 	.word	0xe000e010

08000e74 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60b9      	str	r1, [r7, #8]
 8000e7c:	607a      	str	r2, [r7, #4]
 8000e7e:	210f      	movs	r1, #15
 8000e80:	187b      	adds	r3, r7, r1
 8000e82:	1c02      	adds	r2, r0, #0
 8000e84:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	b25b      	sxtb	r3, r3
 8000e8e:	0011      	movs	r1, r2
 8000e90:	0018      	movs	r0, r3
 8000e92:	f7ff ff5d 	bl	8000d50 <NVIC_SetPriority>
}
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b004      	add	sp, #16
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	1dfb      	adds	r3, r7, #7
 8000ea8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eaa:	1dfb      	adds	r3, r7, #7
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	b25b      	sxtb	r3, r3
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f7ff ff37 	bl	8000d24 <NVIC_EnableIRQ>
}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	b002      	add	sp, #8
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff ffaf 	bl	8000e2c <SysTick_Config>
 8000ece:	0003      	movs	r3, r0
}
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b002      	add	sp, #8
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000eee:	e155      	b.n	800119c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	4091      	lsls	r1, r2
 8000efa:	000a      	movs	r2, r1
 8000efc:	4013      	ands	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d100      	bne.n	8000f08 <HAL_GPIO_Init+0x30>
 8000f06:	e146      	b.n	8001196 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d003      	beq.n	8000f18 <HAL_GPIO_Init+0x40>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2b12      	cmp	r3, #18
 8000f16:	d123      	bne.n	8000f60 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	08da      	lsrs	r2, r3, #3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3208      	adds	r2, #8
 8000f20:	0092      	lsls	r2, r2, #2
 8000f22:	58d3      	ldr	r3, [r2, r3]
 8000f24:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	2207      	movs	r2, #7
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	220f      	movs	r2, #15
 8000f30:	409a      	lsls	r2, r3
 8000f32:	0013      	movs	r3, r2
 8000f34:	43da      	mvns	r2, r3
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	691a      	ldr	r2, [r3, #16]
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	2107      	movs	r1, #7
 8000f44:	400b      	ands	r3, r1
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	409a      	lsls	r2, r3
 8000f4a:	0013      	movs	r3, r2
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	08da      	lsrs	r2, r3, #3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3208      	adds	r2, #8
 8000f5a:	0092      	lsls	r2, r2, #2
 8000f5c:	6939      	ldr	r1, [r7, #16]
 8000f5e:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d00b      	beq.n	8000f80 <HAL_GPIO_Init+0xa8>
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d007      	beq.n	8000f80 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f74:	2b11      	cmp	r3, #17
 8000f76:	d003      	beq.n	8000f80 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b12      	cmp	r3, #18
 8000f7e:	d130      	bne.n	8000fe2 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	409a      	lsls	r2, r3
 8000f8e:	0013      	movs	r3, r2
 8000f90:	43da      	mvns	r2, r3
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	68da      	ldr	r2, [r3, #12]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	409a      	lsls	r2, r3
 8000fa2:	0013      	movs	r3, r2
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	409a      	lsls	r2, r3
 8000fbc:	0013      	movs	r3, r2
 8000fbe:	43da      	mvns	r2, r3
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	091b      	lsrs	r3, r3, #4
 8000fcc:	2201      	movs	r2, #1
 8000fce:	401a      	ands	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	409a      	lsls	r2, r3
 8000fd4:	0013      	movs	r3, r2
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	2203      	movs	r2, #3
 8000fee:	409a      	lsls	r2, r3
 8000ff0:	0013      	movs	r3, r2
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2203      	movs	r2, #3
 8001000:	401a      	ands	r2, r3
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	409a      	lsls	r2, r3
 8001008:	0013      	movs	r3, r2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	2203      	movs	r2, #3
 8001022:	409a      	lsls	r2, r3
 8001024:	0013      	movs	r3, r2
 8001026:	43da      	mvns	r2, r3
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	689a      	ldr	r2, [r3, #8]
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	409a      	lsls	r2, r3
 8001038:	0013      	movs	r3, r2
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	055b      	lsls	r3, r3, #21
 800104e:	4013      	ands	r3, r2
 8001050:	d100      	bne.n	8001054 <HAL_GPIO_Init+0x17c>
 8001052:	e0a0      	b.n	8001196 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001054:	4b57      	ldr	r3, [pc, #348]	; (80011b4 <HAL_GPIO_Init+0x2dc>)
 8001056:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001058:	4b56      	ldr	r3, [pc, #344]	; (80011b4 <HAL_GPIO_Init+0x2dc>)
 800105a:	2101      	movs	r1, #1
 800105c:	430a      	orrs	r2, r1
 800105e:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001060:	4a55      	ldr	r2, [pc, #340]	; (80011b8 <HAL_GPIO_Init+0x2e0>)
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	3302      	adds	r3, #2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	589b      	ldr	r3, [r3, r2]
 800106c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2203      	movs	r2, #3
 8001072:	4013      	ands	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	220f      	movs	r2, #15
 8001078:	409a      	lsls	r2, r3
 800107a:	0013      	movs	r3, r2
 800107c:	43da      	mvns	r2, r3
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	23a0      	movs	r3, #160	; 0xa0
 8001088:	05db      	lsls	r3, r3, #23
 800108a:	429a      	cmp	r2, r3
 800108c:	d01f      	beq.n	80010ce <HAL_GPIO_Init+0x1f6>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a4a      	ldr	r2, [pc, #296]	; (80011bc <HAL_GPIO_Init+0x2e4>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d019      	beq.n	80010ca <HAL_GPIO_Init+0x1f2>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a49      	ldr	r2, [pc, #292]	; (80011c0 <HAL_GPIO_Init+0x2e8>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d013      	beq.n	80010c6 <HAL_GPIO_Init+0x1ee>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a48      	ldr	r2, [pc, #288]	; (80011c4 <HAL_GPIO_Init+0x2ec>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d00d      	beq.n	80010c2 <HAL_GPIO_Init+0x1ea>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a47      	ldr	r2, [pc, #284]	; (80011c8 <HAL_GPIO_Init+0x2f0>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d007      	beq.n	80010be <HAL_GPIO_Init+0x1e6>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a46      	ldr	r2, [pc, #280]	; (80011cc <HAL_GPIO_Init+0x2f4>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d101      	bne.n	80010ba <HAL_GPIO_Init+0x1e2>
 80010b6:	2305      	movs	r3, #5
 80010b8:	e00a      	b.n	80010d0 <HAL_GPIO_Init+0x1f8>
 80010ba:	2306      	movs	r3, #6
 80010bc:	e008      	b.n	80010d0 <HAL_GPIO_Init+0x1f8>
 80010be:	2304      	movs	r3, #4
 80010c0:	e006      	b.n	80010d0 <HAL_GPIO_Init+0x1f8>
 80010c2:	2303      	movs	r3, #3
 80010c4:	e004      	b.n	80010d0 <HAL_GPIO_Init+0x1f8>
 80010c6:	2302      	movs	r3, #2
 80010c8:	e002      	b.n	80010d0 <HAL_GPIO_Init+0x1f8>
 80010ca:	2301      	movs	r3, #1
 80010cc:	e000      	b.n	80010d0 <HAL_GPIO_Init+0x1f8>
 80010ce:	2300      	movs	r3, #0
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	2103      	movs	r1, #3
 80010d4:	400a      	ands	r2, r1
 80010d6:	0092      	lsls	r2, r2, #2
 80010d8:	4093      	lsls	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010e0:	4935      	ldr	r1, [pc, #212]	; (80011b8 <HAL_GPIO_Init+0x2e0>)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	089b      	lsrs	r3, r3, #2
 80010e6:	3302      	adds	r3, #2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010ee:	4b38      	ldr	r3, [pc, #224]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	43da      	mvns	r2, r3
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	025b      	lsls	r3, r3, #9
 8001106:	4013      	ands	r3, r2
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	4313      	orrs	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001112:	4b2f      	ldr	r3, [pc, #188]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001118:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	43da      	mvns	r2, r3
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	029b      	lsls	r3, r3, #10
 8001130:	4013      	ands	r3, r2
 8001132:	d003      	beq.n	800113c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800113c:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001142:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	43da      	mvns	r2, r3
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	4013      	ands	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685a      	ldr	r2, [r3, #4]
 8001156:	2380      	movs	r3, #128	; 0x80
 8001158:	035b      	lsls	r3, r3, #13
 800115a:	4013      	ands	r3, r2
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	4313      	orrs	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	43da      	mvns	r2, r3
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	4013      	ands	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	2380      	movs	r3, #128	; 0x80
 8001182:	039b      	lsls	r3, r3, #14
 8001184:	4013      	ands	r3, r2
 8001186:	d003      	beq.n	8001190 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001190:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <HAL_GPIO_Init+0x2f8>)
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	3301      	adds	r3, #1
 800119a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	40da      	lsrs	r2, r3
 80011a4:	1e13      	subs	r3, r2, #0
 80011a6:	d000      	beq.n	80011aa <HAL_GPIO_Init+0x2d2>
 80011a8:	e6a2      	b.n	8000ef0 <HAL_GPIO_Init+0x18>
  }
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b006      	add	sp, #24
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40010000 	.word	0x40010000
 80011bc:	50000400 	.word	0x50000400
 80011c0:	50000800 	.word	0x50000800
 80011c4:	50000c00 	.word	0x50000c00
 80011c8:	50001000 	.word	0x50001000
 80011cc:	50001c00 	.word	0x50001c00
 80011d0:	40010400 	.word	0x40010400

080011d4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	0008      	movs	r0, r1
 80011de:	0011      	movs	r1, r2
 80011e0:	1cbb      	adds	r3, r7, #2
 80011e2:	1c02      	adds	r2, r0, #0
 80011e4:	801a      	strh	r2, [r3, #0]
 80011e6:	1c7b      	adds	r3, r7, #1
 80011e8:	1c0a      	adds	r2, r1, #0
 80011ea:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80011ec:	1c7b      	adds	r3, r7, #1
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d004      	beq.n	80011fe <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011f4:	1cbb      	adds	r3, r7, #2
 80011f6:	881a      	ldrh	r2, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80011fc:	e003      	b.n	8001206 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80011fe:	1cbb      	adds	r3, r7, #2
 8001200:	881a      	ldrh	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	46bd      	mov	sp, r7
 800120a:	b002      	add	sp, #8
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	0002      	movs	r2, r0
 8001218:	1dbb      	adds	r3, r7, #6
 800121a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	1dba      	adds	r2, r7, #6
 8001222:	8812      	ldrh	r2, [r2, #0]
 8001224:	4013      	ands	r3, r2
 8001226:	d008      	beq.n	800123a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800122a:	1dba      	adds	r2, r7, #6
 800122c:	8812      	ldrh	r2, [r2, #0]
 800122e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001230:	1dbb      	adds	r3, r7, #6
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	0018      	movs	r0, r3
 8001236:	f000 f807 	bl	8001248 <HAL_GPIO_EXTI_Callback>
  }
}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	46bd      	mov	sp, r7
 800123e:	b002      	add	sp, #8
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	40010400 	.word	0x40010400

08001248 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	0002      	movs	r2, r0
 8001250:	1dbb      	adds	r3, r7, #6
 8001252:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001254:	46c0      	nop			; (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	b002      	add	sp, #8
 800125a:	bd80      	pop	{r7, pc}

0800125c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800125c:	b5b0      	push	{r4, r5, r7, lr}
 800125e:	b08a      	sub	sp, #40	; 0x28
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d102      	bne.n	8001270 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	f000 fbbc 	bl	80019e8 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001270:	4bc8      	ldr	r3, [pc, #800]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	220c      	movs	r2, #12
 8001276:	4013      	ands	r3, r2
 8001278:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800127a:	4bc6      	ldr	r3, [pc, #792]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	2380      	movs	r3, #128	; 0x80
 8001280:	025b      	lsls	r3, r3, #9
 8001282:	4013      	ands	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2201      	movs	r2, #1
 800128c:	4013      	ands	r3, r2
 800128e:	d100      	bne.n	8001292 <HAL_RCC_OscConfig+0x36>
 8001290:	e07e      	b.n	8001390 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	2b08      	cmp	r3, #8
 8001296:	d007      	beq.n	80012a8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	2b0c      	cmp	r3, #12
 800129c:	d112      	bne.n	80012c4 <HAL_RCC_OscConfig+0x68>
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	025b      	lsls	r3, r3, #9
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d10d      	bne.n	80012c4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a8:	4bba      	ldr	r3, [pc, #744]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	2380      	movs	r3, #128	; 0x80
 80012ae:	029b      	lsls	r3, r3, #10
 80012b0:	4013      	ands	r3, r2
 80012b2:	d100      	bne.n	80012b6 <HAL_RCC_OscConfig+0x5a>
 80012b4:	e06b      	b.n	800138e <HAL_RCC_OscConfig+0x132>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d167      	bne.n	800138e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	f000 fb92 	bl	80019e8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685a      	ldr	r2, [r3, #4]
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	025b      	lsls	r3, r3, #9
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d107      	bne.n	80012e0 <HAL_RCC_OscConfig+0x84>
 80012d0:	4bb0      	ldr	r3, [pc, #704]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4baf      	ldr	r3, [pc, #700]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80012d6:	2180      	movs	r1, #128	; 0x80
 80012d8:	0249      	lsls	r1, r1, #9
 80012da:	430a      	orrs	r2, r1
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	e027      	b.n	8001330 <HAL_RCC_OscConfig+0xd4>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	23a0      	movs	r3, #160	; 0xa0
 80012e6:	02db      	lsls	r3, r3, #11
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d10e      	bne.n	800130a <HAL_RCC_OscConfig+0xae>
 80012ec:	4ba9      	ldr	r3, [pc, #676]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4ba8      	ldr	r3, [pc, #672]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80012f2:	2180      	movs	r1, #128	; 0x80
 80012f4:	02c9      	lsls	r1, r1, #11
 80012f6:	430a      	orrs	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	4ba6      	ldr	r3, [pc, #664]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4ba5      	ldr	r3, [pc, #660]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001300:	2180      	movs	r1, #128	; 0x80
 8001302:	0249      	lsls	r1, r1, #9
 8001304:	430a      	orrs	r2, r1
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	e012      	b.n	8001330 <HAL_RCC_OscConfig+0xd4>
 800130a:	4ba2      	ldr	r3, [pc, #648]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4ba1      	ldr	r3, [pc, #644]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001310:	49a1      	ldr	r1, [pc, #644]	; (8001598 <HAL_RCC_OscConfig+0x33c>)
 8001312:	400a      	ands	r2, r1
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	4b9f      	ldr	r3, [pc, #636]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	2380      	movs	r3, #128	; 0x80
 800131c:	025b      	lsls	r3, r3, #9
 800131e:	4013      	ands	r3, r2
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4b9b      	ldr	r3, [pc, #620]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b9a      	ldr	r3, [pc, #616]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800132a:	499c      	ldr	r1, [pc, #624]	; (800159c <HAL_RCC_OscConfig+0x340>)
 800132c:	400a      	ands	r2, r1
 800132e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d015      	beq.n	8001364 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff fcea 	bl	8000d10 <HAL_GetTick>
 800133c:	0003      	movs	r3, r0
 800133e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001340:	e009      	b.n	8001356 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001342:	f7ff fce5 	bl	8000d10 <HAL_GetTick>
 8001346:	0002      	movs	r2, r0
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b64      	cmp	r3, #100	; 0x64
 800134e:	d902      	bls.n	8001356 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	f000 fb49 	bl	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001356:	4b8f      	ldr	r3, [pc, #572]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	2380      	movs	r3, #128	; 0x80
 800135c:	029b      	lsls	r3, r3, #10
 800135e:	4013      	ands	r3, r2
 8001360:	d0ef      	beq.n	8001342 <HAL_RCC_OscConfig+0xe6>
 8001362:	e015      	b.n	8001390 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fcd4 	bl	8000d10 <HAL_GetTick>
 8001368:	0003      	movs	r3, r0
 800136a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800136e:	f7ff fccf 	bl	8000d10 <HAL_GetTick>
 8001372:	0002      	movs	r2, r0
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b64      	cmp	r3, #100	; 0x64
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e333      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001380:	4b84      	ldr	r3, [pc, #528]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	029b      	lsls	r3, r3, #10
 8001388:	4013      	ands	r3, r2
 800138a:	d1f0      	bne.n	800136e <HAL_RCC_OscConfig+0x112>
 800138c:	e000      	b.n	8001390 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2202      	movs	r2, #2
 8001396:	4013      	ands	r3, r2
 8001398:	d100      	bne.n	800139c <HAL_RCC_OscConfig+0x140>
 800139a:	e098      	b.n	80014ce <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80013a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a4:	2220      	movs	r2, #32
 80013a6:	4013      	ands	r3, r2
 80013a8:	d009      	beq.n	80013be <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80013aa:	4b7a      	ldr	r3, [pc, #488]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	4b79      	ldr	r3, [pc, #484]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80013b0:	2120      	movs	r1, #32
 80013b2:	430a      	orrs	r2, r1
 80013b4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80013b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b8:	2220      	movs	r2, #32
 80013ba:	4393      	bics	r3, r2
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	2b04      	cmp	r3, #4
 80013c2:	d005      	beq.n	80013d0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	2b0c      	cmp	r3, #12
 80013c8:	d13d      	bne.n	8001446 <HAL_RCC_OscConfig+0x1ea>
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d13a      	bne.n	8001446 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80013d0:	4b70      	ldr	r3, [pc, #448]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2204      	movs	r2, #4
 80013d6:	4013      	ands	r3, r2
 80013d8:	d004      	beq.n	80013e4 <HAL_RCC_OscConfig+0x188>
 80013da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e301      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e4:	4b6b      	ldr	r3, [pc, #428]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	4a6d      	ldr	r2, [pc, #436]	; (80015a0 <HAL_RCC_OscConfig+0x344>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	0019      	movs	r1, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	691b      	ldr	r3, [r3, #16]
 80013f2:	021a      	lsls	r2, r3, #8
 80013f4:	4b67      	ldr	r3, [pc, #412]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80013f6:	430a      	orrs	r2, r1
 80013f8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80013fa:	4b66      	ldr	r3, [pc, #408]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2209      	movs	r2, #9
 8001400:	4393      	bics	r3, r2
 8001402:	0019      	movs	r1, r3
 8001404:	4b63      	ldr	r3, [pc, #396]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001408:	430a      	orrs	r2, r1
 800140a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800140c:	f000 fc20 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8001410:	0001      	movs	r1, r0
 8001412:	4b60      	ldr	r3, [pc, #384]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	091b      	lsrs	r3, r3, #4
 8001418:	220f      	movs	r2, #15
 800141a:	4013      	ands	r3, r2
 800141c:	4a61      	ldr	r2, [pc, #388]	; (80015a4 <HAL_RCC_OscConfig+0x348>)
 800141e:	5cd3      	ldrb	r3, [r2, r3]
 8001420:	000a      	movs	r2, r1
 8001422:	40da      	lsrs	r2, r3
 8001424:	4b60      	ldr	r3, [pc, #384]	; (80015a8 <HAL_RCC_OscConfig+0x34c>)
 8001426:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001428:	2513      	movs	r5, #19
 800142a:	197c      	adds	r4, r7, r5
 800142c:	2000      	movs	r0, #0
 800142e:	f7ff fc39 	bl	8000ca4 <HAL_InitTick>
 8001432:	0003      	movs	r3, r0
 8001434:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001436:	197b      	adds	r3, r7, r5
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d047      	beq.n	80014ce <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800143e:	2313      	movs	r3, #19
 8001440:	18fb      	adds	r3, r7, r3
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	e2d0      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001448:	2b00      	cmp	r3, #0
 800144a:	d027      	beq.n	800149c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800144c:	4b51      	ldr	r3, [pc, #324]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2209      	movs	r2, #9
 8001452:	4393      	bics	r3, r2
 8001454:	0019      	movs	r1, r3
 8001456:	4b4f      	ldr	r3, [pc, #316]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800145a:	430a      	orrs	r2, r1
 800145c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145e:	f7ff fc57 	bl	8000d10 <HAL_GetTick>
 8001462:	0003      	movs	r3, r0
 8001464:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001468:	f7ff fc52 	bl	8000d10 <HAL_GetTick>
 800146c:	0002      	movs	r2, r0
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e2b6      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800147a:	4b46      	ldr	r3, [pc, #280]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2204      	movs	r2, #4
 8001480:	4013      	ands	r3, r2
 8001482:	d0f1      	beq.n	8001468 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001484:	4b43      	ldr	r3, [pc, #268]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	4a45      	ldr	r2, [pc, #276]	; (80015a0 <HAL_RCC_OscConfig+0x344>)
 800148a:	4013      	ands	r3, r2
 800148c:	0019      	movs	r1, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	021a      	lsls	r2, r3, #8
 8001494:	4b3f      	ldr	r3, [pc, #252]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001496:	430a      	orrs	r2, r1
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	e018      	b.n	80014ce <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800149c:	4b3d      	ldr	r3, [pc, #244]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b3c      	ldr	r3, [pc, #240]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80014a2:	2101      	movs	r1, #1
 80014a4:	438a      	bics	r2, r1
 80014a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a8:	f7ff fc32 	bl	8000d10 <HAL_GetTick>
 80014ac:	0003      	movs	r3, r0
 80014ae:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014b2:	f7ff fc2d 	bl	8000d10 <HAL_GetTick>
 80014b6:	0002      	movs	r2, r0
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e291      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014c4:	4b33      	ldr	r3, [pc, #204]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2204      	movs	r2, #4
 80014ca:	4013      	ands	r3, r2
 80014cc:	d1f1      	bne.n	80014b2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2210      	movs	r2, #16
 80014d4:	4013      	ands	r3, r2
 80014d6:	d100      	bne.n	80014da <HAL_RCC_OscConfig+0x27e>
 80014d8:	e09f      	b.n	800161a <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d13f      	bne.n	8001560 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014e0:	4b2c      	ldr	r3, [pc, #176]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	2380      	movs	r3, #128	; 0x80
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4013      	ands	r3, r2
 80014ea:	d005      	beq.n	80014f8 <HAL_RCC_OscConfig+0x29c>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e277      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014f8:	4b26      	ldr	r3, [pc, #152]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	; (80015ac <HAL_RCC_OscConfig+0x350>)
 80014fe:	4013      	ands	r3, r2
 8001500:	0019      	movs	r1, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001506:	4b23      	ldr	r3, [pc, #140]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001508:	430a      	orrs	r2, r1
 800150a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800150c:	4b21      	ldr	r3, [pc, #132]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	021b      	lsls	r3, r3, #8
 8001512:	0a19      	lsrs	r1, r3, #8
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	061a      	lsls	r2, r3, #24
 800151a:	4b1e      	ldr	r3, [pc, #120]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800151c:	430a      	orrs	r2, r1
 800151e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001524:	0b5b      	lsrs	r3, r3, #13
 8001526:	3301      	adds	r3, #1
 8001528:	2280      	movs	r2, #128	; 0x80
 800152a:	0212      	lsls	r2, r2, #8
 800152c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	091b      	lsrs	r3, r3, #4
 8001534:	210f      	movs	r1, #15
 8001536:	400b      	ands	r3, r1
 8001538:	491a      	ldr	r1, [pc, #104]	; (80015a4 <HAL_RCC_OscConfig+0x348>)
 800153a:	5ccb      	ldrb	r3, [r1, r3]
 800153c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800153e:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <HAL_RCC_OscConfig+0x34c>)
 8001540:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001542:	2513      	movs	r5, #19
 8001544:	197c      	adds	r4, r7, r5
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff fbac 	bl	8000ca4 <HAL_InitTick>
 800154c:	0003      	movs	r3, r0
 800154e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001550:	197b      	adds	r3, r7, r5
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d060      	beq.n	800161a <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8001558:	2313      	movs	r3, #19
 800155a:	18fb      	adds	r3, r7, r3
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	e243      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d03e      	beq.n	80015e6 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001568:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_RCC_OscConfig+0x338>)
 800156e:	2180      	movs	r1, #128	; 0x80
 8001570:	0049      	lsls	r1, r1, #1
 8001572:	430a      	orrs	r2, r1
 8001574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001576:	f7ff fbcb 	bl	8000d10 <HAL_GetTick>
 800157a:	0003      	movs	r3, r0
 800157c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800157e:	e017      	b.n	80015b0 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001580:	f7ff fbc6 	bl	8000d10 <HAL_GetTick>
 8001584:	0002      	movs	r2, r0
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d910      	bls.n	80015b0 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e22a      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	40021000 	.word	0x40021000
 8001598:	fffeffff 	.word	0xfffeffff
 800159c:	fffbffff 	.word	0xfffbffff
 80015a0:	ffffe0ff 	.word	0xffffe0ff
 80015a4:	080031a8 	.word	0x080031a8
 80015a8:	20000068 	.word	0x20000068
 80015ac:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015b0:	4bc6      	ldr	r3, [pc, #792]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	2380      	movs	r3, #128	; 0x80
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4013      	ands	r3, r2
 80015ba:	d0e1      	beq.n	8001580 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015bc:	4bc3      	ldr	r3, [pc, #780]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	4ac3      	ldr	r2, [pc, #780]	; (80018d0 <HAL_RCC_OscConfig+0x674>)
 80015c2:	4013      	ands	r3, r2
 80015c4:	0019      	movs	r1, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015ca:	4bc0      	ldr	r3, [pc, #768]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015cc:	430a      	orrs	r2, r1
 80015ce:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015d0:	4bbe      	ldr	r3, [pc, #760]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	0a19      	lsrs	r1, r3, #8
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	061a      	lsls	r2, r3, #24
 80015de:	4bbb      	ldr	r3, [pc, #748]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015e0:	430a      	orrs	r2, r1
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	e019      	b.n	800161a <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015e6:	4bb9      	ldr	r3, [pc, #740]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	4bb8      	ldr	r3, [pc, #736]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80015ec:	49b9      	ldr	r1, [pc, #740]	; (80018d4 <HAL_RCC_OscConfig+0x678>)
 80015ee:	400a      	ands	r2, r1
 80015f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f2:	f7ff fb8d 	bl	8000d10 <HAL_GetTick>
 80015f6:	0003      	movs	r3, r0
 80015f8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015fc:	f7ff fb88 	bl	8000d10 <HAL_GetTick>
 8001600:	0002      	movs	r2, r0
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e1ec      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800160e:	4baf      	ldr	r3, [pc, #700]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4013      	ands	r3, r2
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2208      	movs	r2, #8
 8001620:	4013      	ands	r3, r2
 8001622:	d036      	beq.n	8001692 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d019      	beq.n	8001660 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800162c:	4ba7      	ldr	r3, [pc, #668]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 800162e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001630:	4ba6      	ldr	r3, [pc, #664]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001632:	2101      	movs	r1, #1
 8001634:	430a      	orrs	r2, r1
 8001636:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001638:	f7ff fb6a 	bl	8000d10 <HAL_GetTick>
 800163c:	0003      	movs	r3, r0
 800163e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001642:	f7ff fb65 	bl	8000d10 <HAL_GetTick>
 8001646:	0002      	movs	r2, r0
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e1c9      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001654:	4b9d      	ldr	r3, [pc, #628]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001658:	2202      	movs	r2, #2
 800165a:	4013      	ands	r3, r2
 800165c:	d0f1      	beq.n	8001642 <HAL_RCC_OscConfig+0x3e6>
 800165e:	e018      	b.n	8001692 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001660:	4b9a      	ldr	r3, [pc, #616]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001662:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001664:	4b99      	ldr	r3, [pc, #612]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001666:	2101      	movs	r1, #1
 8001668:	438a      	bics	r2, r1
 800166a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800166c:	f7ff fb50 	bl	8000d10 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001676:	f7ff fb4b 	bl	8000d10 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e1af      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001688:	4b90      	ldr	r3, [pc, #576]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 800168a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800168c:	2202      	movs	r2, #2
 800168e:	4013      	ands	r3, r2
 8001690:	d1f1      	bne.n	8001676 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2204      	movs	r2, #4
 8001698:	4013      	ands	r3, r2
 800169a:	d100      	bne.n	800169e <HAL_RCC_OscConfig+0x442>
 800169c:	e0af      	b.n	80017fe <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800169e:	2323      	movs	r3, #35	; 0x23
 80016a0:	18fb      	adds	r3, r7, r3
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016a6:	4b89      	ldr	r3, [pc, #548]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80016a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	055b      	lsls	r3, r3, #21
 80016ae:	4013      	ands	r3, r2
 80016b0:	d10a      	bne.n	80016c8 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b86      	ldr	r3, [pc, #536]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80016b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016b6:	4b85      	ldr	r3, [pc, #532]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0549      	lsls	r1, r1, #21
 80016bc:	430a      	orrs	r2, r1
 80016be:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80016c0:	2323      	movs	r3, #35	; 0x23
 80016c2:	18fb      	adds	r3, r7, r3
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c8:	4b83      	ldr	r3, [pc, #524]	; (80018d8 <HAL_RCC_OscConfig+0x67c>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	2380      	movs	r3, #128	; 0x80
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	4013      	ands	r3, r2
 80016d2:	d11a      	bne.n	800170a <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016d4:	4b80      	ldr	r3, [pc, #512]	; (80018d8 <HAL_RCC_OscConfig+0x67c>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b7f      	ldr	r3, [pc, #508]	; (80018d8 <HAL_RCC_OscConfig+0x67c>)
 80016da:	2180      	movs	r1, #128	; 0x80
 80016dc:	0049      	lsls	r1, r1, #1
 80016de:	430a      	orrs	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016e2:	f7ff fb15 	bl	8000d10 <HAL_GetTick>
 80016e6:	0003      	movs	r3, r0
 80016e8:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ec:	f7ff fb10 	bl	8000d10 <HAL_GetTick>
 80016f0:	0002      	movs	r2, r0
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b64      	cmp	r3, #100	; 0x64
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e174      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016fe:	4b76      	ldr	r3, [pc, #472]	; (80018d8 <HAL_RCC_OscConfig+0x67c>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	2380      	movs	r3, #128	; 0x80
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4013      	ands	r3, r2
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	2380      	movs	r3, #128	; 0x80
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	429a      	cmp	r2, r3
 8001714:	d107      	bne.n	8001726 <HAL_RCC_OscConfig+0x4ca>
 8001716:	4b6d      	ldr	r3, [pc, #436]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001718:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800171a:	4b6c      	ldr	r3, [pc, #432]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 800171c:	2180      	movs	r1, #128	; 0x80
 800171e:	0049      	lsls	r1, r1, #1
 8001720:	430a      	orrs	r2, r1
 8001722:	651a      	str	r2, [r3, #80]	; 0x50
 8001724:	e031      	b.n	800178a <HAL_RCC_OscConfig+0x52e>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10c      	bne.n	8001748 <HAL_RCC_OscConfig+0x4ec>
 800172e:	4b67      	ldr	r3, [pc, #412]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001730:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001732:	4b66      	ldr	r3, [pc, #408]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001734:	4967      	ldr	r1, [pc, #412]	; (80018d4 <HAL_RCC_OscConfig+0x678>)
 8001736:	400a      	ands	r2, r1
 8001738:	651a      	str	r2, [r3, #80]	; 0x50
 800173a:	4b64      	ldr	r3, [pc, #400]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 800173c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800173e:	4b63      	ldr	r3, [pc, #396]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001740:	4966      	ldr	r1, [pc, #408]	; (80018dc <HAL_RCC_OscConfig+0x680>)
 8001742:	400a      	ands	r2, r1
 8001744:	651a      	str	r2, [r3, #80]	; 0x50
 8001746:	e020      	b.n	800178a <HAL_RCC_OscConfig+0x52e>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	23a0      	movs	r3, #160	; 0xa0
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	429a      	cmp	r2, r3
 8001752:	d10e      	bne.n	8001772 <HAL_RCC_OscConfig+0x516>
 8001754:	4b5d      	ldr	r3, [pc, #372]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001756:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001758:	4b5c      	ldr	r3, [pc, #368]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 800175a:	2180      	movs	r1, #128	; 0x80
 800175c:	00c9      	lsls	r1, r1, #3
 800175e:	430a      	orrs	r2, r1
 8001760:	651a      	str	r2, [r3, #80]	; 0x50
 8001762:	4b5a      	ldr	r3, [pc, #360]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001764:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001766:	4b59      	ldr	r3, [pc, #356]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001768:	2180      	movs	r1, #128	; 0x80
 800176a:	0049      	lsls	r1, r1, #1
 800176c:	430a      	orrs	r2, r1
 800176e:	651a      	str	r2, [r3, #80]	; 0x50
 8001770:	e00b      	b.n	800178a <HAL_RCC_OscConfig+0x52e>
 8001772:	4b56      	ldr	r3, [pc, #344]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001774:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001776:	4b55      	ldr	r3, [pc, #340]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001778:	4956      	ldr	r1, [pc, #344]	; (80018d4 <HAL_RCC_OscConfig+0x678>)
 800177a:	400a      	ands	r2, r1
 800177c:	651a      	str	r2, [r3, #80]	; 0x50
 800177e:	4b53      	ldr	r3, [pc, #332]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001780:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001782:	4b52      	ldr	r3, [pc, #328]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001784:	4955      	ldr	r1, [pc, #340]	; (80018dc <HAL_RCC_OscConfig+0x680>)
 8001786:	400a      	ands	r2, r1
 8001788:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d015      	beq.n	80017be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001792:	f7ff fabd 	bl	8000d10 <HAL_GetTick>
 8001796:	0003      	movs	r3, r0
 8001798:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800179a:	e009      	b.n	80017b0 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f7ff fab8 	bl	8000d10 <HAL_GetTick>
 80017a0:	0002      	movs	r2, r0
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	4a4e      	ldr	r2, [pc, #312]	; (80018e0 <HAL_RCC_OscConfig+0x684>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e11b      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017b0:	4b46      	ldr	r3, [pc, #280]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80017b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017b4:	2380      	movs	r3, #128	; 0x80
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4013      	ands	r3, r2
 80017ba:	d0ef      	beq.n	800179c <HAL_RCC_OscConfig+0x540>
 80017bc:	e014      	b.n	80017e8 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017be:	f7ff faa7 	bl	8000d10 <HAL_GetTick>
 80017c2:	0003      	movs	r3, r0
 80017c4:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017c6:	e009      	b.n	80017dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017c8:	f7ff faa2 	bl	8000d10 <HAL_GetTick>
 80017cc:	0002      	movs	r2, r0
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	4a43      	ldr	r2, [pc, #268]	; (80018e0 <HAL_RCC_OscConfig+0x684>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e105      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017dc:	4b3b      	ldr	r3, [pc, #236]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80017de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017e0:	2380      	movs	r3, #128	; 0x80
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4013      	ands	r3, r2
 80017e6:	d1ef      	bne.n	80017c8 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017e8:	2323      	movs	r3, #35	; 0x23
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d105      	bne.n	80017fe <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f2:	4b36      	ldr	r3, [pc, #216]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80017f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017f6:	4b35      	ldr	r3, [pc, #212]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80017f8:	493a      	ldr	r1, [pc, #232]	; (80018e4 <HAL_RCC_OscConfig+0x688>)
 80017fa:	400a      	ands	r2, r1
 80017fc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2220      	movs	r2, #32
 8001804:	4013      	ands	r3, r2
 8001806:	d049      	beq.n	800189c <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d026      	beq.n	800185e <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001810:	4b2e      	ldr	r3, [pc, #184]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	4b2d      	ldr	r3, [pc, #180]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001816:	2101      	movs	r1, #1
 8001818:	430a      	orrs	r2, r1
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	4b2b      	ldr	r3, [pc, #172]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 800181e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001820:	4b2a      	ldr	r3, [pc, #168]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001822:	2101      	movs	r1, #1
 8001824:	430a      	orrs	r2, r1
 8001826:	635a      	str	r2, [r3, #52]	; 0x34
 8001828:	4b2f      	ldr	r3, [pc, #188]	; (80018e8 <HAL_RCC_OscConfig+0x68c>)
 800182a:	6a1a      	ldr	r2, [r3, #32]
 800182c:	4b2e      	ldr	r3, [pc, #184]	; (80018e8 <HAL_RCC_OscConfig+0x68c>)
 800182e:	2180      	movs	r1, #128	; 0x80
 8001830:	0189      	lsls	r1, r1, #6
 8001832:	430a      	orrs	r2, r1
 8001834:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001836:	f7ff fa6b 	bl	8000d10 <HAL_GetTick>
 800183a:	0003      	movs	r3, r0
 800183c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001840:	f7ff fa66 	bl	8000d10 <HAL_GetTick>
 8001844:	0002      	movs	r2, r0
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b02      	cmp	r3, #2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e0ca      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001852:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	2202      	movs	r2, #2
 8001858:	4013      	ands	r3, r2
 800185a:	d0f1      	beq.n	8001840 <HAL_RCC_OscConfig+0x5e4>
 800185c:	e01e      	b.n	800189c <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800185e:	4b1b      	ldr	r3, [pc, #108]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001864:	2101      	movs	r1, #1
 8001866:	438a      	bics	r2, r1
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	4b1f      	ldr	r3, [pc, #124]	; (80018e8 <HAL_RCC_OscConfig+0x68c>)
 800186c:	6a1a      	ldr	r2, [r3, #32]
 800186e:	4b1e      	ldr	r3, [pc, #120]	; (80018e8 <HAL_RCC_OscConfig+0x68c>)
 8001870:	491e      	ldr	r1, [pc, #120]	; (80018ec <HAL_RCC_OscConfig+0x690>)
 8001872:	400a      	ands	r2, r1
 8001874:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001876:	f7ff fa4b 	bl	8000d10 <HAL_GetTick>
 800187a:	0003      	movs	r3, r0
 800187c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001880:	f7ff fa46 	bl	8000d10 <HAL_GetTick>
 8001884:	0002      	movs	r2, r0
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e0aa      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	2202      	movs	r2, #2
 8001898:	4013      	ands	r3, r2
 800189a:	d1f1      	bne.n	8001880 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d100      	bne.n	80018a6 <HAL_RCC_OscConfig+0x64a>
 80018a4:	e09f      	b.n	80019e6 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	2b0c      	cmp	r3, #12
 80018aa:	d100      	bne.n	80018ae <HAL_RCC_OscConfig+0x652>
 80018ac:	e078      	b.n	80019a0 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d159      	bne.n	800196a <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b6:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	4b04      	ldr	r3, [pc, #16]	; (80018cc <HAL_RCC_OscConfig+0x670>)
 80018bc:	490c      	ldr	r1, [pc, #48]	; (80018f0 <HAL_RCC_OscConfig+0x694>)
 80018be:	400a      	ands	r2, r1
 80018c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c2:	f7ff fa25 	bl	8000d10 <HAL_GetTick>
 80018c6:	0003      	movs	r3, r0
 80018c8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018ca:	e01c      	b.n	8001906 <HAL_RCC_OscConfig+0x6aa>
 80018cc:	40021000 	.word	0x40021000
 80018d0:	ffff1fff 	.word	0xffff1fff
 80018d4:	fffffeff 	.word	0xfffffeff
 80018d8:	40007000 	.word	0x40007000
 80018dc:	fffffbff 	.word	0xfffffbff
 80018e0:	00001388 	.word	0x00001388
 80018e4:	efffffff 	.word	0xefffffff
 80018e8:	40010000 	.word	0x40010000
 80018ec:	ffffdfff 	.word	0xffffdfff
 80018f0:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f4:	f7ff fa0c 	bl	8000d10 <HAL_GetTick>
 80018f8:	0002      	movs	r2, r0
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e070      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001906:	4b3a      	ldr	r3, [pc, #232]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	2380      	movs	r3, #128	; 0x80
 800190c:	049b      	lsls	r3, r3, #18
 800190e:	4013      	ands	r3, r2
 8001910:	d1f0      	bne.n	80018f4 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001912:	4b37      	ldr	r3, [pc, #220]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	4a37      	ldr	r2, [pc, #220]	; (80019f4 <HAL_RCC_OscConfig+0x798>)
 8001918:	4013      	ands	r3, r2
 800191a:	0019      	movs	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800192a:	431a      	orrs	r2, r3
 800192c:	4b30      	ldr	r3, [pc, #192]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 800192e:	430a      	orrs	r2, r1
 8001930:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001932:	4b2f      	ldr	r3, [pc, #188]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	4b2e      	ldr	r3, [pc, #184]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 8001938:	2180      	movs	r1, #128	; 0x80
 800193a:	0449      	lsls	r1, r1, #17
 800193c:	430a      	orrs	r2, r1
 800193e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001940:	f7ff f9e6 	bl	8000d10 <HAL_GetTick>
 8001944:	0003      	movs	r3, r0
 8001946:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001948:	e008      	b.n	800195c <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800194a:	f7ff f9e1 	bl	8000d10 <HAL_GetTick>
 800194e:	0002      	movs	r2, r0
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e045      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800195c:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	049b      	lsls	r3, r3, #18
 8001964:	4013      	ands	r3, r2
 8001966:	d0f0      	beq.n	800194a <HAL_RCC_OscConfig+0x6ee>
 8001968:	e03d      	b.n	80019e6 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800196a:	4b21      	ldr	r3, [pc, #132]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 8001970:	4921      	ldr	r1, [pc, #132]	; (80019f8 <HAL_RCC_OscConfig+0x79c>)
 8001972:	400a      	ands	r2, r1
 8001974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001976:	f7ff f9cb 	bl	8000d10 <HAL_GetTick>
 800197a:	0003      	movs	r3, r0
 800197c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800197e:	e008      	b.n	8001992 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001980:	f7ff f9c6 	bl	8000d10 <HAL_GetTick>
 8001984:	0002      	movs	r2, r0
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e02a      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001992:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	049b      	lsls	r3, r3, #18
 800199a:	4013      	ands	r3, r2
 800199c:	d1f0      	bne.n	8001980 <HAL_RCC_OscConfig+0x724>
 800199e:	e022      	b.n	80019e6 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d101      	bne.n	80019ac <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e01d      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019ac:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <HAL_RCC_OscConfig+0x794>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	2380      	movs	r3, #128	; 0x80
 80019b6:	025b      	lsls	r3, r3, #9
 80019b8:	401a      	ands	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019be:	429a      	cmp	r2, r3
 80019c0:	d10f      	bne.n	80019e2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	23f0      	movs	r3, #240	; 0xf0
 80019c6:	039b      	lsls	r3, r3, #14
 80019c8:	401a      	ands	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d107      	bne.n	80019e2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	23c0      	movs	r3, #192	; 0xc0
 80019d6:	041b      	lsls	r3, r3, #16
 80019d8:	401a      	ands	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80019de:	429a      	cmp	r2, r3
 80019e0:	d001      	beq.n	80019e6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	0018      	movs	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b00a      	add	sp, #40	; 0x28
 80019ee:	bdb0      	pop	{r4, r5, r7, pc}
 80019f0:	40021000 	.word	0x40021000
 80019f4:	ff02ffff 	.word	0xff02ffff
 80019f8:	feffffff 	.word	0xfeffffff

080019fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019fc:	b5b0      	push	{r4, r5, r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e10d      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a10:	4b88      	ldr	r3, [pc, #544]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2201      	movs	r2, #1
 8001a16:	4013      	ands	r3, r2
 8001a18:	683a      	ldr	r2, [r7, #0]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d911      	bls.n	8001a42 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a1e:	4b85      	ldr	r3, [pc, #532]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2201      	movs	r2, #1
 8001a24:	4393      	bics	r3, r2
 8001a26:	0019      	movs	r1, r3
 8001a28:	4b82      	ldr	r3, [pc, #520]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a30:	4b80      	ldr	r3, [pc, #512]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2201      	movs	r2, #1
 8001a36:	4013      	ands	r3, r2
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d001      	beq.n	8001a42 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e0f4      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2202      	movs	r2, #2
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d009      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a4c:	4b7a      	ldr	r3, [pc, #488]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	22f0      	movs	r2, #240	; 0xf0
 8001a52:	4393      	bics	r3, r2
 8001a54:	0019      	movs	r1, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	4b77      	ldr	r3, [pc, #476]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2201      	movs	r2, #1
 8001a66:	4013      	ands	r3, r2
 8001a68:	d100      	bne.n	8001a6c <HAL_RCC_ClockConfig+0x70>
 8001a6a:	e089      	b.n	8001b80 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d107      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a74:	4b70      	ldr	r3, [pc, #448]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	029b      	lsls	r3, r3, #10
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d120      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e0d3      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d107      	bne.n	8001a9c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a8c:	4b6a      	ldr	r3, [pc, #424]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	049b      	lsls	r3, r3, #18
 8001a94:	4013      	ands	r3, r2
 8001a96:	d114      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e0c7      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d106      	bne.n	8001ab2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aa4:	4b64      	ldr	r3, [pc, #400]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d109      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e0bc      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ab2:	4b61      	ldr	r3, [pc, #388]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4013      	ands	r3, r2
 8001abc:	d101      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e0b4      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ac2:	4b5d      	ldr	r3, [pc, #372]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2203      	movs	r2, #3
 8001ac8:	4393      	bics	r3, r2
 8001aca:	0019      	movs	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685a      	ldr	r2, [r3, #4]
 8001ad0:	4b59      	ldr	r3, [pc, #356]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ad6:	f7ff f91b 	bl	8000d10 <HAL_GetTick>
 8001ada:	0003      	movs	r3, r0
 8001adc:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d111      	bne.n	8001b0a <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ae6:	e009      	b.n	8001afc <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae8:	f7ff f912 	bl	8000d10 <HAL_GetTick>
 8001aec:	0002      	movs	r2, r0
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	4a52      	ldr	r2, [pc, #328]	; (8001c3c <HAL_RCC_ClockConfig+0x240>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e097      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001afc:	4b4e      	ldr	r3, [pc, #312]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	220c      	movs	r2, #12
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b08      	cmp	r3, #8
 8001b06:	d1ef      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0xec>
 8001b08:	e03a      	b.n	8001b80 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b03      	cmp	r3, #3
 8001b10:	d111      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b12:	e009      	b.n	8001b28 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b14:	f7ff f8fc 	bl	8000d10 <HAL_GetTick>
 8001b18:	0002      	movs	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	4a47      	ldr	r2, [pc, #284]	; (8001c3c <HAL_RCC_ClockConfig+0x240>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e081      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b28:	4b43      	ldr	r3, [pc, #268]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	220c      	movs	r2, #12
 8001b2e:	4013      	ands	r3, r2
 8001b30:	2b0c      	cmp	r3, #12
 8001b32:	d1ef      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x118>
 8001b34:	e024      	b.n	8001b80 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d11b      	bne.n	8001b76 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b3e:	e009      	b.n	8001b54 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b40:	f7ff f8e6 	bl	8000d10 <HAL_GetTick>
 8001b44:	0002      	movs	r2, r0
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	4a3c      	ldr	r2, [pc, #240]	; (8001c3c <HAL_RCC_ClockConfig+0x240>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e06b      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b54:	4b38      	ldr	r3, [pc, #224]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	220c      	movs	r2, #12
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d1ef      	bne.n	8001b40 <HAL_RCC_ClockConfig+0x144>
 8001b60:	e00e      	b.n	8001b80 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b62:	f7ff f8d5 	bl	8000d10 <HAL_GetTick>
 8001b66:	0002      	movs	r2, r0
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	4a33      	ldr	r2, [pc, #204]	; (8001c3c <HAL_RCC_ClockConfig+0x240>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e05a      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b76:	4b30      	ldr	r3, [pc, #192]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d1f0      	bne.n	8001b62 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b80:	4b2c      	ldr	r3, [pc, #176]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2201      	movs	r2, #1
 8001b86:	4013      	ands	r3, r2
 8001b88:	683a      	ldr	r2, [r7, #0]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d211      	bcs.n	8001bb2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8e:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2201      	movs	r2, #1
 8001b94:	4393      	bics	r3, r2
 8001b96:	0019      	movs	r1, r3
 8001b98:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba0:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <HAL_RCC_ClockConfig+0x238>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d001      	beq.n	8001bb2 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e03c      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d009      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	4a1f      	ldr	r2, [pc, #124]	; (8001c40 <HAL_RCC_ClockConfig+0x244>)
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	0019      	movs	r1, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	d00a      	beq.n	8001bf0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bda:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	4a19      	ldr	r2, [pc, #100]	; (8001c44 <HAL_RCC_ClockConfig+0x248>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	0019      	movs	r1, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	00da      	lsls	r2, r3, #3
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001bec:	430a      	orrs	r2, r1
 8001bee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bf0:	f000 f82e 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8001bf4:	0001      	movs	r1, r0
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <HAL_RCC_ClockConfig+0x23c>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	091b      	lsrs	r3, r3, #4
 8001bfc:	220f      	movs	r2, #15
 8001bfe:	4013      	ands	r3, r2
 8001c00:	4a11      	ldr	r2, [pc, #68]	; (8001c48 <HAL_RCC_ClockConfig+0x24c>)
 8001c02:	5cd3      	ldrb	r3, [r2, r3]
 8001c04:	000a      	movs	r2, r1
 8001c06:	40da      	lsrs	r2, r3
 8001c08:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <HAL_RCC_ClockConfig+0x250>)
 8001c0a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001c0c:	250b      	movs	r5, #11
 8001c0e:	197c      	adds	r4, r7, r5
 8001c10:	2000      	movs	r0, #0
 8001c12:	f7ff f847 	bl	8000ca4 <HAL_InitTick>
 8001c16:	0003      	movs	r3, r0
 8001c18:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001c1a:	197b      	adds	r3, r7, r5
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8001c22:	230b      	movs	r3, #11
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	e000      	b.n	8001c2c <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	b004      	add	sp, #16
 8001c32:	bdb0      	pop	{r4, r5, r7, pc}
 8001c34:	40022000 	.word	0x40022000
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	00001388 	.word	0x00001388
 8001c40:	fffff8ff 	.word	0xfffff8ff
 8001c44:	ffffc7ff 	.word	0xffffc7ff
 8001c48:	080031a8 	.word	0x080031a8
 8001c4c:	20000068 	.word	0x20000068

08001c50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001c56:	4b3b      	ldr	r3, [pc, #236]	; (8001d44 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	220c      	movs	r2, #12
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d00e      	beq.n	8001c84 <HAL_RCC_GetSysClockFreq+0x34>
 8001c66:	2b0c      	cmp	r3, #12
 8001c68:	d00f      	beq.n	8001c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	d157      	bne.n	8001d1e <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c6e:	4b35      	ldr	r3, [pc, #212]	; (8001d44 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2210      	movs	r2, #16
 8001c74:	4013      	ands	r3, r2
 8001c76:	d002      	beq.n	8001c7e <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001c78:	4b33      	ldr	r3, [pc, #204]	; (8001d48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c7a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001c7c:	e05d      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8001c7e:	4b33      	ldr	r3, [pc, #204]	; (8001d4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c80:	613b      	str	r3, [r7, #16]
      break;
 8001c82:	e05a      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c84:	4b32      	ldr	r3, [pc, #200]	; (8001d50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001c86:	613b      	str	r3, [r7, #16]
      break;
 8001c88:	e057      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	0c9b      	lsrs	r3, r3, #18
 8001c8e:	220f      	movs	r2, #15
 8001c90:	4013      	ands	r3, r2
 8001c92:	4a30      	ldr	r2, [pc, #192]	; (8001d54 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c94:	5cd3      	ldrb	r3, [r2, r3]
 8001c96:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	0d9b      	lsrs	r3, r3, #22
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ca4:	4b27      	ldr	r3, [pc, #156]	; (8001d44 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	025b      	lsls	r3, r3, #9
 8001cac:	4013      	ands	r3, r2
 8001cae:	d00f      	beq.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001cb0:	68b9      	ldr	r1, [r7, #8]
 8001cb2:	000a      	movs	r2, r1
 8001cb4:	0152      	lsls	r2, r2, #5
 8001cb6:	1a52      	subs	r2, r2, r1
 8001cb8:	0193      	lsls	r3, r2, #6
 8001cba:	1a9b      	subs	r3, r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	185b      	adds	r3, r3, r1
 8001cc0:	025b      	lsls	r3, r3, #9
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	f7fe fa1f 	bl	8000108 <__udivsi3>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	617b      	str	r3, [r7, #20]
 8001cce:	e023      	b.n	8001d18 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001cd0:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d00f      	beq.n	8001cfa <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	000a      	movs	r2, r1
 8001cde:	0152      	lsls	r2, r2, #5
 8001ce0:	1a52      	subs	r2, r2, r1
 8001ce2:	0193      	lsls	r3, r2, #6
 8001ce4:	1a9b      	subs	r3, r3, r2
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	185b      	adds	r3, r3, r1
 8001cea:	021b      	lsls	r3, r3, #8
 8001cec:	6879      	ldr	r1, [r7, #4]
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f7fe fa0a 	bl	8000108 <__udivsi3>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	e00e      	b.n	8001d18 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8001cfa:	68b9      	ldr	r1, [r7, #8]
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	0152      	lsls	r2, r2, #5
 8001d00:	1a52      	subs	r2, r2, r1
 8001d02:	0193      	lsls	r3, r2, #6
 8001d04:	1a9b      	subs	r3, r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	185b      	adds	r3, r3, r1
 8001d0a:	029b      	lsls	r3, r3, #10
 8001d0c:	6879      	ldr	r1, [r7, #4]
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7fe f9fa 	bl	8000108 <__udivsi3>
 8001d14:	0003      	movs	r3, r0
 8001d16:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	613b      	str	r3, [r7, #16]
      break;
 8001d1c:	e00d      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001d1e:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	0b5b      	lsrs	r3, r3, #13
 8001d24:	2207      	movs	r2, #7
 8001d26:	4013      	ands	r3, r2
 8001d28:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	2280      	movs	r2, #128	; 0x80
 8001d30:	0212      	lsls	r2, r2, #8
 8001d32:	409a      	lsls	r2, r3
 8001d34:	0013      	movs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
      break;
 8001d38:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d3a:	693b      	ldr	r3, [r7, #16]
}
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b006      	add	sp, #24
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40021000 	.word	0x40021000
 8001d48:	003d0900 	.word	0x003d0900
 8001d4c:	00f42400 	.word	0x00f42400
 8001d50:	007a1200 	.word	0x007a1200
 8001d54:	080031c0 	.word	0x080031c0

08001d58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d5c:	4b02      	ldr	r3, [pc, #8]	; (8001d68 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	0018      	movs	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	46c0      	nop			; (mov r8, r8)
 8001d68:	20000068 	.word	0x20000068

08001d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d70:	f7ff fff2 	bl	8001d58 <HAL_RCC_GetHCLKFreq>
 8001d74:	0001      	movs	r1, r0
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	0a1b      	lsrs	r3, r3, #8
 8001d7c:	2207      	movs	r2, #7
 8001d7e:	4013      	ands	r3, r2
 8001d80:	4a04      	ldr	r2, [pc, #16]	; (8001d94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d82:	5cd3      	ldrb	r3, [r2, r3]
 8001d84:	40d9      	lsrs	r1, r3
 8001d86:	000b      	movs	r3, r1
}
 8001d88:	0018      	movs	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	40021000 	.word	0x40021000
 8001d94:	080031b8 	.word	0x080031b8

08001d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d9c:	f7ff ffdc 	bl	8001d58 <HAL_RCC_GetHCLKFreq>
 8001da0:	0001      	movs	r1, r0
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	0adb      	lsrs	r3, r3, #11
 8001da8:	2207      	movs	r2, #7
 8001daa:	4013      	ands	r3, r2
 8001dac:	4a04      	ldr	r2, [pc, #16]	; (8001dc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dae:	5cd3      	ldrb	r3, [r2, r3]
 8001db0:	40d9      	lsrs	r1, r3
 8001db2:	000b      	movs	r3, r1
}
 8001db4:	0018      	movs	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	46c0      	nop			; (mov r8, r8)
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	080031b8 	.word	0x080031b8

08001dc4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d106      	bne.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	2380      	movs	r3, #128	; 0x80
 8001ddc:	011b      	lsls	r3, r3, #4
 8001dde:	4013      	ands	r3, r2
 8001de0:	d100      	bne.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8001de2:	e0dd      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8001de4:	2317      	movs	r3, #23
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	2200      	movs	r2, #0
 8001dea:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dec:	4ba4      	ldr	r3, [pc, #656]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001df0:	2380      	movs	r3, #128	; 0x80
 8001df2:	055b      	lsls	r3, r3, #21
 8001df4:	4013      	ands	r3, r2
 8001df6:	d10a      	bne.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df8:	4ba1      	ldr	r3, [pc, #644]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001dfc:	4ba0      	ldr	r3, [pc, #640]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dfe:	2180      	movs	r1, #128	; 0x80
 8001e00:	0549      	lsls	r1, r1, #21
 8001e02:	430a      	orrs	r2, r1
 8001e04:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e06:	2317      	movs	r3, #23
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0e:	4b9d      	ldr	r3, [pc, #628]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	2380      	movs	r3, #128	; 0x80
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	4013      	ands	r3, r2
 8001e18:	d11a      	bne.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e1a:	4b9a      	ldr	r3, [pc, #616]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	4b99      	ldr	r3, [pc, #612]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001e20:	2180      	movs	r1, #128	; 0x80
 8001e22:	0049      	lsls	r1, r1, #1
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e28:	f7fe ff72 	bl	8000d10 <HAL_GetTick>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e30:	e008      	b.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e32:	f7fe ff6d 	bl	8000d10 <HAL_GetTick>
 8001e36:	0002      	movs	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b64      	cmp	r3, #100	; 0x64
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e118      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e44:	4b8f      	ldr	r3, [pc, #572]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	2380      	movs	r3, #128	; 0x80
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d0f0      	beq.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001e50:	4b8b      	ldr	r3, [pc, #556]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	23c0      	movs	r3, #192	; 0xc0
 8001e56:	039b      	lsls	r3, r3, #14
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	23c0      	movs	r3, #192	; 0xc0
 8001e62:	039b      	lsls	r3, r3, #14
 8001e64:	4013      	ands	r3, r2
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d107      	bne.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	23c0      	movs	r3, #192	; 0xc0
 8001e72:	039b      	lsls	r3, r3, #14
 8001e74:	4013      	ands	r3, r2
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d013      	beq.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	23c0      	movs	r3, #192	; 0xc0
 8001e82:	029b      	lsls	r3, r3, #10
 8001e84:	401a      	ands	r2, r3
 8001e86:	23c0      	movs	r3, #192	; 0xc0
 8001e88:	029b      	lsls	r3, r3, #10
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d10a      	bne.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001e8e:	4b7c      	ldr	r3, [pc, #496]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	029b      	lsls	r3, r3, #10
 8001e96:	401a      	ands	r2, r3
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	029b      	lsls	r3, r3, #10
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d101      	bne.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e0e8      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001ea4:	4b76      	ldr	r3, [pc, #472]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ea6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ea8:	23c0      	movs	r3, #192	; 0xc0
 8001eaa:	029b      	lsls	r3, r3, #10
 8001eac:	4013      	ands	r3, r2
 8001eae:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d049      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	23c0      	movs	r3, #192	; 0xc0
 8001ebc:	029b      	lsls	r3, r3, #10
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d004      	beq.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2220      	movs	r2, #32
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d10d      	bne.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	23c0      	movs	r3, #192	; 0xc0
 8001ed6:	029b      	lsls	r3, r3, #10
 8001ed8:	4013      	ands	r3, r2
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d034      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	2380      	movs	r3, #128	; 0x80
 8001ee6:	011b      	lsls	r3, r3, #4
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d02e      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001eec:	4b64      	ldr	r3, [pc, #400]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ef0:	4a65      	ldr	r2, [pc, #404]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ef6:	4b62      	ldr	r3, [pc, #392]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ef8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001efa:	4b61      	ldr	r3, [pc, #388]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001efc:	2180      	movs	r1, #128	; 0x80
 8001efe:	0309      	lsls	r1, r1, #12
 8001f00:	430a      	orrs	r2, r1
 8001f02:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f04:	4b5e      	ldr	r3, [pc, #376]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f08:	4b5d      	ldr	r3, [pc, #372]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f0a:	4960      	ldr	r1, [pc, #384]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001f0c:	400a      	ands	r2, r1
 8001f0e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001f10:	4b5b      	ldr	r3, [pc, #364]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d014      	beq.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7fe fef6 	bl	8000d10 <HAL_GetTick>
 8001f24:	0003      	movs	r3, r0
 8001f26:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f28:	e009      	b.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7fe fef1 	bl	8000d10 <HAL_GetTick>
 8001f2e:	0002      	movs	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	4a56      	ldr	r2, [pc, #344]	; (8002090 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e09b      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f3e:	4b50      	ldr	r3, [pc, #320]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f42:	2380      	movs	r3, #128	; 0x80
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d0ef      	beq.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	23c0      	movs	r3, #192	; 0xc0
 8001f50:	029b      	lsls	r3, r3, #10
 8001f52:	401a      	ands	r2, r3
 8001f54:	23c0      	movs	r3, #192	; 0xc0
 8001f56:	029b      	lsls	r3, r3, #10
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d10c      	bne.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001f5c:	4b48      	ldr	r3, [pc, #288]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a4c      	ldr	r2, [pc, #304]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	23c0      	movs	r3, #192	; 0xc0
 8001f6c:	039b      	lsls	r3, r3, #14
 8001f6e:	401a      	ands	r2, r3
 8001f70:	4b43      	ldr	r3, [pc, #268]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f72:	430a      	orrs	r2, r1
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	4b42      	ldr	r3, [pc, #264]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f78:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	23c0      	movs	r3, #192	; 0xc0
 8001f80:	029b      	lsls	r3, r3, #10
 8001f82:	401a      	ands	r2, r3
 8001f84:	4b3e      	ldr	r3, [pc, #248]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f8a:	2317      	movs	r3, #23
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d105      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f94:	4b3a      	ldr	r3, [pc, #232]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f98:	4b39      	ldr	r3, [pc, #228]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f9a:	493f      	ldr	r1, [pc, #252]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001f9c:	400a      	ands	r2, r1
 8001f9e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d009      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001faa:	4b35      	ldr	r3, [pc, #212]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fae:	2203      	movs	r2, #3
 8001fb0:	4393      	bics	r3, r2
 8001fb2:	0019      	movs	r1, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68da      	ldr	r2, [r3, #12]
 8001fb8:	4b31      	ldr	r3, [pc, #196]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d009      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fc8:	4b2d      	ldr	r3, [pc, #180]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fcc:	220c      	movs	r2, #12
 8001fce:	4393      	bics	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	691a      	ldr	r2, [r3, #16]
 8001fd6:	4b2a      	ldr	r3, [pc, #168]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d009      	beq.n	8001ffa <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fe6:	4b26      	ldr	r3, [pc, #152]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fea:	4a2c      	ldr	r2, [pc, #176]	; (800209c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	0019      	movs	r1, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	695a      	ldr	r2, [r3, #20]
 8001ff4:	4b22      	ldr	r3, [pc, #136]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2208      	movs	r2, #8
 8002000:	4013      	ands	r3, r2
 8002002:	d009      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002004:	4b1e      	ldr	r3, [pc, #120]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002008:	4a25      	ldr	r2, [pc, #148]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800200a:	4013      	ands	r3, r2
 800200c:	0019      	movs	r1, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699a      	ldr	r2, [r3, #24]
 8002012:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002014:	430a      	orrs	r2, r1
 8002016:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	2380      	movs	r3, #128	; 0x80
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4013      	ands	r3, r2
 8002022:	d009      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002024:	4b16      	ldr	r3, [pc, #88]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002028:	4a17      	ldr	r2, [pc, #92]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800202a:	4013      	ands	r3, r2
 800202c:	0019      	movs	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	69da      	ldr	r2, [r3, #28]
 8002032:	4b13      	ldr	r3, [pc, #76]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002034:	430a      	orrs	r2, r1
 8002036:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2240      	movs	r2, #64	; 0x40
 800203e:	4013      	ands	r3, r2
 8002040:	d009      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002042:	4b0f      	ldr	r3, [pc, #60]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002046:	4a17      	ldr	r2, [pc, #92]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002048:	4013      	ands	r3, r2
 800204a:	0019      	movs	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002052:	430a      	orrs	r2, r1
 8002054:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2280      	movs	r2, #128	; 0x80
 800205c:	4013      	ands	r3, r2
 800205e:	d009      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002060:	4b07      	ldr	r3, [pc, #28]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002064:	4a10      	ldr	r2, [pc, #64]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002066:	4013      	ands	r3, r2
 8002068:	0019      	movs	r1, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1a      	ldr	r2, [r3, #32]
 800206e:	4b04      	ldr	r3, [pc, #16]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002070:	430a      	orrs	r2, r1
 8002072:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	0018      	movs	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	b006      	add	sp, #24
 800207c:	bd80      	pop	{r7, pc}
 800207e:	46c0      	nop			; (mov r8, r8)
 8002080:	40021000 	.word	0x40021000
 8002084:	40007000 	.word	0x40007000
 8002088:	fffcffff 	.word	0xfffcffff
 800208c:	fff7ffff 	.word	0xfff7ffff
 8002090:	00001388 	.word	0x00001388
 8002094:	ffcfffff 	.word	0xffcfffff
 8002098:	efffffff 	.word	0xefffffff
 800209c:	fffff3ff 	.word	0xfffff3ff
 80020a0:	ffffcfff 	.word	0xffffcfff
 80020a4:	fbffffff 	.word	0xfbffffff
 80020a8:	fff3ffff 	.word	0xfff3ffff

080020ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e01e      	b.n	80020fc <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2239      	movs	r2, #57	; 0x39
 80020c2:	5c9b      	ldrb	r3, [r3, r2]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d107      	bne.n	80020da <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2238      	movs	r2, #56	; 0x38
 80020ce:	2100      	movs	r1, #0
 80020d0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7fe fc9b 	bl	8000a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2239      	movs	r2, #57	; 0x39
 80020de:	2102      	movs	r1, #2
 80020e0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	3304      	adds	r3, #4
 80020ea:	0019      	movs	r1, r3
 80020ec:	0010      	movs	r0, r2
 80020ee:	f000 fa1b 	bl	8002528 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2239      	movs	r2, #57	; 0x39
 80020f6:	2101      	movs	r1, #1
 80020f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	0018      	movs	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	b002      	add	sp, #8
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2101      	movs	r1, #1
 8002118:	430a      	orrs	r2, r1
 800211a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	2207      	movs	r2, #7
 8002124:	4013      	ands	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2b06      	cmp	r3, #6
 800212c:	d007      	beq.n	800213e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2101      	movs	r1, #1
 800213a:	430a      	orrs	r2, r1
 800213c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	0018      	movs	r0, r3
 8002142:	46bd      	mov	sp, r7
 8002144:	b004      	add	sp, #16
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2101      	movs	r1, #1
 800215c:	438a      	bics	r2, r1
 800215e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	4a08      	ldr	r2, [pc, #32]	; (8002188 <HAL_TIM_Base_Stop_IT+0x40>)
 8002168:	4013      	ands	r3, r2
 800216a:	d107      	bne.n	800217c <HAL_TIM_Base_Stop_IT+0x34>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2101      	movs	r1, #1
 8002178:	438a      	bics	r2, r1
 800217a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	0018      	movs	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	b002      	add	sp, #8
 8002184:	bd80      	pop	{r7, pc}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	00001111 	.word	0x00001111

0800218c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2202      	movs	r2, #2
 800219c:	4013      	ands	r3, r2
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d124      	bne.n	80021ec <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2202      	movs	r2, #2
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d11d      	bne.n	80021ec <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2203      	movs	r2, #3
 80021b6:	4252      	negs	r2, r2
 80021b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	2203      	movs	r2, #3
 80021c8:	4013      	ands	r3, r2
 80021ca:	d004      	beq.n	80021d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f000 f992 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 80021d4:	e007      	b.n	80021e6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	0018      	movs	r0, r3
 80021da:	f000 f985 	bl	80024e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f000 f991 	bl	8002508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	2204      	movs	r2, #4
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d125      	bne.n	8002246 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2204      	movs	r2, #4
 8002202:	4013      	ands	r3, r2
 8002204:	2b04      	cmp	r3, #4
 8002206:	d11e      	bne.n	8002246 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2205      	movs	r2, #5
 800220e:	4252      	negs	r2, r2
 8002210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2202      	movs	r2, #2
 8002216:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	699a      	ldr	r2, [r3, #24]
 800221e:	23c0      	movs	r3, #192	; 0xc0
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4013      	ands	r3, r2
 8002224:	d004      	beq.n	8002230 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	0018      	movs	r0, r3
 800222a:	f000 f965 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 800222e:	e007      	b.n	8002240 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	0018      	movs	r0, r3
 8002234:	f000 f958 	bl	80024e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	0018      	movs	r0, r3
 800223c:	f000 f964 	bl	8002508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	2208      	movs	r2, #8
 800224e:	4013      	ands	r3, r2
 8002250:	2b08      	cmp	r3, #8
 8002252:	d124      	bne.n	800229e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	2208      	movs	r2, #8
 800225c:	4013      	ands	r3, r2
 800225e:	2b08      	cmp	r3, #8
 8002260:	d11d      	bne.n	800229e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2209      	movs	r2, #9
 8002268:	4252      	negs	r2, r2
 800226a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2204      	movs	r2, #4
 8002270:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	2203      	movs	r2, #3
 800227a:	4013      	ands	r3, r2
 800227c:	d004      	beq.n	8002288 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	0018      	movs	r0, r3
 8002282:	f000 f939 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 8002286:	e007      	b.n	8002298 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	0018      	movs	r0, r3
 800228c:	f000 f92c 	bl	80024e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	0018      	movs	r0, r3
 8002294:	f000 f938 	bl	8002508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	2210      	movs	r2, #16
 80022a6:	4013      	ands	r3, r2
 80022a8:	2b10      	cmp	r3, #16
 80022aa:	d125      	bne.n	80022f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	2210      	movs	r2, #16
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b10      	cmp	r3, #16
 80022b8:	d11e      	bne.n	80022f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2211      	movs	r2, #17
 80022c0:	4252      	negs	r2, r2
 80022c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2208      	movs	r2, #8
 80022c8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	69da      	ldr	r2, [r3, #28]
 80022d0:	23c0      	movs	r3, #192	; 0xc0
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4013      	ands	r3, r2
 80022d6:	d004      	beq.n	80022e2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 f90c 	bl	80024f8 <HAL_TIM_IC_CaptureCallback>
 80022e0:	e007      	b.n	80022f2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	0018      	movs	r0, r3
 80022e6:	f000 f8ff 	bl	80024e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	0018      	movs	r0, r3
 80022ee:	f000 f90b 	bl	8002508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	2201      	movs	r2, #1
 8002300:	4013      	ands	r3, r2
 8002302:	2b01      	cmp	r3, #1
 8002304:	d10f      	bne.n	8002326 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	2201      	movs	r2, #1
 800230e:	4013      	ands	r3, r2
 8002310:	2b01      	cmp	r3, #1
 8002312:	d108      	bne.n	8002326 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2202      	movs	r2, #2
 800231a:	4252      	negs	r2, r2
 800231c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f000 f8d9 	bl	80024d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	2240      	movs	r2, #64	; 0x40
 800232e:	4013      	ands	r3, r2
 8002330:	2b40      	cmp	r3, #64	; 0x40
 8002332:	d10f      	bne.n	8002354 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2240      	movs	r2, #64	; 0x40
 800233c:	4013      	ands	r3, r2
 800233e:	2b40      	cmp	r3, #64	; 0x40
 8002340:	d108      	bne.n	8002354 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2241      	movs	r2, #65	; 0x41
 8002348:	4252      	negs	r2, r2
 800234a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	0018      	movs	r0, r3
 8002350:	f000 f8e2 	bl	8002518 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002354:	46c0      	nop			; (mov r8, r8)
 8002356:	46bd      	mov	sp, r7
 8002358:	b002      	add	sp, #8
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2238      	movs	r2, #56	; 0x38
 800236a:	5c9b      	ldrb	r3, [r3, r2]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <HAL_TIM_ConfigClockSource+0x18>
 8002370:	2302      	movs	r3, #2
 8002372:	e0ab      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x170>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2238      	movs	r2, #56	; 0x38
 8002378:	2101      	movs	r1, #1
 800237a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2239      	movs	r2, #57	; 0x39
 8002380:	2102      	movs	r1, #2
 8002382:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2277      	movs	r2, #119	; 0x77
 8002390:	4393      	bics	r3, r2
 8002392:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	4a4f      	ldr	r2, [pc, #316]	; (80024d4 <HAL_TIM_ConfigClockSource+0x178>)
 8002398:	4013      	ands	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b40      	cmp	r3, #64	; 0x40
 80023aa:	d100      	bne.n	80023ae <HAL_TIM_ConfigClockSource+0x52>
 80023ac:	e06b      	b.n	8002486 <HAL_TIM_ConfigClockSource+0x12a>
 80023ae:	d80e      	bhi.n	80023ce <HAL_TIM_ConfigClockSource+0x72>
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d100      	bne.n	80023b6 <HAL_TIM_ConfigClockSource+0x5a>
 80023b4:	e077      	b.n	80024a6 <HAL_TIM_ConfigClockSource+0x14a>
 80023b6:	d803      	bhi.n	80023c0 <HAL_TIM_ConfigClockSource+0x64>
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d100      	bne.n	80023be <HAL_TIM_ConfigClockSource+0x62>
 80023bc:	e073      	b.n	80024a6 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80023be:	e07c      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80023c0:	2b20      	cmp	r3, #32
 80023c2:	d100      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x6a>
 80023c4:	e06f      	b.n	80024a6 <HAL_TIM_ConfigClockSource+0x14a>
 80023c6:	2b30      	cmp	r3, #48	; 0x30
 80023c8:	d100      	bne.n	80023cc <HAL_TIM_ConfigClockSource+0x70>
 80023ca:	e06c      	b.n	80024a6 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80023cc:	e075      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80023ce:	2b70      	cmp	r3, #112	; 0x70
 80023d0:	d00e      	beq.n	80023f0 <HAL_TIM_ConfigClockSource+0x94>
 80023d2:	d804      	bhi.n	80023de <HAL_TIM_ConfigClockSource+0x82>
 80023d4:	2b50      	cmp	r3, #80	; 0x50
 80023d6:	d036      	beq.n	8002446 <HAL_TIM_ConfigClockSource+0xea>
 80023d8:	2b60      	cmp	r3, #96	; 0x60
 80023da:	d044      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80023dc:	e06d      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80023de:	2280      	movs	r2, #128	; 0x80
 80023e0:	0152      	lsls	r2, r2, #5
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d068      	beq.n	80024b8 <HAL_TIM_ConfigClockSource+0x15c>
 80023e6:	2280      	movs	r2, #128	; 0x80
 80023e8:	0192      	lsls	r2, r2, #6
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d017      	beq.n	800241e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80023ee:	e064      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	6899      	ldr	r1, [r3, #8]
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f000 f96a 	bl	80026d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2277      	movs	r2, #119	; 0x77
 8002410:	4313      	orrs	r3, r2
 8002412:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	609a      	str	r2, [r3, #8]
      break;
 800241c:	e04d      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6818      	ldr	r0, [r3, #0]
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	6899      	ldr	r1, [r3, #8]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f000 f953 	bl	80026d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2180      	movs	r1, #128	; 0x80
 800243e:	01c9      	lsls	r1, r1, #7
 8002440:	430a      	orrs	r2, r1
 8002442:	609a      	str	r2, [r3, #8]
      break;
 8002444:	e039      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6818      	ldr	r0, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	6859      	ldr	r1, [r3, #4]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	001a      	movs	r2, r3
 8002454:	f000 f8c6 	bl	80025e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2150      	movs	r1, #80	; 0x50
 800245e:	0018      	movs	r0, r3
 8002460:	f000 f920 	bl	80026a4 <TIM_ITRx_SetConfig>
      break;
 8002464:	e029      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6818      	ldr	r0, [r3, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	6859      	ldr	r1, [r3, #4]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	001a      	movs	r2, r3
 8002474:	f000 f8e4 	bl	8002640 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2160      	movs	r1, #96	; 0x60
 800247e:	0018      	movs	r0, r3
 8002480:	f000 f910 	bl	80026a4 <TIM_ITRx_SetConfig>
      break;
 8002484:	e019      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	6859      	ldr	r1, [r3, #4]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	001a      	movs	r2, r3
 8002494:	f000 f8a6 	bl	80025e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2140      	movs	r1, #64	; 0x40
 800249e:	0018      	movs	r0, r3
 80024a0:	f000 f900 	bl	80026a4 <TIM_ITRx_SetConfig>
      break;
 80024a4:	e009      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	0019      	movs	r1, r3
 80024b0:	0010      	movs	r0, r2
 80024b2:	f000 f8f7 	bl	80026a4 <TIM_ITRx_SetConfig>
      break;
 80024b6:	e000      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80024b8:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2239      	movs	r2, #57	; 0x39
 80024be:	2101      	movs	r1, #1
 80024c0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2238      	movs	r2, #56	; 0x38
 80024c6:	2100      	movs	r1, #0
 80024c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	0018      	movs	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b004      	add	sp, #16
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	ffff00ff 	.word	0xffff00ff

080024d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80024e0:	46c0      	nop			; (mov r8, r8)
 80024e2:	46bd      	mov	sp, r7
 80024e4:	b002      	add	sp, #8
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024f0:	46c0      	nop			; (mov r8, r8)
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b002      	add	sp, #8
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002500:	46c0      	nop			; (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b002      	add	sp, #8
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002510:	46c0      	nop			; (mov r8, r8)
 8002512:	46bd      	mov	sp, r7
 8002514:	b002      	add	sp, #8
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002520:	46c0      	nop			; (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	b002      	add	sp, #8
 8002526:	bd80      	pop	{r7, pc}

08002528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	05db      	lsls	r3, r3, #23
 800253e:	429a      	cmp	r2, r3
 8002540:	d00b      	beq.n	800255a <TIM_Base_SetConfig+0x32>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a23      	ldr	r2, [pc, #140]	; (80025d4 <TIM_Base_SetConfig+0xac>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d007      	beq.n	800255a <TIM_Base_SetConfig+0x32>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a22      	ldr	r2, [pc, #136]	; (80025d8 <TIM_Base_SetConfig+0xb0>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d003      	beq.n	800255a <TIM_Base_SetConfig+0x32>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a21      	ldr	r2, [pc, #132]	; (80025dc <TIM_Base_SetConfig+0xb4>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d108      	bne.n	800256c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2270      	movs	r2, #112	; 0x70
 800255e:	4393      	bics	r3, r2
 8002560:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	4313      	orrs	r3, r2
 800256a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	2380      	movs	r3, #128	; 0x80
 8002570:	05db      	lsls	r3, r3, #23
 8002572:	429a      	cmp	r2, r3
 8002574:	d00b      	beq.n	800258e <TIM_Base_SetConfig+0x66>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a16      	ldr	r2, [pc, #88]	; (80025d4 <TIM_Base_SetConfig+0xac>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d007      	beq.n	800258e <TIM_Base_SetConfig+0x66>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a15      	ldr	r2, [pc, #84]	; (80025d8 <TIM_Base_SetConfig+0xb0>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d003      	beq.n	800258e <TIM_Base_SetConfig+0x66>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a14      	ldr	r2, [pc, #80]	; (80025dc <TIM_Base_SetConfig+0xb4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d108      	bne.n	80025a0 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4a13      	ldr	r2, [pc, #76]	; (80025e0 <TIM_Base_SetConfig+0xb8>)
 8002592:	4013      	ands	r3, r2
 8002594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	4313      	orrs	r3, r2
 800259e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2280      	movs	r2, #128	; 0x80
 80025a4:	4393      	bics	r3, r2
 80025a6:	001a      	movs	r2, r3
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	615a      	str	r2, [r3, #20]
}
 80025cc:	46c0      	nop			; (mov r8, r8)
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b004      	add	sp, #16
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40000400 	.word	0x40000400
 80025d8:	40010800 	.word	0x40010800
 80025dc:	40011400 	.word	0x40011400
 80025e0:	fffffcff 	.word	0xfffffcff

080025e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	2201      	movs	r2, #1
 80025fc:	4393      	bics	r3, r2
 80025fe:	001a      	movs	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	22f0      	movs	r2, #240	; 0xf0
 800260e:	4393      	bics	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	220a      	movs	r2, #10
 8002620:	4393      	bics	r3, r2
 8002622:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4313      	orrs	r3, r2
 800262a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	621a      	str	r2, [r3, #32]
}
 8002638:	46c0      	nop			; (mov r8, r8)
 800263a:	46bd      	mov	sp, r7
 800263c:	b006      	add	sp, #24
 800263e:	bd80      	pop	{r7, pc}

08002640 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	2210      	movs	r2, #16
 8002652:	4393      	bics	r3, r2
 8002654:	001a      	movs	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	4a0d      	ldr	r2, [pc, #52]	; (80026a0 <TIM_TI2_ConfigInputStage+0x60>)
 800266a:	4013      	ands	r3, r2
 800266c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	031b      	lsls	r3, r3, #12
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4313      	orrs	r3, r2
 8002676:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	22a0      	movs	r2, #160	; 0xa0
 800267c:	4393      	bics	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	621a      	str	r2, [r3, #32]
}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b006      	add	sp, #24
 800269c:	bd80      	pop	{r7, pc}
 800269e:	46c0      	nop			; (mov r8, r8)
 80026a0:	ffff0fff 	.word	0xffff0fff

080026a4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2270      	movs	r2, #112	; 0x70
 80026b8:	4393      	bics	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	2207      	movs	r2, #7
 80026c4:	4313      	orrs	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	609a      	str	r2, [r3, #8]
}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b004      	add	sp, #16
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
 80026e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	4a09      	ldr	r2, [pc, #36]	; (8002714 <TIM_ETR_SetConfig+0x3c>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	021a      	lsls	r2, r3, #8
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	431a      	orrs	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	4313      	orrs	r3, r2
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	4313      	orrs	r3, r2
 8002704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	609a      	str	r2, [r3, #8]
}
 800270c:	46c0      	nop			; (mov r8, r8)
 800270e:	46bd      	mov	sp, r7
 8002710:	b006      	add	sp, #24
 8002712:	bd80      	pop	{r7, pc}
 8002714:	ffff00ff 	.word	0xffff00ff

08002718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2238      	movs	r2, #56	; 0x38
 8002726:	5c9b      	ldrb	r3, [r3, r2]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d101      	bne.n	8002730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800272c:	2302      	movs	r3, #2
 800272e:	e032      	b.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2238      	movs	r2, #56	; 0x38
 8002734:	2101      	movs	r1, #1
 8002736:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2239      	movs	r2, #57	; 0x39
 800273c:	2102      	movs	r1, #2
 800273e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2270      	movs	r2, #112	; 0x70
 8002754:	4393      	bics	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	4313      	orrs	r3, r2
 8002760:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2280      	movs	r2, #128	; 0x80
 8002766:	4393      	bics	r3, r2
 8002768:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	4313      	orrs	r3, r2
 8002772:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68ba      	ldr	r2, [r7, #8]
 8002782:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2239      	movs	r2, #57	; 0x39
 8002788:	2101      	movs	r1, #1
 800278a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2238      	movs	r2, #56	; 0x38
 8002790:	2100      	movs	r1, #0
 8002792:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	0018      	movs	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	b004      	add	sp, #16
 800279c:	bd80      	pop	{r7, pc}
	...

080027a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e044      	b.n	800283c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d107      	bne.n	80027ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2270      	movs	r2, #112	; 0x70
 80027be:	2100      	movs	r1, #0
 80027c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	0018      	movs	r0, r3
 80027c6:	f7fe f941 	bl	8000a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2224      	movs	r2, #36	; 0x24
 80027ce:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2101      	movs	r1, #1
 80027dc:	438a      	bics	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	0018      	movs	r0, r3
 80027e4:	f000 f830 	bl	8002848 <UART_SetConfig>
 80027e8:	0003      	movs	r3, r0
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e024      	b.n	800283c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	0018      	movs	r0, r3
 80027fe:	f000 fb57 	bl	8002eb0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	490d      	ldr	r1, [pc, #52]	; (8002844 <HAL_UART_Init+0xa4>)
 800280e:	400a      	ands	r2, r1
 8002810:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	212a      	movs	r1, #42	; 0x2a
 800281e:	438a      	bics	r2, r1
 8002820:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2101      	movs	r1, #1
 800282e:	430a      	orrs	r2, r1
 8002830:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	0018      	movs	r0, r3
 8002836:	f000 fbef 	bl	8003018 <UART_CheckIdleState>
 800283a:	0003      	movs	r3, r0
}
 800283c:	0018      	movs	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	b002      	add	sp, #8
 8002842:	bd80      	pop	{r7, pc}
 8002844:	ffffb7ff 	.word	0xffffb7ff

08002848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002848:	b5b0      	push	{r4, r5, r7, lr}
 800284a:	b08e      	sub	sp, #56	; 0x38
 800284c:	af00      	add	r7, sp, #0
 800284e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002850:	231b      	movs	r3, #27
 8002852:	2218      	movs	r2, #24
 8002854:	4694      	mov	ip, r2
 8002856:	44bc      	add	ip, r7
 8002858:	4463      	add	r3, ip
 800285a:	2210      	movs	r2, #16
 800285c:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 800285e:	2300      	movs	r3, #0
 8002860:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 8002862:	2313      	movs	r3, #19
 8002864:	2218      	movs	r2, #24
 8002866:	4694      	mov	ip, r2
 8002868:	44bc      	add	ip, r7
 800286a:	4463      	add	r3, ip
 800286c:	2200      	movs	r2, #0
 800286e:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002870:	2300      	movs	r3, #0
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	431a      	orrs	r2, r3
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	431a      	orrs	r2, r3
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	4313      	orrs	r3, r2
 800288a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4aca      	ldr	r2, [pc, #808]	; (8002bbc <UART_SetConfig+0x374>)
 8002894:	4013      	ands	r3, r2
 8002896:	0019      	movs	r1, r3
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800289e:	430a      	orrs	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4ac5      	ldr	r2, [pc, #788]	; (8002bc0 <UART_SetConfig+0x378>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	0019      	movs	r1, r3
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4abf      	ldr	r2, [pc, #764]	; (8002bc4 <UART_SetConfig+0x37c>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d004      	beq.n	80028d4 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028d0:	4313      	orrs	r3, r2
 80028d2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	4abb      	ldr	r2, [pc, #748]	; (8002bc8 <UART_SetConfig+0x380>)
 80028dc:	4013      	ands	r3, r2
 80028de:	0019      	movs	r1, r3
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028e6:	430a      	orrs	r2, r1
 80028e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4ab7      	ldr	r2, [pc, #732]	; (8002bcc <UART_SetConfig+0x384>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d134      	bne.n	800295e <UART_SetConfig+0x116>
 80028f4:	4bb6      	ldr	r3, [pc, #728]	; (8002bd0 <UART_SetConfig+0x388>)
 80028f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f8:	2203      	movs	r2, #3
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d015      	beq.n	800292c <UART_SetConfig+0xe4>
 8002900:	d304      	bcc.n	800290c <UART_SetConfig+0xc4>
 8002902:	2b02      	cmp	r3, #2
 8002904:	d00a      	beq.n	800291c <UART_SetConfig+0xd4>
 8002906:	2b03      	cmp	r3, #3
 8002908:	d018      	beq.n	800293c <UART_SetConfig+0xf4>
 800290a:	e01f      	b.n	800294c <UART_SetConfig+0x104>
 800290c:	231b      	movs	r3, #27
 800290e:	2218      	movs	r2, #24
 8002910:	4694      	mov	ip, r2
 8002912:	44bc      	add	ip, r7
 8002914:	4463      	add	r3, ip
 8002916:	2201      	movs	r2, #1
 8002918:	701a      	strb	r2, [r3, #0]
 800291a:	e0c5      	b.n	8002aa8 <UART_SetConfig+0x260>
 800291c:	231b      	movs	r3, #27
 800291e:	2218      	movs	r2, #24
 8002920:	4694      	mov	ip, r2
 8002922:	44bc      	add	ip, r7
 8002924:	4463      	add	r3, ip
 8002926:	2202      	movs	r2, #2
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	e0bd      	b.n	8002aa8 <UART_SetConfig+0x260>
 800292c:	231b      	movs	r3, #27
 800292e:	2218      	movs	r2, #24
 8002930:	4694      	mov	ip, r2
 8002932:	44bc      	add	ip, r7
 8002934:	4463      	add	r3, ip
 8002936:	2204      	movs	r2, #4
 8002938:	701a      	strb	r2, [r3, #0]
 800293a:	e0b5      	b.n	8002aa8 <UART_SetConfig+0x260>
 800293c:	231b      	movs	r3, #27
 800293e:	2218      	movs	r2, #24
 8002940:	4694      	mov	ip, r2
 8002942:	44bc      	add	ip, r7
 8002944:	4463      	add	r3, ip
 8002946:	2208      	movs	r2, #8
 8002948:	701a      	strb	r2, [r3, #0]
 800294a:	e0ad      	b.n	8002aa8 <UART_SetConfig+0x260>
 800294c:	231b      	movs	r3, #27
 800294e:	2218      	movs	r2, #24
 8002950:	4694      	mov	ip, r2
 8002952:	44bc      	add	ip, r7
 8002954:	4463      	add	r3, ip
 8002956:	2210      	movs	r2, #16
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	e0a4      	b.n	8002aa8 <UART_SetConfig+0x260>
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a9c      	ldr	r2, [pc, #624]	; (8002bd4 <UART_SetConfig+0x38c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d137      	bne.n	80029d8 <UART_SetConfig+0x190>
 8002968:	4b99      	ldr	r3, [pc, #612]	; (8002bd0 <UART_SetConfig+0x388>)
 800296a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296c:	220c      	movs	r2, #12
 800296e:	4013      	ands	r3, r2
 8002970:	2b04      	cmp	r3, #4
 8002972:	d018      	beq.n	80029a6 <UART_SetConfig+0x15e>
 8002974:	d802      	bhi.n	800297c <UART_SetConfig+0x134>
 8002976:	2b00      	cmp	r3, #0
 8002978:	d005      	beq.n	8002986 <UART_SetConfig+0x13e>
 800297a:	e024      	b.n	80029c6 <UART_SetConfig+0x17e>
 800297c:	2b08      	cmp	r3, #8
 800297e:	d00a      	beq.n	8002996 <UART_SetConfig+0x14e>
 8002980:	2b0c      	cmp	r3, #12
 8002982:	d018      	beq.n	80029b6 <UART_SetConfig+0x16e>
 8002984:	e01f      	b.n	80029c6 <UART_SetConfig+0x17e>
 8002986:	231b      	movs	r3, #27
 8002988:	2218      	movs	r2, #24
 800298a:	4694      	mov	ip, r2
 800298c:	44bc      	add	ip, r7
 800298e:	4463      	add	r3, ip
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
 8002994:	e088      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002996:	231b      	movs	r3, #27
 8002998:	2218      	movs	r2, #24
 800299a:	4694      	mov	ip, r2
 800299c:	44bc      	add	ip, r7
 800299e:	4463      	add	r3, ip
 80029a0:	2202      	movs	r2, #2
 80029a2:	701a      	strb	r2, [r3, #0]
 80029a4:	e080      	b.n	8002aa8 <UART_SetConfig+0x260>
 80029a6:	231b      	movs	r3, #27
 80029a8:	2218      	movs	r2, #24
 80029aa:	4694      	mov	ip, r2
 80029ac:	44bc      	add	ip, r7
 80029ae:	4463      	add	r3, ip
 80029b0:	2204      	movs	r2, #4
 80029b2:	701a      	strb	r2, [r3, #0]
 80029b4:	e078      	b.n	8002aa8 <UART_SetConfig+0x260>
 80029b6:	231b      	movs	r3, #27
 80029b8:	2218      	movs	r2, #24
 80029ba:	4694      	mov	ip, r2
 80029bc:	44bc      	add	ip, r7
 80029be:	4463      	add	r3, ip
 80029c0:	2208      	movs	r2, #8
 80029c2:	701a      	strb	r2, [r3, #0]
 80029c4:	e070      	b.n	8002aa8 <UART_SetConfig+0x260>
 80029c6:	231b      	movs	r3, #27
 80029c8:	2218      	movs	r2, #24
 80029ca:	4694      	mov	ip, r2
 80029cc:	44bc      	add	ip, r7
 80029ce:	4463      	add	r3, ip
 80029d0:	2210      	movs	r2, #16
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	e067      	b.n	8002aa8 <UART_SetConfig+0x260>
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a7e      	ldr	r2, [pc, #504]	; (8002bd8 <UART_SetConfig+0x390>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d107      	bne.n	80029f2 <UART_SetConfig+0x1aa>
 80029e2:	231b      	movs	r3, #27
 80029e4:	2218      	movs	r2, #24
 80029e6:	4694      	mov	ip, r2
 80029e8:	44bc      	add	ip, r7
 80029ea:	4463      	add	r3, ip
 80029ec:	2200      	movs	r2, #0
 80029ee:	701a      	strb	r2, [r3, #0]
 80029f0:	e05a      	b.n	8002aa8 <UART_SetConfig+0x260>
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a79      	ldr	r2, [pc, #484]	; (8002bdc <UART_SetConfig+0x394>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d107      	bne.n	8002a0c <UART_SetConfig+0x1c4>
 80029fc:	231b      	movs	r3, #27
 80029fe:	2218      	movs	r2, #24
 8002a00:	4694      	mov	ip, r2
 8002a02:	44bc      	add	ip, r7
 8002a04:	4463      	add	r3, ip
 8002a06:	2200      	movs	r2, #0
 8002a08:	701a      	strb	r2, [r3, #0]
 8002a0a:	e04d      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6c      	ldr	r2, [pc, #432]	; (8002bc4 <UART_SetConfig+0x37c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d141      	bne.n	8002a9a <UART_SetConfig+0x252>
 8002a16:	4b6e      	ldr	r3, [pc, #440]	; (8002bd0 <UART_SetConfig+0x388>)
 8002a18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a1a:	23c0      	movs	r3, #192	; 0xc0
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2280      	movs	r2, #128	; 0x80
 8002a22:	00d2      	lsls	r2, r2, #3
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d01f      	beq.n	8002a68 <UART_SetConfig+0x220>
 8002a28:	2280      	movs	r2, #128	; 0x80
 8002a2a:	00d2      	lsls	r2, r2, #3
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d802      	bhi.n	8002a36 <UART_SetConfig+0x1ee>
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d009      	beq.n	8002a48 <UART_SetConfig+0x200>
 8002a34:	e028      	b.n	8002a88 <UART_SetConfig+0x240>
 8002a36:	2280      	movs	r2, #128	; 0x80
 8002a38:	0112      	lsls	r2, r2, #4
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00c      	beq.n	8002a58 <UART_SetConfig+0x210>
 8002a3e:	22c0      	movs	r2, #192	; 0xc0
 8002a40:	0112      	lsls	r2, r2, #4
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d018      	beq.n	8002a78 <UART_SetConfig+0x230>
 8002a46:	e01f      	b.n	8002a88 <UART_SetConfig+0x240>
 8002a48:	231b      	movs	r3, #27
 8002a4a:	2218      	movs	r2, #24
 8002a4c:	4694      	mov	ip, r2
 8002a4e:	44bc      	add	ip, r7
 8002a50:	4463      	add	r3, ip
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]
 8002a56:	e027      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002a58:	231b      	movs	r3, #27
 8002a5a:	2218      	movs	r2, #24
 8002a5c:	4694      	mov	ip, r2
 8002a5e:	44bc      	add	ip, r7
 8002a60:	4463      	add	r3, ip
 8002a62:	2202      	movs	r2, #2
 8002a64:	701a      	strb	r2, [r3, #0]
 8002a66:	e01f      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002a68:	231b      	movs	r3, #27
 8002a6a:	2218      	movs	r2, #24
 8002a6c:	4694      	mov	ip, r2
 8002a6e:	44bc      	add	ip, r7
 8002a70:	4463      	add	r3, ip
 8002a72:	2204      	movs	r2, #4
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	e017      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002a78:	231b      	movs	r3, #27
 8002a7a:	2218      	movs	r2, #24
 8002a7c:	4694      	mov	ip, r2
 8002a7e:	44bc      	add	ip, r7
 8002a80:	4463      	add	r3, ip
 8002a82:	2208      	movs	r2, #8
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	e00f      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002a88:	231b      	movs	r3, #27
 8002a8a:	2218      	movs	r2, #24
 8002a8c:	4694      	mov	ip, r2
 8002a8e:	44bc      	add	ip, r7
 8002a90:	4463      	add	r3, ip
 8002a92:	2210      	movs	r2, #16
 8002a94:	701a      	strb	r2, [r3, #0]
 8002a96:	46c0      	nop			; (mov r8, r8)
 8002a98:	e006      	b.n	8002aa8 <UART_SetConfig+0x260>
 8002a9a:	231b      	movs	r3, #27
 8002a9c:	2218      	movs	r2, #24
 8002a9e:	4694      	mov	ip, r2
 8002aa0:	44bc      	add	ip, r7
 8002aa2:	4463      	add	r3, ip
 8002aa4:	2210      	movs	r2, #16
 8002aa6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a45      	ldr	r2, [pc, #276]	; (8002bc4 <UART_SetConfig+0x37c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d000      	beq.n	8002ab4 <UART_SetConfig+0x26c>
 8002ab2:	e09d      	b.n	8002bf0 <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ab4:	231b      	movs	r3, #27
 8002ab6:	2218      	movs	r2, #24
 8002ab8:	4694      	mov	ip, r2
 8002aba:	44bc      	add	ip, r7
 8002abc:	4463      	add	r3, ip
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d00d      	beq.n	8002ae0 <UART_SetConfig+0x298>
 8002ac4:	dc02      	bgt.n	8002acc <UART_SetConfig+0x284>
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d005      	beq.n	8002ad6 <UART_SetConfig+0x28e>
 8002aca:	e01d      	b.n	8002b08 <UART_SetConfig+0x2c0>
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d012      	beq.n	8002af6 <UART_SetConfig+0x2ae>
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d015      	beq.n	8002b00 <UART_SetConfig+0x2b8>
 8002ad4:	e018      	b.n	8002b08 <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002ad6:	f7ff f949 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8002ada:	0003      	movs	r3, r0
 8002adc:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002ade:	e01b      	b.n	8002b18 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ae0:	4b3b      	ldr	r3, [pc, #236]	; (8002bd0 <UART_SetConfig+0x388>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2210      	movs	r2, #16
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d002      	beq.n	8002af0 <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8002aea:	4b3d      	ldr	r3, [pc, #244]	; (8002be0 <UART_SetConfig+0x398>)
 8002aec:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8002aee:	e013      	b.n	8002b18 <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002af0:	4b3c      	ldr	r3, [pc, #240]	; (8002be4 <UART_SetConfig+0x39c>)
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002af4:	e010      	b.n	8002b18 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002af6:	f7ff f8ab 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8002afa:	0003      	movs	r3, r0
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002afe:	e00b      	b.n	8002b18 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002b00:	2380      	movs	r3, #128	; 0x80
 8002b02:	021b      	lsls	r3, r3, #8
 8002b04:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002b06:	e007      	b.n	8002b18 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002b08:	2313      	movs	r3, #19
 8002b0a:	2218      	movs	r2, #24
 8002b0c:	4694      	mov	ip, r2
 8002b0e:	44bc      	add	ip, r7
 8002b10:	4463      	add	r3, ip
 8002b12:	2201      	movs	r2, #1
 8002b14:	701a      	strb	r2, [r3, #0]
        break;
 8002b16:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d100      	bne.n	8002b20 <UART_SetConfig+0x2d8>
 8002b1e:	e1a6      	b.n	8002e6e <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	0013      	movs	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	189b      	adds	r3, r3, r2
 8002b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d305      	bcc.n	8002b3c <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d907      	bls.n	8002b4c <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 8002b3c:	2313      	movs	r3, #19
 8002b3e:	2218      	movs	r2, #24
 8002b40:	4694      	mov	ip, r2
 8002b42:	44bc      	add	ip, r7
 8002b44:	4463      	add	r3, ip
 8002b46:	2201      	movs	r2, #1
 8002b48:	701a      	strb	r2, [r3, #0]
 8002b4a:	e190      	b.n	8002e6e <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	6939      	ldr	r1, [r7, #16]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	000b      	movs	r3, r1
 8002b5a:	0e1b      	lsrs	r3, r3, #24
 8002b5c:	0010      	movs	r0, r2
 8002b5e:	0205      	lsls	r5, r0, #8
 8002b60:	431d      	orrs	r5, r3
 8002b62:	000b      	movs	r3, r1
 8002b64:	021c      	lsls	r4, r3, #8
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	085b      	lsrs	r3, r3, #1
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
 8002b72:	68b8      	ldr	r0, [r7, #8]
 8002b74:	68f9      	ldr	r1, [r7, #12]
 8002b76:	1900      	adds	r0, r0, r4
 8002b78:	4169      	adcs	r1, r5
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	603b      	str	r3, [r7, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f7fd fb4a 	bl	8000220 <__aeabi_uldivmod>
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	000c      	movs	r4, r1
 8002b90:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b94:	4a14      	ldr	r2, [pc, #80]	; (8002be8 <UART_SetConfig+0x3a0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d908      	bls.n	8002bac <UART_SetConfig+0x364>
 8002b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b9c:	4a13      	ldr	r2, [pc, #76]	; (8002bec <UART_SetConfig+0x3a4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d804      	bhi.n	8002bac <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	e160      	b.n	8002e6e <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 8002bac:	2313      	movs	r3, #19
 8002bae:	2218      	movs	r2, #24
 8002bb0:	4694      	mov	ip, r2
 8002bb2:	44bc      	add	ip, r7
 8002bb4:	4463      	add	r3, ip
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	701a      	strb	r2, [r3, #0]
 8002bba:	e158      	b.n	8002e6e <UART_SetConfig+0x626>
 8002bbc:	efff69f3 	.word	0xefff69f3
 8002bc0:	ffffcfff 	.word	0xffffcfff
 8002bc4:	40004800 	.word	0x40004800
 8002bc8:	fffff4ff 	.word	0xfffff4ff
 8002bcc:	40013800 	.word	0x40013800
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40004400 	.word	0x40004400
 8002bd8:	40004c00 	.word	0x40004c00
 8002bdc:	40005000 	.word	0x40005000
 8002be0:	003d0900 	.word	0x003d0900
 8002be4:	00f42400 	.word	0x00f42400
 8002be8:	000002ff 	.word	0x000002ff
 8002bec:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	69da      	ldr	r2, [r3, #28]
 8002bf4:	2380      	movs	r3, #128	; 0x80
 8002bf6:	021b      	lsls	r3, r3, #8
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d000      	beq.n	8002bfe <UART_SetConfig+0x3b6>
 8002bfc:	e0a9      	b.n	8002d52 <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 8002bfe:	231b      	movs	r3, #27
 8002c00:	2218      	movs	r2, #24
 8002c02:	4694      	mov	ip, r2
 8002c04:	44bc      	add	ip, r7
 8002c06:	4463      	add	r3, ip
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d86d      	bhi.n	8002cea <UART_SetConfig+0x4a2>
 8002c0e:	009a      	lsls	r2, r3, #2
 8002c10:	4b9f      	ldr	r3, [pc, #636]	; (8002e90 <UART_SetConfig+0x648>)
 8002c12:	18d3      	adds	r3, r2, r3
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002c18:	f7ff f8a8 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8002c1c:	0003      	movs	r3, r0
 8002c1e:	005a      	lsls	r2, r3, #1
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	085b      	lsrs	r3, r3, #1
 8002c26:	18d2      	adds	r2, r2, r3
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	0010      	movs	r0, r2
 8002c30:	f7fd fa6a 	bl	8000108 <__udivsi3>
 8002c34:	0003      	movs	r3, r0
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c3a:	e05e      	b.n	8002cfa <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c3c:	f7ff f8ac 	bl	8001d98 <HAL_RCC_GetPCLK2Freq>
 8002c40:	0003      	movs	r3, r0
 8002c42:	005a      	lsls	r2, r3, #1
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	085b      	lsrs	r3, r3, #1
 8002c4a:	18d2      	adds	r2, r2, r3
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	0019      	movs	r1, r3
 8002c52:	0010      	movs	r0, r2
 8002c54:	f7fd fa58 	bl	8000108 <__udivsi3>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c5e:	e04c      	b.n	8002cfa <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c60:	4b8c      	ldr	r3, [pc, #560]	; (8002e94 <UART_SetConfig+0x64c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2210      	movs	r2, #16
 8002c66:	4013      	ands	r3, r2
 8002c68:	d00e      	beq.n	8002c88 <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	085b      	lsrs	r3, r3, #1
 8002c70:	4a89      	ldr	r2, [pc, #548]	; (8002e98 <UART_SetConfig+0x650>)
 8002c72:	189a      	adds	r2, r3, r2
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	0019      	movs	r1, r3
 8002c7a:	0010      	movs	r0, r2
 8002c7c:	f7fd fa44 	bl	8000108 <__udivsi3>
 8002c80:	0003      	movs	r3, r0
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8002c86:	e038      	b.n	8002cfa <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	4a83      	ldr	r2, [pc, #524]	; (8002e9c <UART_SetConfig+0x654>)
 8002c90:	189a      	adds	r2, r3, r2
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	0019      	movs	r1, r3
 8002c98:	0010      	movs	r0, r2
 8002c9a:	f7fd fa35 	bl	8000108 <__udivsi3>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ca4:	e029      	b.n	8002cfa <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ca6:	f7fe ffd3 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8002caa:	0003      	movs	r3, r0
 8002cac:	005a      	lsls	r2, r3, #1
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	085b      	lsrs	r3, r3, #1
 8002cb4:	18d2      	adds	r2, r2, r3
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	0019      	movs	r1, r3
 8002cbc:	0010      	movs	r0, r2
 8002cbe:	f7fd fa23 	bl	8000108 <__udivsi3>
 8002cc2:	0003      	movs	r3, r0
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cc8:	e017      	b.n	8002cfa <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	085b      	lsrs	r3, r3, #1
 8002cd0:	2280      	movs	r2, #128	; 0x80
 8002cd2:	0252      	lsls	r2, r2, #9
 8002cd4:	189a      	adds	r2, r3, r2
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	0019      	movs	r1, r3
 8002cdc:	0010      	movs	r0, r2
 8002cde:	f7fd fa13 	bl	8000108 <__udivsi3>
 8002ce2:	0003      	movs	r3, r0
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ce8:	e007      	b.n	8002cfa <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002cea:	2313      	movs	r3, #19
 8002cec:	2218      	movs	r2, #24
 8002cee:	4694      	mov	ip, r2
 8002cf0:	44bc      	add	ip, r7
 8002cf2:	4463      	add	r3, ip
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	701a      	strb	r2, [r3, #0]
        break;
 8002cf8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfc:	2b0f      	cmp	r3, #15
 8002cfe:	d920      	bls.n	8002d42 <UART_SetConfig+0x4fa>
 8002d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d02:	4a67      	ldr	r2, [pc, #412]	; (8002ea0 <UART_SetConfig+0x658>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d81c      	bhi.n	8002d42 <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	200a      	movs	r0, #10
 8002d0e:	2418      	movs	r4, #24
 8002d10:	193b      	adds	r3, r7, r4
 8002d12:	181b      	adds	r3, r3, r0
 8002d14:	210f      	movs	r1, #15
 8002d16:	438a      	bics	r2, r1
 8002d18:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1c:	085b      	lsrs	r3, r3, #1
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2207      	movs	r2, #7
 8002d22:	4013      	ands	r3, r2
 8002d24:	b299      	uxth	r1, r3
 8002d26:	193b      	adds	r3, r7, r4
 8002d28:	181b      	adds	r3, r3, r0
 8002d2a:	193a      	adds	r2, r7, r4
 8002d2c:	1812      	adds	r2, r2, r0
 8002d2e:	8812      	ldrh	r2, [r2, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	193a      	adds	r2, r7, r4
 8002d3a:	1812      	adds	r2, r2, r0
 8002d3c:	8812      	ldrh	r2, [r2, #0]
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	e095      	b.n	8002e6e <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8002d42:	2313      	movs	r3, #19
 8002d44:	2218      	movs	r2, #24
 8002d46:	4694      	mov	ip, r2
 8002d48:	44bc      	add	ip, r7
 8002d4a:	4463      	add	r3, ip
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	701a      	strb	r2, [r3, #0]
 8002d50:	e08d      	b.n	8002e6e <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 8002d52:	231b      	movs	r3, #27
 8002d54:	2218      	movs	r2, #24
 8002d56:	4694      	mov	ip, r2
 8002d58:	44bc      	add	ip, r7
 8002d5a:	4463      	add	r3, ip
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	d86a      	bhi.n	8002e38 <UART_SetConfig+0x5f0>
 8002d62:	009a      	lsls	r2, r3, #2
 8002d64:	4b4f      	ldr	r3, [pc, #316]	; (8002ea4 <UART_SetConfig+0x65c>)
 8002d66:	18d3      	adds	r3, r2, r3
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d6c:	f7fe fffe 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8002d70:	0002      	movs	r2, r0
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	085b      	lsrs	r3, r3, #1
 8002d78:	18d2      	adds	r2, r2, r3
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	0019      	movs	r1, r3
 8002d80:	0010      	movs	r0, r2
 8002d82:	f7fd f9c1 	bl	8000108 <__udivsi3>
 8002d86:	0003      	movs	r3, r0
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d8c:	e05c      	b.n	8002e48 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d8e:	f7ff f803 	bl	8001d98 <HAL_RCC_GetPCLK2Freq>
 8002d92:	0002      	movs	r2, r0
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	085b      	lsrs	r3, r3, #1
 8002d9a:	18d2      	adds	r2, r2, r3
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	0019      	movs	r1, r3
 8002da2:	0010      	movs	r0, r2
 8002da4:	f7fd f9b0 	bl	8000108 <__udivsi3>
 8002da8:	0003      	movs	r3, r0
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dae:	e04b      	b.n	8002e48 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002db0:	4b38      	ldr	r3, [pc, #224]	; (8002e94 <UART_SetConfig+0x64c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2210      	movs	r2, #16
 8002db6:	4013      	ands	r3, r2
 8002db8:	d00e      	beq.n	8002dd8 <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	4a39      	ldr	r2, [pc, #228]	; (8002ea8 <UART_SetConfig+0x660>)
 8002dc2:	189a      	adds	r2, r3, r2
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	0019      	movs	r1, r3
 8002dca:	0010      	movs	r0, r2
 8002dcc:	f7fd f99c 	bl	8000108 <__udivsi3>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8002dd6:	e037      	b.n	8002e48 <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	085b      	lsrs	r3, r3, #1
 8002dde:	4a33      	ldr	r2, [pc, #204]	; (8002eac <UART_SetConfig+0x664>)
 8002de0:	189a      	adds	r2, r3, r2
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	0019      	movs	r1, r3
 8002de8:	0010      	movs	r0, r2
 8002dea:	f7fd f98d 	bl	8000108 <__udivsi3>
 8002dee:	0003      	movs	r3, r0
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002df4:	e028      	b.n	8002e48 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002df6:	f7fe ff2b 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8002dfa:	0002      	movs	r2, r0
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	18d2      	adds	r2, r2, r3
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	0019      	movs	r1, r3
 8002e0a:	0010      	movs	r0, r2
 8002e0c:	f7fd f97c 	bl	8000108 <__udivsi3>
 8002e10:	0003      	movs	r3, r0
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e16:	e017      	b.n	8002e48 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	085b      	lsrs	r3, r3, #1
 8002e1e:	2280      	movs	r2, #128	; 0x80
 8002e20:	0212      	lsls	r2, r2, #8
 8002e22:	189a      	adds	r2, r3, r2
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	0019      	movs	r1, r3
 8002e2a:	0010      	movs	r0, r2
 8002e2c:	f7fd f96c 	bl	8000108 <__udivsi3>
 8002e30:	0003      	movs	r3, r0
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e36:	e007      	b.n	8002e48 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002e38:	2313      	movs	r3, #19
 8002e3a:	2218      	movs	r2, #24
 8002e3c:	4694      	mov	ip, r2
 8002e3e:	44bc      	add	ip, r7
 8002e40:	4463      	add	r3, ip
 8002e42:	2201      	movs	r2, #1
 8002e44:	701a      	strb	r2, [r3, #0]
        break;
 8002e46:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e4a:	2b0f      	cmp	r3, #15
 8002e4c:	d908      	bls.n	8002e60 <UART_SetConfig+0x618>
 8002e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e50:	4a13      	ldr	r2, [pc, #76]	; (8002ea0 <UART_SetConfig+0x658>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d804      	bhi.n	8002e60 <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e5c:	60da      	str	r2, [r3, #12]
 8002e5e:	e006      	b.n	8002e6e <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8002e60:	2313      	movs	r3, #19
 8002e62:	2218      	movs	r2, #24
 8002e64:	4694      	mov	ip, r2
 8002e66:	44bc      	add	ip, r7
 8002e68:	4463      	add	r3, ip
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	2200      	movs	r2, #0
 8002e72:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	2200      	movs	r2, #0
 8002e78:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002e7a:	2313      	movs	r3, #19
 8002e7c:	2218      	movs	r2, #24
 8002e7e:	4694      	mov	ip, r2
 8002e80:	44bc      	add	ip, r7
 8002e82:	4463      	add	r3, ip
 8002e84:	781b      	ldrb	r3, [r3, #0]
}
 8002e86:	0018      	movs	r0, r3
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b00e      	add	sp, #56	; 0x38
 8002e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	080031cc 	.word	0x080031cc
 8002e94:	40021000 	.word	0x40021000
 8002e98:	007a1200 	.word	0x007a1200
 8002e9c:	01e84800 	.word	0x01e84800
 8002ea0:	0000ffff 	.word	0x0000ffff
 8002ea4:	080031f0 	.word	0x080031f0
 8002ea8:	003d0900 	.word	0x003d0900
 8002eac:	00f42400 	.word	0x00f42400

08002eb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d00b      	beq.n	8002eda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	4a4a      	ldr	r2, [pc, #296]	; (8002ff4 <UART_AdvFeatureConfig+0x144>)
 8002eca:	4013      	ands	r3, r2
 8002ecc:	0019      	movs	r1, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	2202      	movs	r2, #2
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d00b      	beq.n	8002efc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4a43      	ldr	r2, [pc, #268]	; (8002ff8 <UART_AdvFeatureConfig+0x148>)
 8002eec:	4013      	ands	r3, r2
 8002eee:	0019      	movs	r1, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f00:	2204      	movs	r2, #4
 8002f02:	4013      	ands	r3, r2
 8002f04:	d00b      	beq.n	8002f1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	4a3b      	ldr	r2, [pc, #236]	; (8002ffc <UART_AdvFeatureConfig+0x14c>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	0019      	movs	r1, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f22:	2208      	movs	r2, #8
 8002f24:	4013      	ands	r3, r2
 8002f26:	d00b      	beq.n	8002f40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	4a34      	ldr	r2, [pc, #208]	; (8003000 <UART_AdvFeatureConfig+0x150>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	0019      	movs	r1, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f44:	2210      	movs	r2, #16
 8002f46:	4013      	ands	r3, r2
 8002f48:	d00b      	beq.n	8002f62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4a2c      	ldr	r2, [pc, #176]	; (8003004 <UART_AdvFeatureConfig+0x154>)
 8002f52:	4013      	ands	r3, r2
 8002f54:	0019      	movs	r1, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	2220      	movs	r2, #32
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d00b      	beq.n	8002f84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	4a25      	ldr	r2, [pc, #148]	; (8003008 <UART_AdvFeatureConfig+0x158>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	0019      	movs	r1, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f88:	2240      	movs	r2, #64	; 0x40
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d01d      	beq.n	8002fca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4a1d      	ldr	r2, [pc, #116]	; (800300c <UART_AdvFeatureConfig+0x15c>)
 8002f96:	4013      	ands	r3, r2
 8002f98:	0019      	movs	r1, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002faa:	2380      	movs	r3, #128	; 0x80
 8002fac:	035b      	lsls	r3, r3, #13
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d10b      	bne.n	8002fca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	4a15      	ldr	r2, [pc, #84]	; (8003010 <UART_AdvFeatureConfig+0x160>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	2280      	movs	r2, #128	; 0x80
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	d00b      	beq.n	8002fec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4a0e      	ldr	r2, [pc, #56]	; (8003014 <UART_AdvFeatureConfig+0x164>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	605a      	str	r2, [r3, #4]
  }
}
 8002fec:	46c0      	nop			; (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b002      	add	sp, #8
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	fffdffff 	.word	0xfffdffff
 8002ff8:	fffeffff 	.word	0xfffeffff
 8002ffc:	fffbffff 	.word	0xfffbffff
 8003000:	ffff7fff 	.word	0xffff7fff
 8003004:	ffffefff 	.word	0xffffefff
 8003008:	ffffdfff 	.word	0xffffdfff
 800300c:	ffefffff 	.word	0xffefffff
 8003010:	ff9fffff 	.word	0xff9fffff
 8003014:	fff7ffff 	.word	0xfff7ffff

08003018 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af02      	add	r7, sp, #8
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003026:	f7fd fe73 	bl	8000d10 <HAL_GetTick>
 800302a:	0003      	movs	r3, r0
 800302c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2208      	movs	r2, #8
 8003036:	4013      	ands	r3, r2
 8003038:	2b08      	cmp	r3, #8
 800303a:	d10d      	bne.n	8003058 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	2380      	movs	r3, #128	; 0x80
 8003040:	0399      	lsls	r1, r3, #14
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <UART_CheckIdleState+0x88>)
 8003046:	9300      	str	r3, [sp, #0]
 8003048:	0013      	movs	r3, r2
 800304a:	2200      	movs	r2, #0
 800304c:	f000 f82a 	bl	80030a4 <UART_WaitOnFlagUntilTimeout>
 8003050:	1e03      	subs	r3, r0, #0
 8003052:	d001      	beq.n	8003058 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e01f      	b.n	8003098 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2204      	movs	r2, #4
 8003060:	4013      	ands	r3, r2
 8003062:	2b04      	cmp	r3, #4
 8003064:	d10d      	bne.n	8003082 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	2380      	movs	r3, #128	; 0x80
 800306a:	03d9      	lsls	r1, r3, #15
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <UART_CheckIdleState+0x88>)
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	0013      	movs	r3, r2
 8003074:	2200      	movs	r2, #0
 8003076:	f000 f815 	bl	80030a4 <UART_WaitOnFlagUntilTimeout>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e00a      	b.n	8003098 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2220      	movs	r2, #32
 800308c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2270      	movs	r2, #112	; 0x70
 8003092:	2100      	movs	r1, #0
 8003094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	b004      	add	sp, #16
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	01ffffff 	.word	0x01ffffff

080030a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	603b      	str	r3, [r7, #0]
 80030b0:	1dfb      	adds	r3, r7, #7
 80030b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030b4:	e029      	b.n	800310a <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	3301      	adds	r3, #1
 80030ba:	d026      	beq.n	800310a <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030bc:	f7fd fe28 	bl	8000d10 <HAL_GetTick>
 80030c0:	0002      	movs	r2, r0
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d302      	bcc.n	80030d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d11b      	bne.n	800310a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4915      	ldr	r1, [pc, #84]	; (8003134 <UART_WaitOnFlagUntilTimeout+0x90>)
 80030de:	400a      	ands	r2, r1
 80030e0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2101      	movs	r1, #1
 80030ee:	438a      	bics	r2, r1
 80030f0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2220      	movs	r2, #32
 80030f6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2220      	movs	r2, #32
 80030fc:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2270      	movs	r2, #112	; 0x70
 8003102:	2100      	movs	r1, #0
 8003104:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e00f      	b.n	800312a <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	4013      	ands	r3, r2
 8003114:	68ba      	ldr	r2, [r7, #8]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	425a      	negs	r2, r3
 800311a:	4153      	adcs	r3, r2
 800311c:	b2db      	uxtb	r3, r3
 800311e:	001a      	movs	r2, r3
 8003120:	1dfb      	adds	r3, r7, #7
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d0c6      	beq.n	80030b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	0018      	movs	r0, r3
 800312c:	46bd      	mov	sp, r7
 800312e:	b004      	add	sp, #16
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	fffffe5f 	.word	0xfffffe5f

08003138 <__libc_init_array>:
 8003138:	b570      	push	{r4, r5, r6, lr}
 800313a:	2600      	movs	r6, #0
 800313c:	4d0c      	ldr	r5, [pc, #48]	; (8003170 <__libc_init_array+0x38>)
 800313e:	4c0d      	ldr	r4, [pc, #52]	; (8003174 <__libc_init_array+0x3c>)
 8003140:	1b64      	subs	r4, r4, r5
 8003142:	10a4      	asrs	r4, r4, #2
 8003144:	42a6      	cmp	r6, r4
 8003146:	d109      	bne.n	800315c <__libc_init_array+0x24>
 8003148:	2600      	movs	r6, #0
 800314a:	f000 f821 	bl	8003190 <_init>
 800314e:	4d0a      	ldr	r5, [pc, #40]	; (8003178 <__libc_init_array+0x40>)
 8003150:	4c0a      	ldr	r4, [pc, #40]	; (800317c <__libc_init_array+0x44>)
 8003152:	1b64      	subs	r4, r4, r5
 8003154:	10a4      	asrs	r4, r4, #2
 8003156:	42a6      	cmp	r6, r4
 8003158:	d105      	bne.n	8003166 <__libc_init_array+0x2e>
 800315a:	bd70      	pop	{r4, r5, r6, pc}
 800315c:	00b3      	lsls	r3, r6, #2
 800315e:	58eb      	ldr	r3, [r5, r3]
 8003160:	4798      	blx	r3
 8003162:	3601      	adds	r6, #1
 8003164:	e7ee      	b.n	8003144 <__libc_init_array+0xc>
 8003166:	00b3      	lsls	r3, r6, #2
 8003168:	58eb      	ldr	r3, [r5, r3]
 800316a:	4798      	blx	r3
 800316c:	3601      	adds	r6, #1
 800316e:	e7f2      	b.n	8003156 <__libc_init_array+0x1e>
 8003170:	0800321c 	.word	0x0800321c
 8003174:	0800321c 	.word	0x0800321c
 8003178:	0800321c 	.word	0x0800321c
 800317c:	08003220 	.word	0x08003220

08003180 <memset>:
 8003180:	0003      	movs	r3, r0
 8003182:	1812      	adds	r2, r2, r0
 8003184:	4293      	cmp	r3, r2
 8003186:	d100      	bne.n	800318a <memset+0xa>
 8003188:	4770      	bx	lr
 800318a:	7019      	strb	r1, [r3, #0]
 800318c:	3301      	adds	r3, #1
 800318e:	e7f9      	b.n	8003184 <memset+0x4>

08003190 <_init>:
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	46c0      	nop			; (mov r8, r8)
 8003194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003196:	bc08      	pop	{r3}
 8003198:	469e      	mov	lr, r3
 800319a:	4770      	bx	lr

0800319c <_fini>:
 800319c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319e:	46c0      	nop			; (mov r8, r8)
 80031a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031a2:	bc08      	pop	{r3}
 80031a4:	469e      	mov	lr, r3
 80031a6:	4770      	bx	lr
