/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:5480.1-6689.10" *)
module a25_dcache(i_clk, i_request, i_exclusive, i_write_data, i_write_enable, i_address, i_address_nxt, i_byte_enable, i_cache_enable, i_cache_flush, i_fetch_stall, i_exec_stall, i_wb_cached_rdata, i_wb_cached_ready, o_read_data, o_stall, o_wb_cached_req);
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  wire [3:0] _000_;
  (* src = "../vtr/verilog/arm_core.v:5994.1-5998.12" *)
  wire [3:0] _001_;
  (* src = "../vtr/verilog/arm_core.v:6000.1-6004.12" *)
  wire [127:0] _002_;
  (* src = "../vtr/verilog/arm_core.v:6057.1-6059.73" *)
  wire [7:0] _003_;
  (* src = "../vtr/verilog/arm_core.v:6036.1-6054.39" *)
  wire _004_;
  (* src = "../vtr/verilog/arm_core.v:6036.1-6054.39" *)
  wire [3:0] _005_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  wire [8:0] _006_;
  (* src = "../vtr/verilog/arm_core.v:5990.1-5992.35" *)
  wire [31:0] _007_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  wire [3:0] _008_;
  (* src = "../vtr/verilog/arm_core.v:6025.1-6026.58" *)
  wire _009_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  wire [3:0] _010_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  wire [3:0] _011_;
  (* src = "../vtr/verilog/arm_core.v:6371.5-6377.59" *)
  wire [3:0] _012_;
  (* src = "../vtr/verilog/arm_core.v:6012.1-6016.72" *)
  wire [31:0] _013_;
  (* src = "../vtr/verilog/arm_core.v:5981.1-5983.45" *)
  wire [127:0] _014_;
  (* src = "../vtr/verilog/arm_core.v:5745.29-5745.49" *)
  wire [3:0] _015_;
  (* src = "../vtr/verilog/arm_core.v:5760.29-5760.50" *)
  wire [3:0] _016_;
  (* src = "../vtr/verilog/arm_core.v:5774.29-5774.50" *)
  wire [127:0] _017_;
  (* src = "../vtr/verilog/arm_core.v:5804.29-5804.49" *)
  wire _018_;
  (* src = "../vtr/verilog/arm_core.v:5805.29-5805.51" *)
  wire [3:0] _019_;
  (* src = "../vtr/verilog/arm_core.v:5748.29-5748.46" *)
  wire [8:0] _020_;
  (* src = "../vtr/verilog/arm_core.v:5787.29-5787.49" *)
  wire [31:0] _021_;
  (* src = "../vtr/verilog/arm_core.v:5766.29-5766.46" *)
  wire [3:0] _022_;
  (* src = "../vtr/verilog/arm_core.v:5798.29-5798.45" *)
  wire _023_;
  (* src = "../vtr/verilog/arm_core.v:5762.29-5762.46" *)
  wire [3:0] _024_;
  (* src = "../vtr/verilog/arm_core.v:5747.29-5747.47" *)
  wire [3:0] _025_;
  (* src = "../vtr/verilog/arm_core.v:5764.29-5764.48" *)
  wire [3:0] _026_;
  (* src = "../vtr/verilog/arm_core.v:5810.29-5810.47" *)
  wire [31:0] _027_;
  (* src = "../vtr/verilog/arm_core.v:5800.29-5800.52" *)
  wire [127:0] _028_;
  (* src = "../vtr/verilog/arm_core.v:5870.36-5870.53" *)
  wire [8:0] _029_;
  (* src = "../vtr/verilog/arm_core.v:6016.42-6016.64" *)
  wire [1:0] _030_;
  (* src = "../vtr/verilog/arm_core.v:5834.23-5834.67" *)
  wire _031_;
  (* src = "../vtr/verilog/arm_core.v:5835.23-5835.67" *)
  wire _032_;
  (* src = "../vtr/verilog/arm_core.v:5836.23-5836.67" *)
  wire _033_;
  (* src = "../vtr/verilog/arm_core.v:5846.70-5846.88" *)
  wire _034_;
  (* src = "../vtr/verilog/arm_core.v:6006.28-6006.65" *)
  wire _035_;
  (* src = "../vtr/verilog/arm_core.v:6008.28-6008.51" *)
  wire _036_;
  (* src = "../vtr/verilog/arm_core.v:6018.27-6018.45" *)
  wire _037_;
  (* src = "../vtr/verilog/arm_core.v:6019.27-6019.50" *)
  wire _038_;
  (* src = "../vtr/verilog/arm_core.v:6034.28-6034.51" *)
  wire _039_;
  (* src = "../vtr/verilog/arm_core.v:6053.15-6053.42" *)
  wire _040_;
  (* src = "../vtr/verilog/arm_core.v:6081.40-6081.58" *)
  wire _041_;
  (* src = "../vtr/verilog/arm_core.v:6088.27-6088.49" *)
  wire _042_;
  (* src = "../vtr/verilog/arm_core.v:6089.27-6089.49" *)
  wire _043_;
  (* src = "../vtr/verilog/arm_core.v:6090.27-6090.49" *)
  wire _044_;
  (* src = "../vtr/verilog/arm_core.v:6096.27-6096.49" *)
  wire _045_;
  (* src = "../vtr/verilog/arm_core.v:6097.27-6097.49" *)
  wire _046_;
  (* src = "../vtr/verilog/arm_core.v:6098.27-6098.49" *)
  wire _047_;
  (* src = "../vtr/verilog/arm_core.v:6101.27-6101.49" *)
  wire _048_;
  (* src = "../vtr/verilog/arm_core.v:6102.27-6102.49" *)
  wire _049_;
  (* src = "../vtr/verilog/arm_core.v:6103.27-6103.49" *)
  wire _050_;
  (* src = "../vtr/verilog/arm_core.v:6108.27-6108.51" *)
  wire _051_;
  (* src = "../vtr/verilog/arm_core.v:6109.27-6109.51" *)
  wire _052_;
  (* src = "../vtr/verilog/arm_core.v:6110.27-6110.51" *)
  wire _053_;
  (* src = "../vtr/verilog/arm_core.v:6111.27-6111.51" *)
  wire _054_;
  (* src = "../vtr/verilog/arm_core.v:6112.27-6112.51" *)
  wire _055_;
  (* src = "../vtr/verilog/arm_core.v:6113.27-6113.51" *)
  wire _056_;
  (* src = "../vtr/verilog/arm_core.v:6120.27-6120.51" *)
  wire _057_;
  (* src = "../vtr/verilog/arm_core.v:6121.27-6121.51" *)
  wire _058_;
  (* src = "../vtr/verilog/arm_core.v:6122.27-6122.51" *)
  wire _059_;
  (* src = "../vtr/verilog/arm_core.v:6123.27-6123.51" *)
  wire _060_;
  (* src = "../vtr/verilog/arm_core.v:6124.27-6124.51" *)
  wire _061_;
  (* src = "../vtr/verilog/arm_core.v:6125.27-6125.51" *)
  wire _062_;
  (* src = "../vtr/verilog/arm_core.v:6165.27-6165.45" *)
  wire _063_;
  (* src = "../vtr/verilog/arm_core.v:6165.49-6165.72" *)
  wire _064_;
  (* src = "../vtr/verilog/arm_core.v:6166.27-6166.58" *)
  wire _065_;
  (* src = "../vtr/verilog/arm_core.v:6166.63-6166.95" *)
  wire _066_;
  (* src = "../vtr/verilog/arm_core.v:6174.27-6174.54" *)
  wire _067_;
  (* src = "../vtr/verilog/arm_core.v:6174.58-6174.83" *)
  wire _068_;
  (* src = "../vtr/verilog/arm_core.v:6174.87-6174.105" *)
  wire _069_;
  (* src = "../vtr/verilog/arm_core.v:6177.28-6177.51" *)
  wire _070_;
  (* src = "../vtr/verilog/arm_core.v:6243.71-6243.89" *)
  wire _071_;
  (* src = "../vtr/verilog/arm_core.v:6247.38-6247.78" *)
  wire _072_;
  (* src = "../vtr/verilog/arm_core.v:6248.38-6248.56" *)
  wire _073_;
  (* src = "../vtr/verilog/arm_core.v:6275.71-6275.89" *)
  wire _074_;
  (* src = "../vtr/verilog/arm_core.v:6279.38-6279.78" *)
  wire _075_;
  (* src = "../vtr/verilog/arm_core.v:6280.38-6280.56" *)
  wire _076_;
  (* src = "../vtr/verilog/arm_core.v:6306.71-6306.89" *)
  wire _077_;
  (* src = "../vtr/verilog/arm_core.v:6310.38-6310.78" *)
  wire _078_;
  (* src = "../vtr/verilog/arm_core.v:6311.38-6311.56" *)
  wire _079_;
  (* src = "../vtr/verilog/arm_core.v:6337.71-6337.89" *)
  wire _080_;
  (* src = "../vtr/verilog/arm_core.v:6341.38-6341.78" *)
  wire _081_;
  (* src = "../vtr/verilog/arm_core.v:6342.38-6342.56" *)
  wire _082_;
  (* src = "../vtr/verilog/arm_core.v:6372.14-6372.32" *)
  wire _083_;
  (* src = "../vtr/verilog/arm_core.v:6509.22-6509.45" *)
  wire _084_;
  (* src = "../vtr/verilog/arm_core.v:6510.4-6510.27" *)
  wire _085_;
  (* src = "../vtr/verilog/arm_core.v:6511.4-6511.27" *)
  wire _086_;
  (* src = "../vtr/verilog/arm_core.v:6512.4-6512.27" *)
  wire _087_;
  (* src = "../vtr/verilog/arm_core.v:6514.11-6514.34" *)
  wire _088_;
  (* src = "../vtr/verilog/arm_core.v:6515.11-6515.34" *)
  wire _089_;
  (* src = "../vtr/verilog/arm_core.v:6516.11-6516.34" *)
  wire _090_;
  (* src = "../vtr/verilog/arm_core.v:6517.11-6517.34" *)
  wire _091_;
  (* src = "../vtr/verilog/arm_core.v:6518.11-6518.34" *)
  wire _092_;
  (* src = "../vtr/verilog/arm_core.v:6519.11-6519.34" *)
  wire _093_;
  (* src = "../vtr/verilog/arm_core.v:5844.26-5844.113" *)
  wire _094_;
  (* src = "../vtr/verilog/arm_core.v:5846.28-5846.88" *)
  wire _095_;
  (* src = "../vtr/verilog/arm_core.v:5901.21-5901.53" *)
  wire _096_;
  (* src = "../vtr/verilog/arm_core.v:6006.28-6007.42" *)
  wire _097_;
  (* src = "../vtr/verilog/arm_core.v:6006.28-6008.51" *)
  wire _098_;
  (* src = "../vtr/verilog/arm_core.v:6006.28-6009.41" *)
  wire _099_;
  (* src = "../vtr/verilog/arm_core.v:6015.15-6015.46" *)
  wire _100_;
  (* src = "../vtr/verilog/arm_core.v:6019.27-6019.71" *)
  wire _101_;
  (* src = "../vtr/verilog/arm_core.v:6019.27-6019.85" *)
  wire _102_;
  (* src = "../vtr/verilog/arm_core.v:6026.18-6026.57" *)
  wire _103_;
  (* src = "../vtr/verilog/arm_core.v:6053.15-6053.59" *)
  wire _104_;
  (* src = "../vtr/verilog/arm_core.v:6081.27-6081.58" *)
  wire _105_;
  (* src = "../vtr/verilog/arm_core.v:6136.27-6136.54" *)
  wire _106_;
  (* src = "../vtr/verilog/arm_core.v:6138.27-6138.56" *)
  wire _107_;
  (* src = "../vtr/verilog/arm_core.v:6146.27-6146.58" *)
  wire _108_;
  (* src = "../vtr/verilog/arm_core.v:6146.27-6146.70" *)
  wire _109_;
  (* src = "../vtr/verilog/arm_core.v:6148.27-6148.58" *)
  wire _110_;
  (* src = "../vtr/verilog/arm_core.v:6148.27-6148.71" *)
  wire _111_;
  (* src = "../vtr/verilog/arm_core.v:6148.27-6148.93" *)
  wire _112_;
  (* src = "../vtr/verilog/arm_core.v:6150.27-6150.52" *)
  wire _113_;
  (* src = "../vtr/verilog/arm_core.v:6150.27-6150.71" *)
  wire _114_;
  (* src = "../vtr/verilog/arm_core.v:6153.27-6153.62" *)
  wire _115_;
  (* src = "../vtr/verilog/arm_core.v:6153.27-6153.74" *)
  wire _116_;
  (* src = "../vtr/verilog/arm_core.v:6160.29-6160.64" *)
  wire _117_;
  (* src = "../vtr/verilog/arm_core.v:6160.29-6160.86" *)
  wire _118_;
  (* src = "../vtr/verilog/arm_core.v:6168.44-6168.76" *)
  wire _119_;
  (* src = "../vtr/verilog/arm_core.v:6168.28-6168.77" *)
  wire _120_;
  (* src = "../vtr/verilog/arm_core.v:6168.83-6168.114" *)
  wire _121_;
  (* src = "../vtr/verilog/arm_core.v:6172.27-6172.52" *)
  wire _122_;
  (* src = "../vtr/verilog/arm_core.v:6172.27-6172.63" *)
  wire _123_;
  (* src = "../vtr/verilog/arm_core.v:6172.27-6172.82" *)
  wire _124_;
  (* src = "../vtr/verilog/arm_core.v:6176.28-6176.49" *)
  wire _125_;
  (* src = "../vtr/verilog/arm_core.v:6177.28-6177.73" *)
  wire _126_;
  (* src = "../vtr/verilog/arm_core.v:6239.38-6239.92" *)
  wire _127_;
  (* src = "../vtr/verilog/arm_core.v:6242.39-6242.74" *)
  wire _128_;
  (* src = "../vtr/verilog/arm_core.v:6243.39-6243.67" *)
  wire _129_;
  (* src = "../vtr/verilog/arm_core.v:6243.39-6243.89" *)
  wire _130_;
  (* src = "../vtr/verilog/arm_core.v:6244.39-6244.77" *)
  wire _131_;
  (* src = "../vtr/verilog/arm_core.v:6246.38-6247.78" *)
  wire _132_;
  (* src = "../vtr/verilog/arm_core.v:6246.38-6248.56" *)
  wire _133_;
  (* src = "../vtr/verilog/arm_core.v:6271.38-6271.92" *)
  wire _134_;
  (* src = "../vtr/verilog/arm_core.v:6274.39-6274.74" *)
  wire _135_;
  (* src = "../vtr/verilog/arm_core.v:6275.39-6275.67" *)
  wire _136_;
  (* src = "../vtr/verilog/arm_core.v:6275.39-6275.89" *)
  wire _137_;
  (* src = "../vtr/verilog/arm_core.v:6276.39-6276.77" *)
  wire _138_;
  (* src = "../vtr/verilog/arm_core.v:6278.38-6279.78" *)
  wire _139_;
  (* src = "../vtr/verilog/arm_core.v:6278.38-6280.56" *)
  wire _140_;
  (* src = "../vtr/verilog/arm_core.v:6302.38-6302.92" *)
  wire _141_;
  (* src = "../vtr/verilog/arm_core.v:6305.39-6305.74" *)
  wire _142_;
  (* src = "../vtr/verilog/arm_core.v:6306.39-6306.67" *)
  wire _143_;
  (* src = "../vtr/verilog/arm_core.v:6306.39-6306.89" *)
  wire _144_;
  (* src = "../vtr/verilog/arm_core.v:6307.39-6307.77" *)
  wire _145_;
  (* src = "../vtr/verilog/arm_core.v:6309.38-6310.78" *)
  wire _146_;
  (* src = "../vtr/verilog/arm_core.v:6309.38-6311.56" *)
  wire _147_;
  (* src = "../vtr/verilog/arm_core.v:6333.38-6333.92" *)
  wire _148_;
  (* src = "../vtr/verilog/arm_core.v:6336.39-6336.74" *)
  wire _149_;
  (* src = "../vtr/verilog/arm_core.v:6337.39-6337.67" *)
  wire _150_;
  (* src = "../vtr/verilog/arm_core.v:6337.39-6337.89" *)
  wire _151_;
  (* src = "../vtr/verilog/arm_core.v:6338.39-6338.77" *)
  wire _152_;
  (* src = "../vtr/verilog/arm_core.v:6340.38-6341.78" *)
  wire _153_;
  (* src = "../vtr/verilog/arm_core.v:6340.38-6342.56" *)
  wire _154_;
  (* src = "../vtr/verilog/arm_core.v:5901.35-5901.53" *)
  wire _155_;
  (* src = "../vtr/verilog/arm_core.v:5960.22-5960.40" *)
  wire _156_;
  (* src = "../vtr/verilog/arm_core.v:6148.62-6148.71" *)
  wire _157_;
  (* src = "../vtr/verilog/arm_core.v:6148.75-6148.93" *)
  wire _158_;
  (* src = "../vtr/verilog/arm_core.v:6150.43-6150.52" *)
  wire _159_;
  (* src = "../vtr/verilog/arm_core.v:6150.56-6150.71" *)
  wire _160_;
  (* src = "../vtr/verilog/arm_core.v:6153.47-6153.62" *)
  wire _161_;
  (* src = "../vtr/verilog/arm_core.v:6160.49-6160.64" *)
  wire _162_;
  (* src = "../vtr/verilog/arm_core.v:6168.42-6168.77" *)
  wire _163_;
  (* src = "../vtr/verilog/arm_core.v:6168.96-6168.114" *)
  wire _164_;
  (* src = "../vtr/verilog/arm_core.v:6172.43-6172.52" *)
  wire _165_;
  (* src = "../vtr/verilog/arm_core.v:6172.56-6172.63" *)
  wire _166_;
  (* src = "../vtr/verilog/arm_core.v:6172.67-6172.82" *)
  wire _167_;
  (* src = "../vtr/verilog/arm_core.v:6176.42-6176.49" *)
  wire _168_;
  (* src = "../vtr/verilog/arm_core.v:6177.55-6177.73" *)
  wire _169_;
  (* src = "../vtr/verilog/arm_core.v:5823.21-5823.50" *)
  wire _170_;
  (* src = "../vtr/verilog/arm_core.v:5823.21-5823.61" *)
  wire _171_;
  (* src = "../vtr/verilog/arm_core.v:5844.44-5844.69" *)
  wire _172_;
  (* src = "../vtr/verilog/arm_core.v:5844.44-5844.89" *)
  wire _173_;
  (* src = "../vtr/verilog/arm_core.v:5844.44-5844.111" *)
  wire _174_;
  (* src = "../vtr/verilog/arm_core.v:5846.29-5846.52" *)
  wire _175_;
  (* src = "../vtr/verilog/arm_core.v:5846.29-5846.65" *)
  wire _176_;
  (* src = "../vtr/verilog/arm_core.v:5846.26-5846.111" *)
  wire _177_;
  (* src = "../vtr/verilog/arm_core.v:5881.15-5881.43" *)
  wire _178_;
  (* src = "../vtr/verilog/arm_core.v:5991.10-5991.38" *)
  wire _179_;
  (* src = "../vtr/verilog/arm_core.v:6001.10-6001.40" *)
  wire _180_;
  (* src = "../vtr/verilog/arm_core.v:6026.19-6026.45" *)
  wire _181_;
  (* src = "../vtr/verilog/arm_core.v:6028.23-6028.49" *)
  wire _182_;
  (* src = "../vtr/verilog/arm_core.v:6165.27-6165.72" *)
  wire _183_;
  (* src = "../vtr/verilog/arm_core.v:6165.27-6166.58" *)
  wire _184_;
  (* src = "../vtr/verilog/arm_core.v:6165.27-6166.95" *)
  wire _185_;
  (* src = "../vtr/verilog/arm_core.v:6168.27-6168.115" *)
  wire _186_;
  (* src = "../vtr/verilog/arm_core.v:6174.27-6174.83" *)
  wire _187_;
  (* src = "../vtr/verilog/arm_core.v:6174.27-6174.105" *)
  wire _188_;
  (* src = "../vtr/verilog/arm_core.v:6174.27-6176.50" *)
  wire _189_;
  (* src = "../vtr/verilog/arm_core.v:6174.27-6177.74" *)
  wire _190_;
  (* src = "../vtr/verilog/arm_core.v:6239.55-6239.90" *)
  wire _191_;
  (* src = "../vtr/verilog/arm_core.v:6242.38-6243.90" *)
  wire _192_;
  (* src = "../vtr/verilog/arm_core.v:6242.38-6244.78" *)
  wire _193_;
  (* src = "../vtr/verilog/arm_core.v:6271.55-6271.90" *)
  wire _194_;
  (* src = "../vtr/verilog/arm_core.v:6274.38-6275.90" *)
  wire _195_;
  (* src = "../vtr/verilog/arm_core.v:6274.38-6276.78" *)
  wire _196_;
  (* src = "../vtr/verilog/arm_core.v:6302.55-6302.90" *)
  wire _197_;
  (* src = "../vtr/verilog/arm_core.v:6305.38-6306.90" *)
  wire _198_;
  (* src = "../vtr/verilog/arm_core.v:6305.38-6307.78" *)
  wire _199_;
  (* src = "../vtr/verilog/arm_core.v:6333.55-6333.90" *)
  wire _200_;
  (* src = "../vtr/verilog/arm_core.v:6336.38-6337.90" *)
  wire _201_;
  (* src = "../vtr/verilog/arm_core.v:6336.38-6338.78" *)
  wire _202_;
  (* src = "../vtr/verilog/arm_core.v:5868.22-5868.46" *)
  wire _203_;
  (* src = "../vtr/verilog/arm_core.v:6160.68-6160.86" *)
  wire _204_;
  (* src = "../vtr/verilog/arm_core.v:5883.30-5883.60" *)
  wire [3:0] _205_;
  wire [3:0] _206_;
  wire _207_;
  wire [7:0] _208_;
  wire _209_;
  wire [3:0] _210_;
  wire _211_;
  wire [3:0] _212_;
  wire _213_;
  wire [3:0] _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire [31:0] _220_;
  wire _221_;
  wire [31:0] _222_;
  wire _223_;
  wire [127:0] _224_;
  wire _225_;
  wire [3:0] _226_;
  wire _227_;
  wire [31:0] _228_;
  wire _229_;
  wire [127:0] _230_;
  wire _231_;
  wire [3:0] _232_;
  wire _233_;
  wire [3:0] _234_;
  wire _235_;
  wire [3:0] _236_;
  wire _237_;
  wire [3:0] _238_;
  wire _239_;
  wire [3:0] _240_;
  wire _241_;
  wire [3:0] _242_;
  wire _243_;
  wire _244_;
  wire [3:0] _245_;
  wire _246_;
  wire [8:0] _247_;
  wire _248_;
  wire [8:0] _249_;
  wire _250_;
  wire [8:0] _251_;
  wire _252_;
  wire [3:0] _253_;
  wire _254_;
  wire _255_;
  wire [3:0] _256_;
  wire _257_;
  wire _258_;
  wire [3:0] _259_;
  wire _260_;
  wire [3:0] _261_;
  wire _262_;
  wire [3:0] _263_;
  wire _264_;
  wire [3:0] _265_;
  wire _266_;
  wire _267_;
  wire [3:0] _268_;
  wire _269_;
  wire _270_;
  wire [3:0] _271_;
  wire _272_;
  wire [3:0] _273_;
  wire _274_;
  wire [3:0] _275_;
  wire _276_;
  wire [3:0] _277_;
  wire _278_;
  wire _279_;
  wire [3:0] _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire [3:0] _286_;
  wire _287_;
  wire _288_;
  wire [3:0] _289_;
  wire _290_;
  wire [3:0] _291_;
  wire _292_;
  wire [3:0] _293_;
  wire _294_;
  wire [3:0] _295_;
  wire _296_;
  wire [3:0] _297_;
  wire _298_;
  wire _299_;
  wire [3:0] _300_;
  wire _301_;
  wire _302_;
  wire [3:0] _303_;
  wire _304_;
  (* src = "../vtr/verilog/arm_core.v:6144.27-6144.40" *)
  wire _305_;
  (* src = "../vtr/verilog/arm_core.v:5825.18-5826.79" *)
  wire [7:0] _306_;
  (* src = "../vtr/verilog/arm_core.v:5832.23-5832.61" *)
  wire [127:0] _307_;
  (* src = "../vtr/verilog/arm_core.v:5834.23-5837.91" *)
  wire [31:0] _308_;
  (* src = "../vtr/verilog/arm_core.v:5835.23-5837.91" *)
  wire [31:0] _309_;
  (* src = "../vtr/verilog/arm_core.v:5836.23-5837.91" *)
  wire [31:0] _310_;
  (* src = "../vtr/verilog/arm_core.v:6062.27-6066.72" *)
  wire [7:0] _311_;
  (* src = "../vtr/verilog/arm_core.v:6063.27-6066.72" *)
  wire [7:0] _312_;
  (* src = "../vtr/verilog/arm_core.v:6064.27-6066.72" *)
  wire [7:0] _313_;
  (* src = "../vtr/verilog/arm_core.v:6065.27-6066.72" *)
  wire [7:0] _314_;
  (* src = "../vtr/verilog/arm_core.v:6069.27-6073.72" *)
  wire [7:0] _315_;
  (* src = "../vtr/verilog/arm_core.v:6070.27-6073.72" *)
  wire [7:0] _316_;
  (* src = "../vtr/verilog/arm_core.v:6071.27-6073.72" *)
  wire [7:0] _317_;
  (* src = "../vtr/verilog/arm_core.v:6072.27-6073.72" *)
  wire [7:0] _318_;
  (* src = "../vtr/verilog/arm_core.v:6076.27-6077.65" *)
  wire [20:0] _319_;
  (* src = "../vtr/verilog/arm_core.v:6081.27-6083.76" *)
  wire [127:0] _320_;
  (* src = "../vtr/verilog/arm_core.v:6082.27-6083.76" *)
  wire [127:0] _321_;
  (* src = "../vtr/verilog/arm_core.v:6088.27-6091.107" *)
  wire [127:0] _322_;
  (* src = "../vtr/verilog/arm_core.v:6089.27-6091.107" *)
  wire [127:0] _323_;
  (* src = "../vtr/verilog/arm_core.v:6090.27-6091.107" *)
  wire [127:0] _324_;
  (* src = "../vtr/verilog/arm_core.v:6096.27-6099.117" *)
  wire [127:0] _325_;
  (* src = "../vtr/verilog/arm_core.v:6097.27-6099.117" *)
  wire [127:0] _326_;
  (* src = "../vtr/verilog/arm_core.v:6098.27-6099.117" *)
  wire [127:0] _327_;
  (* src = "../vtr/verilog/arm_core.v:6101.27-6104.73" *)
  wire [31:0] _328_;
  (* src = "../vtr/verilog/arm_core.v:6102.27-6104.73" *)
  wire [31:0] _329_;
  (* src = "../vtr/verilog/arm_core.v:6103.27-6104.73" *)
  wire [31:0] _330_;
  (* src = "../vtr/verilog/arm_core.v:6108.27-6114.80" *)
  wire [31:0] _331_;
  (* src = "../vtr/verilog/arm_core.v:6109.27-6114.80" *)
  wire [31:0] _332_;
  (* src = "../vtr/verilog/arm_core.v:6110.27-6114.80" *)
  wire [31:0] _333_;
  (* src = "../vtr/verilog/arm_core.v:6111.27-6114.80" *)
  wire [31:0] _334_;
  (* src = "../vtr/verilog/arm_core.v:6112.27-6114.80" *)
  wire [31:0] _335_;
  (* src = "../vtr/verilog/arm_core.v:6113.27-6114.80" *)
  wire [31:0] _336_;
  (* src = "../vtr/verilog/arm_core.v:6120.27-6126.66" *)
  wire [31:0] _337_;
  (* src = "../vtr/verilog/arm_core.v:6121.27-6126.66" *)
  wire [31:0] _338_;
  (* src = "../vtr/verilog/arm_core.v:6122.27-6126.66" *)
  wire [31:0] _339_;
  (* src = "../vtr/verilog/arm_core.v:6123.27-6126.66" *)
  wire [31:0] _340_;
  (* src = "../vtr/verilog/arm_core.v:6124.27-6126.66" *)
  wire [31:0] _341_;
  (* src = "../vtr/verilog/arm_core.v:6125.27-6126.66" *)
  wire [31:0] _342_;
  (* src = "../vtr/verilog/arm_core.v:6129.27-6133.52" *)
  wire _343_;
  (* src = "../vtr/verilog/arm_core.v:6130.27-6133.52" *)
  wire _344_;
  (* src = "../vtr/verilog/arm_core.v:6131.27-6133.52" *)
  wire _345_;
  (* src = "../vtr/verilog/arm_core.v:6132.27-6133.52" *)
  wire _346_;
  (* src = "../vtr/verilog/arm_core.v:6419.27-6423.41" *)
  wire [127:0] _347_;
  (* src = "../vtr/verilog/arm_core.v:6420.27-6423.41" *)
  wire [127:0] _348_;
  (* src = "../vtr/verilog/arm_core.v:6421.27-6423.41" *)
  wire [127:0] _349_;
  (* src = "../vtr/verilog/arm_core.v:6422.27-6423.41" *)
  wire [127:0] _350_;
  (* src = "../vtr/verilog/arm_core.v:6509.22-6521.9" *)
  wire [3:0] _351_;
  (* src = "../vtr/verilog/arm_core.v:6510.4-6521.9" *)
  wire [3:0] _352_;
  (* src = "../vtr/verilog/arm_core.v:6511.4-6521.9" *)
  wire [3:0] _353_;
  (* src = "../vtr/verilog/arm_core.v:6512.4-6521.9" *)
  wire [3:0] _354_;
  (* src = "../vtr/verilog/arm_core.v:6514.11-6520.27" *)
  wire [3:0] _355_;
  (* src = "../vtr/verilog/arm_core.v:6515.11-6520.27" *)
  wire [3:0] _356_;
  (* src = "../vtr/verilog/arm_core.v:6516.11-6520.27" *)
  wire [3:0] _357_;
  (* src = "../vtr/verilog/arm_core.v:6517.11-6520.27" *)
  wire [3:0] _358_;
  (* src = "../vtr/verilog/arm_core.v:6518.11-6520.27" *)
  wire [3:0] _359_;
  (* src = "../vtr/verilog/arm_core.v:6519.11-6520.27" *)
  wire [3:0] _360_;
  (* src = "../vtr/verilog/arm_core.v:5923.38-5923.65" *)
  wire _361_;
  (* src = "../vtr/verilog/arm_core.v:5799.29-5799.36" *)
  wire [7:0] address;
  (* src = "../vtr/verilog/arm_core.v:5745.29-5745.36" *)
  reg [3:0] c_state = 4'h1;
  (* src = "../vtr/verilog/arm_core.v:5792.29-5792.45" *)
  wire cache_busy_stall;
  (* src = "../vtr/verilog/arm_core.v:6092.13-6092.31" *)
  wire [31:0] con_read_data_word;
  (* src = "../vtr/verilog/arm_core.v:6093.13-6093.32" *)
  wire [31:0] con_write_data_word;
  (* src = "../vtr/verilog/arm_core.v:5784.29-5784.46" *)
  wire consecutive_write;
  (* src = "../vtr/verilog/arm_core.v:5775.29-5775.52" *)
  wire [127:0] consecutive_write_wdata;
  (* src = "../vtr/verilog/arm_core.v:5793.29-5793.39" *)
  wire core_stall;
  (* src = "../vtr/verilog/arm_core.v:5777.29-5777.41" *)
  wire [7:0] data_address;
  (* src = "../vtr/verilog/arm_core.v:5759.29-5759.41" *)
  wire [3:0] data_hit_way;
  (* src = "../vtr/verilog/arm_core.v:5760.29-5760.43" *)
  reg [3:0] data_hit_way_r = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:5754.29-5754.44" *)
  wire [127:0] data_rdata_way0;
  (* src = "../vtr/verilog/arm_core.v:5755.29-5755.44" *)
  wire [127:0] data_rdata_way1;
  (* src = "../vtr/verilog/arm_core.v:5756.29-5756.44" *)
  wire [127:0] data_rdata_way2;
  (* src = "../vtr/verilog/arm_core.v:5757.29-5757.44" *)
  wire [127:0] data_rdata_way3;
  (* src = "../vtr/verilog/arm_core.v:5776.29-5776.39" *)
  wire [127:0] data_wdata;
  (* src = "../vtr/verilog/arm_core.v:5774.29-5774.41" *)
  reg [127:0] data_wdata_r = 128'h00000000000000000000000000000000;
  (* src = "../vtr/verilog/arm_core.v:5758.29-5758.45" *)
  wire [3:0] data_wenable_way;
  (* src = "../vtr/verilog/arm_core.v:5806.29-5806.44" *)
  reg [7:0] ex_read_address;
  (* src = "../vtr/verilog/arm_core.v:5808.29-5808.47" *)
  wire ex_read_cache_busy;
  (* src = "../vtr/verilog/arm_core.v:5803.29-5803.40" *)
  wire ex_read_hit;
  (* src = "../vtr/verilog/arm_core.v:5807.29-5807.46" *)
  wire ex_read_hit_clear;
  (* src = "../vtr/verilog/arm_core.v:5804.29-5804.42" *)
  reg ex_read_hit_r = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:5805.29-5805.44" *)
  reg [3:0] ex_read_hit_way = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:5802.29-5802.45" *)
  wire exclusive_access;
  (* src = "../vtr/verilog/arm_core.v:5785.29-5785.39" *)
  wire fill_state;
  (* src = "../vtr/verilog/arm_core.v:5788.29-5788.38" *)
  wire [127:0] hit_rdata;
  (* src = "../vtr/verilog/arm_core.v:5594.37-5594.46" *)
  input [31:0] i_address;
  wire [31:0] i_address;
  (* src = "../vtr/verilog/arm_core.v:5595.37-5595.50" *)
  input [31:0] i_address_nxt;
  wire [31:0] i_address_nxt;
  (* src = "../vtr/verilog/arm_core.v:5596.37-5596.50" *)
  input [3:0] i_byte_enable;
  wire [3:0] i_byte_enable;
  (* src = "../vtr/verilog/arm_core.v:5597.37-5597.51" *)
  input i_cache_enable;
  wire i_cache_enable;
  (* src = "../vtr/verilog/arm_core.v:5598.37-5598.50" *)
  input i_cache_flush;
  wire i_cache_flush;
  (* src = "../vtr/verilog/arm_core.v:5589.37-5589.42" *)
  input i_clk;
  wire i_clk;
  (* src = "../vtr/verilog/arm_core.v:5591.37-5591.48" *)
  input i_exclusive;
  wire i_exclusive;
  (* src = "../vtr/verilog/arm_core.v:5602.37-5602.49" *)
  input i_exec_stall;
  wire i_exec_stall;
  (* src = "../vtr/verilog/arm_core.v:5601.37-5601.50" *)
  input i_fetch_stall;
  wire i_fetch_stall;
  (* src = "../vtr/verilog/arm_core.v:5590.37-5590.46" *)
  input i_request;
  wire i_request;
  (* src = "../vtr/verilog/arm_core.v:5607.37-5607.54" *)
  input [127:0] i_wb_cached_rdata;
  wire [127:0] i_wb_cached_rdata;
  (* src = "../vtr/verilog/arm_core.v:5608.37-5608.54" *)
  input i_wb_cached_ready;
  wire i_wb_cached_ready;
  (* src = "../vtr/verilog/arm_core.v:5592.37-5592.49" *)
  input [31:0] i_write_data;
  wire [31:0] i_write_data;
  (* src = "../vtr/verilog/arm_core.v:5593.37-5593.51" *)
  input i_write_enable;
  wire i_write_enable;
  (* src = "../vtr/verilog/arm_core.v:5780.29-5780.37" *)
  wire idle_hit;
  (* src = "../vtr/verilog/arm_core.v:5748.29-5748.39" *)
  reg [8:0] init_count = 9'h000;
  (* src = "../vtr/verilog/arm_core.v:5787.29-5787.41" *)
  reg [31:0] miss_address = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:5763.29-5763.37" *)
  wire [3:0] next_way;
  (* src = "../vtr/verilog/arm_core.v:5600.37-5600.48" *)
  output [31:0] o_read_data;
  wire [31:0] o_read_data;
  (* src = "../vtr/verilog/arm_core.v:5603.37-5603.44" *)
  output o_stall;
  wire o_stall;
  (* src = "../vtr/verilog/arm_core.v:5606.37-5606.52" *)
  output o_wb_cached_req;
  wire o_wb_cached_req;
  (* src = "../vtr/verilog/arm_core.v:5766.29-5766.39" *)
  reg [3:0] random_num = 4'hf;
  (* src = "../vtr/verilog/arm_core.v:5813.29-5813.41" *)
  wire [127:0] read_data128;
  (* src = "../vtr/verilog/arm_core.v:5781.29-5781.38" *)
  wire read_miss;
  (* src = "../vtr/verilog/arm_core.v:5772.29-5772.44" *)
  wire [127:0] read_miss_wdata;
  (* src = "../vtr/verilog/arm_core.v:5790.29-5790.39" *)
  wire read_stall;
  (* src = "../vtr/verilog/arm_core.v:5797.29-5797.41" *)
  wire request_hold;
  (* src = "../vtr/verilog/arm_core.v:5796.29-5796.42" *)
  wire request_pulse;
  (* src = "../vtr/verilog/arm_core.v:5798.29-5798.38" *)
  reg request_r = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:5762.29-5762.39" *)
  reg [3:0] select_way = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:5747.29-5747.39" *)
  reg [3:0] source_sel = 4'h2;
  (* src = "../vtr/verilog/arm_core.v:5768.29-5768.40" *)
  wire [7:0] tag_address;
  (* src = "../vtr/verilog/arm_core.v:5750.29-5750.43" *)
  wire [20:0] tag_rdata_way0;
  (* src = "../vtr/verilog/arm_core.v:5751.29-5751.43" *)
  wire [20:0] tag_rdata_way1;
  (* src = "../vtr/verilog/arm_core.v:5752.29-5752.43" *)
  wire [20:0] tag_rdata_way2;
  (* src = "../vtr/verilog/arm_core.v:5753.29-5753.43" *)
  wire [20:0] tag_rdata_way3;
  (* src = "../vtr/verilog/arm_core.v:5769.29-5769.38" *)
  wire [20:0] tag_wdata;
  (* src = "../vtr/verilog/arm_core.v:5770.29-5770.40" *)
  wire tag_wenable;
  (* src = "../vtr/verilog/arm_core.v:5761.29-5761.44" *)
  wire [3:0] tag_wenable_way;
  (* src = "../vtr/verilog/arm_core.v:5764.29-5764.41" *)
  reg [3:0] valid_bits_r = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:5810.29-5810.39" *)
  reg [31:0] wb_address = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:5812.29-5812.35" *)
  wire wb_hit;
  (* src = "../vtr/verilog/arm_core.v:5800.29-5800.43" *)
  reg [127:0] wb_rdata_burst = 128'h00000000000000000000000000000000;
  (* src = "../vtr/verilog/arm_core.v:5778.29-5778.44" *)
  wire [31:0] write_data_word;
  (* src = "../vtr/verilog/arm_core.v:5783.29-5783.38" *)
  wire write_hit;
  (* src = "../vtr/verilog/arm_core.v:5773.29-5773.44" *)
  wire [127:0] write_hit_wdata;
  (* src = "../vtr/verilog/arm_core.v:5782.29-5782.39" *)
  wire write_miss;
  (* src = "../vtr/verilog/arm_core.v:5791.29-5791.40" *)
  wire write_stall;
  (* src = "../vtr/verilog/arm_core.v:5794.29-5794.40" *)
  wire write_state;
  assign _029_ = init_count + (* src = "../vtr/verilog/arm_core.v:5870.36-5870.53" *) 1'h1;
  assign _030_ = wb_address[3:2] + (* src = "../vtr/verilog/arm_core.v:6016.42-6016.64" *) 1'h1;
  assign _031_ = ! (* src = "../vtr/verilog/arm_core.v:5834.23-5834.67" *) i_address[3:2];
  assign _032_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:5835.23-5835.67" *) 2'h1;
  assign _033_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:5836.23-5836.67" *) 2'h2;
  assign _034_ = c_state == (* src = "../vtr/verilog/arm_core.v:5846.70-5846.88" *) 4'h1;
  assign _035_ = miss_address[31:4] == (* src = "../vtr/verilog/arm_core.v:6006.28-6006.65" *) i_address[31:4];
  assign _036_ = c_state == (* src = "../vtr/verilog/arm_core.v:6008.28-6008.51" *) 4'h5;
  assign _037_ = c_state == (* src = "../vtr/verilog/arm_core.v:6018.27-6018.45" *) 4'h2;
  assign _038_ = i_address == (* src = "../vtr/verilog/arm_core.v:6019.27-6019.50" *) wb_address;
  assign _039_ = c_state == (* src = "../vtr/verilog/arm_core.v:6034.28-6034.51" *) 4'h8;
  assign _040_ = c_state == (* src = "../vtr/verilog/arm_core.v:6053.15-6053.42" *) 4'h3;
  assign _041_ = c_state == (* src = "../vtr/verilog/arm_core.v:6081.40-6081.58" *) 4'h1;
  assign _042_ = ! (* src = "../vtr/verilog/arm_core.v:6088.27-6088.49" *) i_address[3:2];
  assign _043_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:6089.27-6089.49" *) 2'h1;
  assign _044_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:6090.27-6090.49" *) 2'h2;
  assign _045_ = ! (* src = "../vtr/verilog/arm_core.v:6096.27-6096.49" *) i_address[3:2];
  assign _046_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:6097.27-6097.49" *) 2'h1;
  assign _047_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:6098.27-6098.49" *) 2'h2;
  assign _048_ = ! (* src = "../vtr/verilog/arm_core.v:6101.27-6101.49" *) i_address[3:2];
  assign _049_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:6102.27-6102.49" *) 2'h1;
  assign _050_ = i_address[3:2] == (* src = "../vtr/verilog/arm_core.v:6103.27-6103.49" *) 2'h2;
  assign _051_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6108.27-6108.51" *) 4'h1;
  assign _052_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6109.27-6109.51" *) 4'h2;
  assign _053_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6110.27-6110.51" *) 4'h4;
  assign _054_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6111.27-6111.51" *) 4'h8;
  assign _055_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6112.27-6112.51" *) 4'h3;
  assign _056_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6113.27-6113.51" *) 4'hc;
  assign _057_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6120.27-6120.51" *) 4'h1;
  assign _058_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6121.27-6121.51" *) 4'h2;
  assign _059_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6122.27-6122.51" *) 4'h4;
  assign _060_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6123.27-6123.51" *) 4'h8;
  assign _061_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6124.27-6124.51" *) 4'h3;
  assign _062_ = i_byte_enable == (* src = "../vtr/verilog/arm_core.v:6125.27-6125.51" *) 4'hc;
  assign _063_ = c_state == (* src = "../vtr/verilog/arm_core.v:6165.27-6165.45" *) 4'h1;
  assign _064_ = c_state == (* src = "../vtr/verilog/arm_core.v:6165.49-6165.72" *) 4'h5;
  assign _065_ = c_state == (* src = "../vtr/verilog/arm_core.v:6166.27-6166.58" *) 4'h6;
  assign _066_ = c_state == (* src = "../vtr/verilog/arm_core.v:6166.63-6166.95" *) 4'h7;
  assign _067_ = c_state == (* src = "../vtr/verilog/arm_core.v:6174.27-6174.54" *) 4'h3;
  assign _068_ = c_state == (* src = "../vtr/verilog/arm_core.v:6174.58-6174.83" *) 4'h4;
  assign _069_ = ! (* src = "../vtr/verilog/arm_core.v:6174.87-6174.105" *) c_state;
  assign _070_ = c_state == (* src = "../vtr/verilog/arm_core.v:6177.28-6177.51" *) 4'h5;
  assign _071_ = c_state == (* src = "../vtr/verilog/arm_core.v:6243.71-6243.89" *) 4'h1;
  assign _072_ = tag_rdata_way0[19:0] == (* src = "../vtr/verilog/arm_core.v:6247.38-6247.78" *) i_address[31:12];
  assign _073_ = c_state == (* src = "../vtr/verilog/arm_core.v:6248.38-6248.56" *) 4'h1;
  assign _074_ = c_state == (* src = "../vtr/verilog/arm_core.v:6275.71-6275.89" *) 4'h1;
  assign _075_ = tag_rdata_way1[19:0] == (* src = "../vtr/verilog/arm_core.v:6279.38-6279.78" *) i_address[31:12];
  assign _076_ = c_state == (* src = "../vtr/verilog/arm_core.v:6280.38-6280.56" *) 4'h1;
  assign _077_ = c_state == (* src = "../vtr/verilog/arm_core.v:6306.71-6306.89" *) 4'h1;
  assign _078_ = tag_rdata_way2[19:0] == (* src = "../vtr/verilog/arm_core.v:6310.38-6310.78" *) i_address[31:12];
  assign _079_ = c_state == (* src = "../vtr/verilog/arm_core.v:6311.38-6311.56" *) 4'h1;
  assign _080_ = c_state == (* src = "../vtr/verilog/arm_core.v:6337.71-6337.89" *) 4'h1;
  assign _081_ = tag_rdata_way3[19:0] == (* src = "../vtr/verilog/arm_core.v:6341.38-6341.78" *) i_address[31:12];
  assign _082_ = c_state == (* src = "../vtr/verilog/arm_core.v:6342.38-6342.56" *) 4'h1;
  assign _083_ = c_state == (* src = "../vtr/verilog/arm_core.v:6372.14-6372.32" *) 4'h1;
  assign _084_ = ~ (* src = "../vtr/verilog/arm_core.v:6509.22-6509.45" *) valid_bits_r[0];
  assign _085_ = ~ (* src = "../vtr/verilog/arm_core.v:6510.4-6510.27" *) valid_bits_r[1];
  assign _086_ = ~ (* src = "../vtr/verilog/arm_core.v:6511.4-6511.27" *) valid_bits_r[2];
  assign _087_ = ~ (* src = "../vtr/verilog/arm_core.v:6512.4-6512.27" *) valid_bits_r[3];
  assign _088_ = ! (* src = "../vtr/verilog/arm_core.v:6514.11-6514.34" *) random_num[3:1];
  assign _089_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:6515.11-6515.34" *) 3'h1;
  assign _090_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:6516.11-6516.34" *) 3'h2;
  assign _091_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:6517.11-6517.34" *) 3'h3;
  assign _092_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:6518.11-6518.34" *) 3'h4;
  assign _093_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:6519.11-6519.34" *) 3'h5;
  assign _094_ = request_hold && (* src = "../vtr/verilog/arm_core.v:5844.26-5844.113" *) _174_;
  assign _095_ = _176_ && (* src = "../vtr/verilog/arm_core.v:5846.28-5846.88" *) _034_;
  assign _096_ = write_miss && (* src = "../vtr/verilog/arm_core.v:5901.21-5901.53" *) _155_;
  assign _097_ = _035_ && (* src = "../vtr/verilog/arm_core.v:6006.28-6007.42" *) i_write_enable;
  assign _098_ = _097_ && (* src = "../vtr/verilog/arm_core.v:6006.28-6008.51" *) _036_;
  assign _099_ = _098_ && (* src = "../vtr/verilog/arm_core.v:6006.28-6009.41" *) request_pulse;
  assign _100_ = i_wb_cached_ready && (* src = "../vtr/verilog/arm_core.v:6015.15-6015.46" *) fill_state;
  assign _101_ = _038_ && (* src = "../vtr/verilog/arm_core.v:6019.27-6019.71" *) i_wb_cached_ready;
  assign _102_ = _101_ && (* src = "../vtr/verilog/arm_core.v:6019.27-6019.85" *) fill_state;
  assign _103_ = _181_ && (* src = "../vtr/verilog/arm_core.v:6026.18-6026.57" *) o_stall;
  assign _104_ = _040_ && (* src = "../vtr/verilog/arm_core.v:6053.15-6053.59" *) ex_read_hit_r;
  assign _105_ = write_hit && (* src = "../vtr/verilog/arm_core.v:6081.27-6081.58" *) _041_;
  assign _106_ = i_request && (* src = "../vtr/verilog/arm_core.v:6136.27-6136.54" *) i_cache_enable;
  assign _107_ = i_exclusive && (* src = "../vtr/verilog/arm_core.v:6138.27-6138.56" *) i_cache_enable;
  assign _108_ = request_hold && (* src = "../vtr/verilog/arm_core.v:6146.27-6146.58" *) i_write_enable;
  assign _109_ = _108_ && (* src = "../vtr/verilog/arm_core.v:6146.27-6146.70" *) idle_hit;
  assign _110_ = request_hold && (* src = "../vtr/verilog/arm_core.v:6148.27-6148.58" *) i_write_enable;
  assign _111_ = _110_ && (* src = "../vtr/verilog/arm_core.v:6148.27-6148.71" *) _157_;
  assign _112_ = _111_ && (* src = "../vtr/verilog/arm_core.v:6148.27-6148.93" *) _158_;
  assign _113_ = request_hold && (* src = "../vtr/verilog/arm_core.v:6150.27-6150.52" *) _159_;
  assign _114_ = _113_ && (* src = "../vtr/verilog/arm_core.v:6150.27-6150.71" *) _160_;
  assign _115_ = exclusive_access && (* src = "../vtr/verilog/arm_core.v:6153.27-6153.62" *) _161_;
  assign _116_ = _115_ && (* src = "../vtr/verilog/arm_core.v:6153.27-6153.74" *) idle_hit;
  assign _117_ = exclusive_access && (* src = "../vtr/verilog/arm_core.v:6160.29-6160.64" *) _162_;
  assign _118_ = _117_ && (* src = "../vtr/verilog/arm_core.v:6160.29-6160.86" *) _204_;
  assign _119_ = i_wb_cached_ready && (* src = "../vtr/verilog/arm_core.v:6168.44-6168.76" *) write_state;
  assign _120_ = write_miss && (* src = "../vtr/verilog/arm_core.v:6168.28-6168.77" *) _163_;
  assign _121_ = write_hit && (* src = "../vtr/verilog/arm_core.v:6168.83-6168.114" *) _164_;
  assign _122_ = request_hold && (* src = "../vtr/verilog/arm_core.v:6172.27-6172.52" *) _165_;
  assign _123_ = _122_ && (* src = "../vtr/verilog/arm_core.v:6172.27-6172.63" *) _166_;
  assign _124_ = _123_ && (* src = "../vtr/verilog/arm_core.v:6172.27-6172.82" *) _167_;
  assign _125_ = fill_state && (* src = "../vtr/verilog/arm_core.v:6176.28-6176.49" *) _168_;
  assign _126_ = _070_ && (* src = "../vtr/verilog/arm_core.v:6177.28-6177.73" *) _169_;
  assign _127_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:6239.38-6239.92" *) _191_;
  assign _128_ = source_sel[2] && (* src = "../vtr/verilog/arm_core.v:6242.39-6242.74" *) select_way[0];
  assign _129_ = write_hit && (* src = "../vtr/verilog/arm_core.v:6243.39-6243.67" *) data_hit_way[0];
  assign _130_ = _129_ && (* src = "../vtr/verilog/arm_core.v:6243.39-6243.89" *) _071_;
  assign _131_ = consecutive_write && (* src = "../vtr/verilog/arm_core.v:6244.39-6244.77" *) data_hit_way_r[0];
  assign _132_ = tag_rdata_way0[20] && (* src = "../vtr/verilog/arm_core.v:6246.38-6247.78" *) _072_;
  assign _133_ = _132_ && (* src = "../vtr/verilog/arm_core.v:6246.38-6248.56" *) _073_;
  assign _134_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:6271.38-6271.92" *) _194_;
  assign _135_ = source_sel[2] && (* src = "../vtr/verilog/arm_core.v:6274.39-6274.74" *) select_way[1];
  assign _136_ = write_hit && (* src = "../vtr/verilog/arm_core.v:6275.39-6275.67" *) data_hit_way[1];
  assign _137_ = _136_ && (* src = "../vtr/verilog/arm_core.v:6275.39-6275.89" *) _074_;
  assign _138_ = consecutive_write && (* src = "../vtr/verilog/arm_core.v:6276.39-6276.77" *) data_hit_way_r[1];
  assign _139_ = tag_rdata_way1[20] && (* src = "../vtr/verilog/arm_core.v:6278.38-6279.78" *) _075_;
  assign _140_ = _139_ && (* src = "../vtr/verilog/arm_core.v:6278.38-6280.56" *) _076_;
  assign _141_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:6302.38-6302.92" *) _197_;
  assign _142_ = source_sel[2] && (* src = "../vtr/verilog/arm_core.v:6305.39-6305.74" *) select_way[2];
  assign _143_ = write_hit && (* src = "../vtr/verilog/arm_core.v:6306.39-6306.67" *) data_hit_way[2];
  assign _144_ = _143_ && (* src = "../vtr/verilog/arm_core.v:6306.39-6306.89" *) _077_;
  assign _145_ = consecutive_write && (* src = "../vtr/verilog/arm_core.v:6307.39-6307.77" *) data_hit_way_r[2];
  assign _146_ = tag_rdata_way2[20] && (* src = "../vtr/verilog/arm_core.v:6309.38-6310.78" *) _078_;
  assign _147_ = _146_ && (* src = "../vtr/verilog/arm_core.v:6309.38-6311.56" *) _079_;
  assign _148_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:6333.38-6333.92" *) _200_;
  assign _149_ = source_sel[2] && (* src = "../vtr/verilog/arm_core.v:6336.39-6336.74" *) select_way[3];
  assign _150_ = write_hit && (* src = "../vtr/verilog/arm_core.v:6337.39-6337.67" *) data_hit_way[3];
  assign _151_ = _150_ && (* src = "../vtr/verilog/arm_core.v:6337.39-6337.89" *) _080_;
  assign _152_ = consecutive_write && (* src = "../vtr/verilog/arm_core.v:6338.39-6338.77" *) data_hit_way_r[3];
  assign _153_ = tag_rdata_way3[20] && (* src = "../vtr/verilog/arm_core.v:6340.38-6341.78" *) _081_;
  assign _154_ = _153_ && (* src = "../vtr/verilog/arm_core.v:6340.38-6342.56" *) _082_;
  assign _155_ = ! (* src = "../vtr/verilog/arm_core.v:5901.35-5901.53" *) i_wb_cached_ready;
  assign _156_ = ! (* src = "../vtr/verilog/arm_core.v:5960.22-5960.40" *) consecutive_write;
  assign _157_ = ! (* src = "../vtr/verilog/arm_core.v:6148.62-6148.71" *) idle_hit;
  assign _158_ = ! (* src = "../vtr/verilog/arm_core.v:6148.75-6148.93" *) consecutive_write;
  assign _159_ = ! (* src = "../vtr/verilog/arm_core.v:6150.43-6150.52" *) idle_hit;
  assign _160_ = ! (* src = "../vtr/verilog/arm_core.v:6150.56-6150.71" *) i_write_enable;
  assign _161_ = ! (* src = "../vtr/verilog/arm_core.v:6153.47-6153.62" *) i_write_enable;
  assign _162_ = ! (* src = "../vtr/verilog/arm_core.v:6160.49-6160.64" *) i_write_enable;
  assign _163_ = ! (* src = "../vtr/verilog/arm_core.v:6168.42-6168.77" *) _119_;
  assign _164_ = ! (* src = "../vtr/verilog/arm_core.v:6168.96-6168.114" *) i_wb_cached_ready;
  assign _165_ = ! (* src = "../vtr/verilog/arm_core.v:6172.43-6172.52" *) idle_hit;
  assign _166_ = ! (* src = "../vtr/verilog/arm_core.v:6172.56-6172.63" *) wb_hit;
  assign _167_ = ! (* src = "../vtr/verilog/arm_core.v:6172.67-6172.82" *) i_write_enable;
  assign _168_ = ! (* src = "../vtr/verilog/arm_core.v:6176.42-6176.49" *) wb_hit;
  assign _169_ = ! (* src = "../vtr/verilog/arm_core.v:6177.55-6177.73" *) consecutive_write;
  assign _170_ = i_fetch_stall || (* src = "../vtr/verilog/arm_core.v:5823.21-5823.50" *) i_exec_stall;
  assign _171_ = _170_ || (* src = "../vtr/verilog/arm_core.v:5823.21-5823.61" *) o_stall;
  assign _172_ = read_stall || (* src = "../vtr/verilog/arm_core.v:5844.44-5844.69" *) write_stall;
  assign _173_ = _172_ || (* src = "../vtr/verilog/arm_core.v:5844.44-5844.89" *) cache_busy_stall;
  assign _174_ = _173_ || (* src = "../vtr/verilog/arm_core.v:5844.44-5844.111" *) ex_read_cache_busy;
  assign _175_ = read_miss || (* src = "../vtr/verilog/arm_core.v:5846.29-5846.52" *) write_miss;
  assign _176_ = _175_ || (* src = "../vtr/verilog/arm_core.v:5846.29-5846.65" *) write_hit;
  assign _177_ = _095_ || (* src = "../vtr/verilog/arm_core.v:5846.26-5846.111" *) consecutive_write;
  assign _178_ = ex_read_hit || (* src = "../vtr/verilog/arm_core.v:5881.15-5881.43" *) ex_read_hit_r;
  assign _179_ = o_wb_cached_req || (* src = "../vtr/verilog/arm_core.v:5991.10-5991.38" *) write_hit;
  assign _180_ = write_hit || (* src = "../vtr/verilog/arm_core.v:6001.10-6001.40" *) consecutive_write;
  assign _181_ = request_pulse || (* src = "../vtr/verilog/arm_core.v:6026.19-6026.45" *) request_r;
  assign _182_ = request_pulse || (* src = "../vtr/verilog/arm_core.v:6028.23-6028.49" *) request_r;
  assign _183_ = _063_ || (* src = "../vtr/verilog/arm_core.v:6165.27-6165.72" *) _064_;
  assign _184_ = _183_ || (* src = "../vtr/verilog/arm_core.v:6165.27-6166.58" *) _065_;
  assign _185_ = _184_ || (* src = "../vtr/verilog/arm_core.v:6165.27-6166.95" *) _066_;
  assign _186_ = _120_ || (* src = "../vtr/verilog/arm_core.v:6168.27-6168.115" *) _121_;
  assign _187_ = _067_ || (* src = "../vtr/verilog/arm_core.v:6174.27-6174.83" *) _068_;
  assign _188_ = _187_ || (* src = "../vtr/verilog/arm_core.v:6174.27-6174.105" *) _069_;
  assign _189_ = _188_ || (* src = "../vtr/verilog/arm_core.v:6174.27-6176.50" *) _125_;
  assign _190_ = _189_ || (* src = "../vtr/verilog/arm_core.v:6174.27-6177.74" *) _126_;
  assign _191_ = select_way[0] || (* src = "../vtr/verilog/arm_core.v:6239.55-6239.90" *) source_sel[0];
  assign _192_ = _128_ || (* src = "../vtr/verilog/arm_core.v:6242.38-6243.90" *) _130_;
  assign _193_ = _192_ || (* src = "../vtr/verilog/arm_core.v:6242.38-6244.78" *) _131_;
  assign _194_ = select_way[1] || (* src = "../vtr/verilog/arm_core.v:6271.55-6271.90" *) source_sel[0];
  assign _195_ = _135_ || (* src = "../vtr/verilog/arm_core.v:6274.38-6275.90" *) _137_;
  assign _196_ = _195_ || (* src = "../vtr/verilog/arm_core.v:6274.38-6276.78" *) _138_;
  assign _197_ = select_way[2] || (* src = "../vtr/verilog/arm_core.v:6302.55-6302.90" *) source_sel[0];
  assign _198_ = _142_ || (* src = "../vtr/verilog/arm_core.v:6305.38-6306.90" *) _144_;
  assign _199_ = _198_ || (* src = "../vtr/verilog/arm_core.v:6305.38-6307.78" *) _145_;
  assign _200_ = select_way[3] || (* src = "../vtr/verilog/arm_core.v:6333.55-6333.90" *) source_sel[0];
  assign _201_ = _149_ || (* src = "../vtr/verilog/arm_core.v:6336.38-6337.90" *) _151_;
  assign _202_ = _201_ || (* src = "../vtr/verilog/arm_core.v:6336.38-6338.78" *) _152_;
  assign _203_ = init_count < (* src = "../vtr/verilog/arm_core.v:5868.22-5868.46" *) 32'd256;
  assign _204_ = c_state != (* src = "../vtr/verilog/arm_core.v:6160.68-6160.86" *) 4'h1;
  assign _205_ = data_hit_way | (* src = "../vtr/verilog/arm_core.v:5883.30-5883.60" *) ex_read_hit_way;
  (* src = "../vtr/verilog/arm_core.v:6371.5-6377.59" *)
  always @(posedge i_clk)
    valid_bits_r <= _206_;
  (* src = "../vtr/verilog/arm_core.v:6057.1-6059.73" *)
  always @(posedge i_clk)
    ex_read_address <= _208_;
  (* src = "../vtr/verilog/arm_core.v:6036.1-6054.39" *)
  always @(posedge i_clk)
    ex_read_hit_r <= _218_;
  (* src = "../vtr/verilog/arm_core.v:6036.1-6054.39" *)
  always @(posedge i_clk)
    ex_read_hit_way <= _214_;
  (* src = "../vtr/verilog/arm_core.v:6025.1-6026.58" *)
  always @(posedge i_clk)
    request_r <= _103_;
  (* src = "../vtr/verilog/arm_core.v:6012.1-6016.72" *)
  always @(posedge i_clk)
    wb_address <= _222_;
  (* src = "../vtr/verilog/arm_core.v:6000.1-6004.12" *)
  always @(posedge i_clk)
    data_wdata_r <= _224_;
  (* src = "../vtr/verilog/arm_core.v:5994.1-5998.12" *)
  always @(posedge i_clk)
    data_hit_way_r <= _226_;
  (* src = "../vtr/verilog/arm_core.v:5990.1-5992.35" *)
  always @(posedge i_clk)
    miss_address <= _228_;
  (* src = "../vtr/verilog/arm_core.v:5981.1-5983.45" *)
  always @(posedge i_clk)
    wb_rdata_burst <= _230_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  always @(posedge i_clk)
    c_state <= _303_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  always @(posedge i_clk)
    source_sel <= _271_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  always @(posedge i_clk)
    init_count <= _251_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  always @(posedge i_clk)
    select_way <= _245_;
  (* src = "../vtr/verilog/arm_core.v:5854.1-5975.16" *)
  always @(posedge i_clk)
    random_num <= _236_;
  assign _206_ = _207_ ? (* src = "../vtr/verilog/arm_core.v:6372.14-6372.32|../vtr/verilog/arm_core.v:6372.9-6377.59" *) { tag_rdata_way3[20], tag_rdata_way2[20], tag_rdata_way1[20], tag_rdata_way0[20] } : valid_bits_r;
  assign _208_ = _209_ ? (* src = "../vtr/verilog/arm_core.v:6058.10-6058.21|../vtr/verilog/arm_core.v:6058.5-6059.73" *) i_address[11:4] : ex_read_address;
  assign _210_ = _211_ ? (* src = "../vtr/verilog/arm_core.v:6053.15-6053.59|../vtr/verilog/arm_core.v:6053.10-6054.39" *) select_way : ex_read_hit_way;
  assign _212_ = _213_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:6042.15-6042.26|../vtr/verilog/arm_core.v:6042.10-6054.39" *) { _154_, _147_, _140_, _133_ } : _210_;
  assign _214_ = _215_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:6037.10-6037.27|../vtr/verilog/arm_core.v:6037.5-6054.39" *) 4'h0 : _212_;
  assign _216_ = _217_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:6042.15-6042.26|../vtr/verilog/arm_core.v:6042.10-6054.39" *) 1'h1 : ex_read_hit_r;
  assign _218_ = _219_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:6037.10-6037.27|../vtr/verilog/arm_core.v:6037.5-6054.39" *) 1'h0 : _216_;
  assign _220_ = _221_ ? (* src = "../vtr/verilog/arm_core.v:6015.15-6015.46|../vtr/verilog/arm_core.v:6015.10-6016.72" *) { wb_address[31:4], _030_, 2'h0 } : wb_address;
  assign _222_ = _223_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:6013.10-6013.25|../vtr/verilog/arm_core.v:6013.5-6016.72" *) i_address : _220_;
  assign _224_ = _225_ ? (* src = "../vtr/verilog/arm_core.v:6001.10-6001.40|../vtr/verilog/arm_core.v:6001.5-6004.12" *) _320_ : data_wdata_r;
  assign _226_ = _227_ ? (* src = "../vtr/verilog/arm_core.v:5995.10-5995.19|../vtr/verilog/arm_core.v:5995.5-5998.12" *) { _154_, _147_, _140_, _133_ } : data_hit_way_r;
  assign _228_ = _229_ ? (* src = "../vtr/verilog/arm_core.v:5991.10-5991.38|../vtr/verilog/arm_core.v:5991.5-5992.35" *) i_address : miss_address;
  assign _230_ = _231_ ? (* src = "../vtr/verilog/arm_core.v:5982.10-5982.27|../vtr/verilog/arm_core.v:5982.5-5983.45" *) i_wb_cached_rdata : wb_rdata_burst;
  assign _232_ = _233_ ? (* src = "../vtr/verilog/arm_core.v:5912.22-5912.39|../vtr/verilog/arm_core.v:5912.17-5924.24" *) { random_num[2:0], _361_ } : random_num;
  assign _234_ = _235_ ? (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) _232_ : random_num;
  assign _235_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h2;
  assign _236_ = _237_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5855.10-5855.23|../vtr/verilog/arm_core.v:5855.5-5975.16" *) random_num : _234_;
  assign _238_ = _239_ ? (* src = "../vtr/verilog/arm_core.v:5912.22-5912.39|../vtr/verilog/arm_core.v:5912.17-5924.24" *) _351_ : select_way;
  function [3:0] _572_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _572_ = b[3:0];
      2'b1?:
        _572_ = b[7:4];
      default:
        _572_ = a;
    endcase
  endfunction
  assign _240_ = _572_(select_way, { _242_, _238_ }, { _244_, _241_ });
  assign _241_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h2;
  assign _242_ = _243_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5881.15-5881.43|../vtr/verilog/arm_core.v:5881.10-5905.7" *) _205_ : select_way;
  assign _244_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h1;
  assign _245_ = _246_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5855.10-5855.23|../vtr/verilog/arm_core.v:5855.5-5975.16" *) select_way : _240_;
  assign _247_ = _248_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5868.22-5868.46|../vtr/verilog/arm_core.v:5868.17-5877.24" *) _029_ : init_count;
  assign _249_ = _250_ ? (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) _247_ : init_count;
  assign _250_ = ! (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) c_state;
  assign _251_ = _252_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5855.10-5855.23|../vtr/verilog/arm_core.v:5855.5-5975.16" *) 9'h000 : _249_;
  function [3:0] _581_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _581_ = b[3:0];
      5'b???1?:
        _581_ = b[7:4];
      5'b??1??:
        _581_ = b[11:8];
      5'b?1???:
        _581_ = b[15:12];
      5'b1????:
        _581_ = b[19:16];
      default:
        _581_ = a;
    endcase
  endfunction
  assign _253_ = _581_(source_sel, { _268_, _265_, _256_, 8'h22 }, { _270_, _267_, _258_, _255_, _254_ });
  assign _254_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h8;
  assign _255_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h3;
  assign _256_ = _257_ ? (* src = "../vtr/verilog/arm_core.v:5912.22-5912.39|../vtr/verilog/arm_core.v:5912.17-5924.24" *) 4'h4 : source_sel;
  assign _258_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h2;
  assign _259_ = _260_ ? (* src = "../vtr/verilog/arm_core.v:5901.21-5901.53|../vtr/verilog/arm_core.v:5901.16-5905.7" *) 4'h2 : source_sel;
  assign _261_ = _262_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5892.21-5892.30|../vtr/verilog/arm_core.v:5892.16-5905.7" *) 4'h2 : _259_;
  assign _263_ = _264_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5887.21-5887.30|../vtr/verilog/arm_core.v:5887.16-5905.7" *) 4'h2 : _261_;
  assign _265_ = _266_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5881.15-5881.43|../vtr/verilog/arm_core.v:5881.10-5905.7" *) 4'h8 : _263_;
  assign _267_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h1;
  assign _268_ = _269_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5868.22-5868.46|../vtr/verilog/arm_core.v:5868.17-5877.24" *) 4'h1 : 4'h2;
  assign _270_ = ! (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) c_state;
  assign _271_ = _272_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5855.10-5855.23|../vtr/verilog/arm_core.v:5855.5-5975.16" *) 4'h1 : _253_;
  assign _273_ = _274_ ? (* src = "../vtr/verilog/arm_core.v:5972.22-5972.39|../vtr/verilog/arm_core.v:5972.17-5973.44" *) 4'h1 : c_state;
  function [3:0] _595_;
    input [3:0] a;
    input [35:0] b;
    input [8:0] s;
    (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _595_ = b[3:0];
      9'b???????1?:
        _595_ = b[7:4];
      9'b??????1??:
        _595_ = b[11:8];
      9'b?????1???:
        _595_ = b[15:12];
      9'b????1????:
        _595_ = b[19:16];
      9'b???1?????:
        _595_ = b[23:20];
      9'b??1??????:
        _595_ = b[27:24];
      9'b?1???????:
        _595_ = b[31:28];
      9'b1????????:
        _595_ = b[35:32];
      default:
        _595_ = a;
    endcase
  endfunction
  assign _275_ = _595_(c_state, { _300_, _297_, _286_, 12'h414, _280_, _277_, _273_ }, { _302_, _299_, _288_, _285_, _284_, _283_, _282_, _279_, _276_ });
  assign _276_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h7;
  assign _277_ = _278_ ? (* src = "../vtr/verilog/arm_core.v:5966.22-5966.39|../vtr/verilog/arm_core.v:5966.17-5967.44" *) 4'h1 : c_state;
  assign _279_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h6;
  assign _280_ = _099_ ? (* src = "../vtr/verilog/arm_core.v:5960.22-5960.40|../vtr/verilog/arm_core.v:5960.17-5961.44" *) c_state : 4'h1;
  assign _282_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h5;
  assign _283_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h8;
  assign _284_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h4;
  assign _285_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h3;
  assign _286_ = _287_ ? (* src = "../vtr/verilog/arm_core.v:5912.22-5912.39|../vtr/verilog/arm_core.v:5912.17-5924.24" *) 4'h3 : c_state;
  assign _288_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h2;
  assign _289_ = _290_ ? (* src = "../vtr/verilog/arm_core.v:5901.21-5901.53|../vtr/verilog/arm_core.v:5901.16-5905.7" *) 4'h7 : c_state;
  assign _291_ = _292_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5895.20-5895.37|../vtr/verilog/arm_core.v:5895.15-5899.51" *) 4'h5 : 4'h6;
  assign _293_ = _294_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5892.21-5892.30|../vtr/verilog/arm_core.v:5892.16-5905.7" *) _291_ : _289_;
  assign _295_ = _296_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5887.21-5887.30|../vtr/verilog/arm_core.v:5887.16-5905.7" *) 4'h2 : _293_;
  assign _297_ = _298_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5881.15-5881.43|../vtr/verilog/arm_core.v:5881.10-5905.7" *) 4'h8 : _295_;
  assign _299_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) 4'h1;
  assign _300_ = _301_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5868.22-5868.46|../vtr/verilog/arm_core.v:5868.17-5877.24" *) c_state : 4'h4;
  assign _302_ = ! (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:5866.9-5975.16" *) c_state;
  assign _303_ = _304_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:5855.10-5855.23|../vtr/verilog/arm_core.v:5855.5-5975.16" *) 4'h0 : _275_;
  assign _305_ = | (* src = "../vtr/verilog/arm_core.v:6144.27-6144.40" *) data_hit_way;
  assign _306_ = core_stall ? (* src = "../vtr/verilog/arm_core.v:5825.18-5826.79" *) i_address[11:4] : i_address_nxt[11:4];
  assign _307_ = wb_hit ? (* src = "../vtr/verilog/arm_core.v:5832.23-5832.61" *) i_wb_cached_rdata : hit_rdata;
  assign _308_ = _031_ ? (* src = "../vtr/verilog/arm_core.v:5834.23-5837.91" *) read_data128[31:0] : _309_;
  assign _309_ = _032_ ? (* src = "../vtr/verilog/arm_core.v:5835.23-5837.91" *) read_data128[63:32] : _310_;
  assign _310_ = _033_ ? (* src = "../vtr/verilog/arm_core.v:5836.23-5837.91" *) read_data128[95:64] : read_data128[127:96];
  assign _311_ = source_sel[2] ? (* src = "../vtr/verilog/arm_core.v:6062.27-6066.72" *) miss_address[11:4] : _312_;
  assign _312_ = source_sel[3] ? (* src = "../vtr/verilog/arm_core.v:6063.27-6066.72" *) ex_read_address : _313_;
  assign _313_ = source_sel[0] ? (* src = "../vtr/verilog/arm_core.v:6064.27-6066.72" *) init_count[7:0] : _314_;
  assign _314_ = source_sel[1] ? (* src = "../vtr/verilog/arm_core.v:6065.27-6066.72" *) address : 8'h00;
  assign _315_ = consecutive_write ? (* src = "../vtr/verilog/arm_core.v:6069.27-6073.72" *) miss_address[11:4] : _316_;
  assign _316_ = write_hit ? (* src = "../vtr/verilog/arm_core.v:6070.27-6073.72" *) i_address[11:4] : _317_;
  assign _317_ = source_sel[2] ? (* src = "../vtr/verilog/arm_core.v:6071.27-6073.72" *) miss_address[11:4] : _318_;
  assign _318_ = source_sel[1] ? (* src = "../vtr/verilog/arm_core.v:6072.27-6073.72" *) address : 8'h00;
  assign _319_ = source_sel[2] ? (* src = "../vtr/verilog/arm_core.v:6076.27-6077.65" *) { 1'h1, miss_address[31:12] } : 21'h000000;
  assign _320_ = _105_ ? (* src = "../vtr/verilog/arm_core.v:6081.27-6083.76" *) write_hit_wdata : _321_;
  assign _321_ = consecutive_write ? (* src = "../vtr/verilog/arm_core.v:6082.27-6083.76" *) consecutive_write_wdata : read_miss_wdata;
  assign _322_ = _042_ ? (* src = "../vtr/verilog/arm_core.v:6088.27-6091.107" *) { hit_rdata[127:32], write_data_word } : _323_;
  assign _323_ = _043_ ? (* src = "../vtr/verilog/arm_core.v:6089.27-6091.107" *) { hit_rdata[127:64], write_data_word, hit_rdata[31:0] } : _324_;
  assign _324_ = _044_ ? (* src = "../vtr/verilog/arm_core.v:6090.27-6091.107" *) { hit_rdata[127:96], write_data_word, hit_rdata[63:0] } : { write_data_word, hit_rdata[95:0] };
  assign _325_ = _045_ ? (* src = "../vtr/verilog/arm_core.v:6096.27-6099.117" *) { data_wdata_r[127:32], con_write_data_word } : _326_;
  assign _326_ = _046_ ? (* src = "../vtr/verilog/arm_core.v:6097.27-6099.117" *) { data_wdata_r[127:64], con_write_data_word, data_wdata_r[31:0] } : _327_;
  assign _327_ = _047_ ? (* src = "../vtr/verilog/arm_core.v:6098.27-6099.117" *) { data_wdata_r[127:96], con_write_data_word, data_wdata_r[63:0] } : { con_write_data_word, data_wdata_r[95:0] };
  assign _328_ = _048_ ? (* src = "../vtr/verilog/arm_core.v:6101.27-6104.73" *) data_wdata_r[31:0] : _329_;
  assign _329_ = _049_ ? (* src = "../vtr/verilog/arm_core.v:6102.27-6104.73" *) data_wdata_r[63:32] : _330_;
  assign _330_ = _050_ ? (* src = "../vtr/verilog/arm_core.v:6103.27-6104.73" *) data_wdata_r[95:64] : data_wdata_r[127:96];
  assign _331_ = _051_ ? (* src = "../vtr/verilog/arm_core.v:6108.27-6114.80" *) { con_read_data_word[31:8], i_write_data[7:0] } : _332_;
  assign _332_ = _052_ ? (* src = "../vtr/verilog/arm_core.v:6109.27-6114.80" *) { con_read_data_word[31:16], i_write_data[15:8], con_read_data_word[7:0] } : _333_;
  assign _333_ = _053_ ? (* src = "../vtr/verilog/arm_core.v:6110.27-6114.80" *) { con_read_data_word[31:24], i_write_data[23:16], con_read_data_word[15:0] } : _334_;
  assign _334_ = _054_ ? (* src = "../vtr/verilog/arm_core.v:6111.27-6114.80" *) { i_write_data[31:24], con_read_data_word[23:0] } : _335_;
  assign _335_ = _055_ ? (* src = "../vtr/verilog/arm_core.v:6112.27-6114.80" *) { con_read_data_word[31:16], i_write_data[15:0] } : _336_;
  assign _336_ = _056_ ? (* src = "../vtr/verilog/arm_core.v:6113.27-6114.80" *) { i_write_data[31:16], con_read_data_word[15:0] } : i_write_data;
  assign _337_ = _057_ ? (* src = "../vtr/verilog/arm_core.v:6120.27-6126.66" *) { o_read_data[31:8], i_write_data[7:0] } : _338_;
  assign _338_ = _058_ ? (* src = "../vtr/verilog/arm_core.v:6121.27-6126.66" *) { o_read_data[31:16], i_write_data[15:8], o_read_data[7:0] } : _339_;
  assign _339_ = _059_ ? (* src = "../vtr/verilog/arm_core.v:6122.27-6126.66" *) { o_read_data[31:24], i_write_data[23:16], o_read_data[15:0] } : _340_;
  assign _340_ = _060_ ? (* src = "../vtr/verilog/arm_core.v:6123.27-6126.66" *) { i_write_data[31:24], o_read_data[23:0] } : _341_;
  assign _341_ = _061_ ? (* src = "../vtr/verilog/arm_core.v:6124.27-6126.66" *) { o_read_data[31:16], i_write_data[15:0] } : _342_;
  assign _342_ = _062_ ? (* src = "../vtr/verilog/arm_core.v:6125.27-6126.66" *) { i_write_data[31:16], o_read_data[15:0] } : i_write_data;
  assign _343_ = source_sel[3] ? (* src = "../vtr/verilog/arm_core.v:6129.27-6133.52" *) 1'h1 : _344_;
  assign _344_ = source_sel[2] ? (* src = "../vtr/verilog/arm_core.v:6130.27-6133.52" *) 1'h1 : _345_;
  assign _345_ = source_sel[0] ? (* src = "../vtr/verilog/arm_core.v:6131.27-6133.52" *) 1'h1 : 1'h0;
  assign _347_ = data_hit_way[0] ? (* src = "../vtr/verilog/arm_core.v:6419.27-6423.41" *) data_rdata_way0 : _348_;
  assign _348_ = data_hit_way[1] ? (* src = "../vtr/verilog/arm_core.v:6420.27-6423.41" *) data_rdata_way1 : _349_;
  assign _349_ = data_hit_way[2] ? (* src = "../vtr/verilog/arm_core.v:6421.27-6423.41" *) data_rdata_way2 : _350_;
  assign _350_ = data_hit_way[3] ? (* src = "../vtr/verilog/arm_core.v:6422.27-6423.41" *) data_rdata_way3 : 128'hffffffffffffffffffffffffffffffff;
  assign _351_ = valid_bits_r[0] ? (* src = "../vtr/verilog/arm_core.v:6509.22-6521.9" *) _352_ : 4'h1;
  assign _352_ = valid_bits_r[1] ? (* src = "../vtr/verilog/arm_core.v:6510.4-6521.9" *) _353_ : 4'h2;
  assign _353_ = valid_bits_r[2] ? (* src = "../vtr/verilog/arm_core.v:6511.4-6521.9" *) _354_ : 4'h4;
  assign _354_ = valid_bits_r[3] ? (* src = "../vtr/verilog/arm_core.v:6512.4-6521.9" *) _355_ : 4'h8;
  assign _355_ = _088_ ? (* src = "../vtr/verilog/arm_core.v:6514.11-6520.27" *) 4'h4 : _356_;
  assign _356_ = _089_ ? (* src = "../vtr/verilog/arm_core.v:6515.11-6520.27" *) 4'h4 : _357_;
  assign _357_ = _090_ ? (* src = "../vtr/verilog/arm_core.v:6516.11-6520.27" *) 4'h8 : _358_;
  assign _358_ = _091_ ? (* src = "../vtr/verilog/arm_core.v:6517.11-6520.27" *) 4'h8 : _359_;
  assign _359_ = _092_ ? (* src = "../vtr/verilog/arm_core.v:6518.11-6520.27" *) 4'h1 : _360_;
  assign _360_ = _093_ ? (* src = "../vtr/verilog/arm_core.v:6519.11-6520.27" *) 4'h1 : 4'h2;
  assign _361_ = random_num[3] ^ (* src = "../vtr/verilog/arm_core.v:5923.38-5923.65" *) random_num[2];
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6228.31-6235.14" *)
  single_port_ram_128_8 u_data0 (
    .addr(data_address),
    .clk(i_clk),
    .data(data_wdata),
    .out(data_rdata_way0),
    .we(data_wenable_way[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6261.31-6268.14" *)
  single_port_ram_128_8 u_data1 (
    .addr(data_address),
    .clk(i_clk),
    .data(data_wdata),
    .out(data_rdata_way1),
    .we(data_wenable_way[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6292.31-6299.14" *)
  single_port_ram_128_8 u_data2 (
    .addr(data_address),
    .clk(i_clk),
    .data(data_wdata),
    .out(data_rdata_way2),
    .we(data_wenable_way[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6323.31-6330.14" *)
  single_port_ram_128_8 u_data3 (
    .addr(data_address),
    .clk(i_clk),
    .data(data_wdata),
    .out(data_rdata_way3),
    .we(data_wenable_way[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6204.30-6210.14" *)
  single_port_ram_21_8 u_tag0 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way0),
    .we(tag_wenable_way[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6252.25-6258.10" *)
  single_port_ram_21_8 u_tag1 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way1),
    .we(tag_wenable_way[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6283.24-6289.14" *)
  single_port_ram_21_8 u_tag2 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way2),
    .we(tag_wenable_way[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:6314.24-6320.14" *)
  single_port_ram_21_8 u_tag3 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way3),
    .we(tag_wenable_way[3])
  );
  assign core_stall = _171_;
  assign address = _306_;
  assign read_data128 = _307_;
  assign o_read_data = _308_;
  assign o_stall = _094_;
  assign o_wb_cached_req = _177_;
  assign consecutive_write = _099_;
  assign fill_state = _037_;
  assign wb_hit = _102_;
  assign request_hold = _182_;
  assign ex_read_hit_clear = _039_;
  assign tag_address = _311_;
  assign data_address = _315_;
  assign tag_wdata = _319_;
  assign data_wdata = _320_;
  assign read_miss_wdata = wb_rdata_burst;
  assign write_hit_wdata = _322_;
  assign consecutive_write_wdata = _325_;
  assign con_read_data_word = _328_;
  assign con_write_data_word = _331_;
  assign write_data_word = _337_;
  assign tag_wenable = _343_;
  assign request_pulse = _106_;
  assign exclusive_access = _107_;
  assign idle_hit = _305_;
  assign write_hit = _109_;
  assign write_miss = _112_;
  assign read_miss = _114_;
  assign ex_read_hit = _116_;
  assign ex_read_cache_busy = _118_;
  assign write_state = _185_;
  assign write_stall = _186_;
  assign read_stall = _124_;
  assign cache_busy_stall = _190_;
  assign tag_wenable_way[0] = _127_;
  assign data_wenable_way[0] = _193_;
  assign data_hit_way[0] = _133_;
  assign tag_wenable_way[1] = _134_;
  assign data_wenable_way[1] = _196_;
  assign data_hit_way[1] = _140_;
  assign tag_wenable_way[2] = _141_;
  assign data_wenable_way[2] = _199_;
  assign data_hit_way[2] = _147_;
  assign tag_wenable_way[3] = _148_;
  assign data_wenable_way[3] = _202_;
  assign data_hit_way[3] = _154_;
  assign hit_rdata = _347_;
  assign next_way = _351_;
  assign _027_ = 32'd0;
  assign _019_ = 4'h0;
  assign _018_ = 1'h0;
  assign _028_ = 128'h00000000000000000000000000000000;
  assign _023_ = 1'h0;
  assign _021_ = 32'd0;
  assign _017_ = 128'h00000000000000000000000000000000;
  assign _022_ = 4'hf;
  assign _026_ = 4'h0;
  assign _024_ = 4'h0;
  assign _016_ = 4'h0;
  assign _020_ = 9'h000;
  assign _025_ = 4'h2;
  assign _015_ = 4'h1;
  assign _009_ = _103_;
  assign _207_ = _083_;
  assign _012_ = _206_;
  assign _209_ = ex_read_hit;
  assign _003_ = _208_;
  assign _211_ = _104_;
  assign _213_ = ex_read_hit;
  assign _215_ = ex_read_hit_clear;
  assign _005_ = _214_;
  assign _217_ = ex_read_hit;
  assign _219_ = ex_read_hit_clear;
  assign _004_ = _218_;
  assign _221_ = _100_;
  assign _223_ = o_wb_cached_req;
  assign _013_ = _222_;
  assign _225_ = _180_;
  assign _002_ = _224_;
  assign _227_ = write_hit;
  assign _001_ = _226_;
  assign _229_ = _179_;
  assign _007_ = _228_;
  assign _231_ = i_wb_cached_ready;
  assign _014_ = _230_;
  assign _233_ = i_wb_cached_ready;
  assign _237_ = i_cache_flush;
  assign _008_ = _236_;
  assign _239_ = i_wb_cached_ready;
  assign _243_ = _178_;
  assign _246_ = i_cache_flush;
  assign _010_ = _245_;
  assign _248_ = _203_;
  assign _252_ = i_cache_flush;
  assign _006_ = _251_;
  assign _257_ = i_wb_cached_ready;
  assign _260_ = _096_;
  assign _262_ = write_hit;
  assign _264_ = read_miss;
  assign _266_ = _178_;
  assign _269_ = _203_;
  assign _272_ = i_cache_flush;
  assign _011_ = _271_;
  assign _274_ = i_wb_cached_ready;
  assign _278_ = i_wb_cached_ready;
  assign _281_ = _156_;
  assign _287_ = i_wb_cached_ready;
  assign _290_ = _096_;
  assign _292_ = i_wb_cached_ready;
  assign _294_ = write_hit;
  assign _296_ = read_miss;
  assign _298_ = _178_;
  assign _301_ = _203_;
  assign _304_ = i_cache_flush;
  assign _000_ = _303_;
  assign _346_ = 1'h0;
endmodule
