static void F_1 ( unsigned long V_1 , unsigned long V_2 )\r\n{\r\nF_2 ( V_1 , V_1 + V_2 ) ;\r\n}\r\nstatic void F_3 ( unsigned long V_1 , unsigned long V_2 )\r\n{\r\nunsigned long V_3 = F_4 () ;\r\nunsigned long V_4 = ~ ( V_3 - 1 ) ;\r\nF_5 ( V_5 , V_1 & V_4 ) ;\r\nF_5 ( V_5 , ( V_1 + V_2 - 1 ) & V_4 ) ;\r\nF_6 ( V_1 , V_1 + V_2 ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\n}\r\nstatic void F_8 ( void )\r\n{\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nunsigned long V_6 ;\r\nif ( F_10 () < V_7 )\r\nreturn;\r\nV_6 = F_11 () ;\r\nif ( V_6 & V_8 ) {\r\nV_6 &= ~ V_9 ;\r\nV_6 |= V_10 & V_9 ;\r\nV_6 |= V_11 ;\r\nF_12 ( V_6 ) ;\r\nV_6 = F_13 () ;\r\nV_6 |= V_12 ;\r\nV_6 |= V_13 ;\r\nF_14 ( V_6 ) ;\r\n}\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nunsigned long V_6 ;\r\nif ( F_10 () < V_7 )\r\nreturn;\r\nV_6 = F_11 () ;\r\nV_6 &= ~ V_11 ;\r\nF_12 ( V_6 ) ;\r\nV_6 = F_13 () ;\r\nV_6 &= ~ V_12 ;\r\nV_6 &= ~ V_13 ;\r\nF_14 ( V_6 ) ;\r\n}\r\nstatic bool F_16 ( void )\r\n{\r\nunsigned long V_6 ;\r\nif ( F_10 () < V_7 )\r\nreturn false ;\r\nV_6 = F_11 () ;\r\nif ( ! ( V_6 & V_8 ) )\r\nreturn false ;\r\nreturn ! ! ( V_6 & V_11 ) ;\r\n}\r\nstatic inline int F_17 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_16 = F_18 () ;\r\nunsigned int V_17 ;\r\nswitch ( F_19 () ) {\r\ncase V_18 :\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 :\r\ncase V_25 :\r\ncase V_26 :\r\nif ( V_16 & ( 1 << 12 ) )\r\nreturn 0 ;\r\n}\r\nV_17 = ( V_16 >> 4 ) & 0x0f ;\r\nif ( 0 < V_17 && V_17 <= 7 )\r\nV_15 -> V_27 . V_28 = 2 << V_17 ;\r\nelse\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int T_1 F_20 ( void )\r\n{\r\nstruct V_14 * V_15 = & V_29 ;\r\nunsigned long V_30 = F_21 () ;\r\nunsigned long V_31 , V_32 , V_33 ;\r\nif ( V_30 & V_34 )\r\nreturn 0 ;\r\nV_31 = V_30 & V_35 ;\r\nV_31 >>= V_36 ;\r\nif ( V_31 )\r\nV_15 -> V_27 . V_31 = 64 << V_31 ;\r\nV_32 = V_30 & V_37 ;\r\nV_32 >>= V_38 ;\r\nif ( V_32 )\r\nV_15 -> V_27 . V_28 = 2 << V_32 ;\r\nV_33 = V_30 & V_39 ;\r\nV_33 >>= V_40 ;\r\nV_15 -> V_27 . V_41 = V_33 + 1 ;\r\nV_15 -> V_27 . V_42 = V_15 -> V_27 . V_31 * V_15 -> V_27 . V_28 ;\r\nV_15 -> V_27 . V_43 = F_22 ( V_15 -> V_27 . V_42 ) ;\r\nif ( V_15 -> V_27 . V_28 ) {\r\nV_15 -> V_27 . V_44 &= ~ V_45 ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int T_1 F_23 ( void )\r\n{\r\nstruct V_14 * V_15 = & V_29 ;\r\nunsigned int V_46 , V_16 ;\r\nunsigned int V_17 ;\r\nV_15 -> V_27 . V_44 |= V_45 ;\r\nif ( F_10 () >= V_47 )\r\nreturn F_20 () ;\r\nif ( ! ( V_15 -> V_48 & ( V_49 | V_50 |\r\nV_51 | V_52 |\r\nV_53 | V_54 ) ) )\r\nreturn 0 ;\r\nV_46 = F_24 () ;\r\nif ( ! ( V_46 & V_55 ) )\r\nreturn 0 ;\r\nV_16 = F_18 () ;\r\nif ( ! F_17 ( V_15 ) )\r\nreturn 0 ;\r\nV_17 = ( V_16 >> 8 ) & 0x0f ;\r\nif ( V_17 <= 7 )\r\nV_15 -> V_27 . V_31 = 64 << V_17 ;\r\nelse\r\nreturn 0 ;\r\nV_17 = ( V_16 >> 0 ) & 0x0f ;\r\nif ( V_17 <= 7 )\r\nV_15 -> V_27 . V_41 = V_17 + 1 ;\r\nelse\r\nreturn 0 ;\r\nV_15 -> V_27 . V_42 = V_15 -> V_27 . V_31 * V_15 -> V_27 . V_28 ;\r\nV_15 -> V_27 . V_43 = F_22 ( V_15 -> V_27 . V_42 ) ;\r\nV_15 -> V_27 . V_44 &= ~ V_45 ;\r\nreturn 1 ;\r\n}\r\nint F_25 ( void )\r\n{\r\nint V_56 = F_23 () ;\r\nif ( V_56 ) {\r\nF_7 () ;\r\nF_9 () ;\r\nV_57 = & V_58 ;\r\n}\r\nreturn V_56 ;\r\n}
