Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Thu Mar  9 17:22:28 2023
| Host             : StevenPC running 64-bit major release  (build 9200)
| Command          : report_power -file mips_32_power_routed.rpt -pb mips_32_power_summary_routed.pb -rpx mips_32_power_routed.rpx
| Design           : mips_32
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 26.503       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 26.264       |
| Device Static (W)        | 0.239        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 35.1         |
| Junction Temperature (C) | 74.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    14.035 |     1753 |       --- |             --- |
|   LUT as Logic           |    11.832 |     1212 |     41000 |            2.96 |
|   CARRY4                 |     2.156 |      297 |     10250 |            2.90 |
|   Register               |     0.036 |      100 |     82000 |            0.12 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.004 |       12 |     41000 |            0.03 |
|   LUT as Distributed RAM |     0.002 |        4 |     13400 |            0.03 |
|   Others                 |     0.000 |       22 |       --- |             --- |
| Signals                  |    12.170 |     1497 |       --- |             --- |
| DSPs                     |     0.000 |        1 |       240 |            0.42 |
| I/O                      |     0.058 |       34 |       300 |           11.33 |
| Static Power             |     0.239 |          |           |                 |
| Total                    |    26.503 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    26.375 |      26.210 |      0.165 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.022 |       0.004 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.027 |       0.026 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| mips_32                          |    26.264 |
|   EX_pipe_stage_inst             |    23.270 |
|     ALU_inst                     |    23.270 |
|   ID_pipe_stage_inst             |     0.224 |
|     control_inst                 |     0.179 |
|   IF_pipe_stage_inst             |     0.996 |
|   data_mem                       |     0.003 |
|     ram_reg_0_255_0_0            |     0.003 |
|   mem_wb_mem_to_reg              |     0.003 |
|   pipe_reg_en_if_id_instr        |     0.137 |
|   pipe_reg_en_if_id_pc_plus4     |     0.073 |
|   pipe_reg_ex_mem__mem_write     |     0.004 |
|   pipe_reg_ex_mem_alu_result     |     0.018 |
|   pipe_reg_ex_mem_mem_to_reg     |     0.003 |
|   pipe_reg_id_ex_alu_op          |     0.146 |
|   pipe_reg_id_ex_alu_src         |     0.282 |
|   pipe_reg_id_ex_destination_reg |     0.100 |
|   pipe_reg_id_ex_imm_value       |     0.543 |
|   pipe_reg_id_ex_instr           |     0.372 |
|   pipe_reg_id_ex_mem_to_reg      |     0.005 |
|   pipe_reg_id_ex_mem_write       |     0.004 |
|   write_back_mux                 |     0.002 |
+----------------------------------+-----------+


