===========================================================================
Available Timer events
===========================================================================
Name		Description
---------------------------------------------------------------------------
REALTIME	Real clock time used by the thread in microseconds.
		Based on the CLOCK_REALTIME timer with the SIGEV_THREAD_ID
		extension.  Includes time blocked in the kernel, but may
		not be available on all systems (eg, Blue Gene) and may
		break some syscalls that are sensitive to EINTR.

CPUTIME  	CPU clock time used by the thread in microseconds.  Based
		on the CLOCK_THREAD_CPUTIME_ID timer with the SIGEV_THREAD_ID
		extension.  May not be available on all systems (eg, Blue Gene).

WALLCLOCK 	CPU clock time used by the thread in microseconds.  Same
		as CPUTIME except on Blue Gene, where it is implemented
		by ITIMER_PROF.

Note: do not use multiple timer events in the same run.

===========================================================================
Available memory leak detection events
===========================================================================
Name		Description
---------------------------------------------------------------------------
MEMLEAK		The number of bytes allocated and freed per dynamic context

===========================================================================
Available IO events
===========================================================================
Name		Description
---------------------------------------------------------------------------
IO		The number of bytes read and written per dynamic context

===========================================================================
Available Linux perf events
===========================================================================
Detected PMU models:
	[18, ix86arch, "Intel X86 architectural PMU", 7 events, 1 max encoding, 11 counters, core PMU]
	[51, perf, "perf_events generic PMU", 139 events, 1 max encoding, 0 counters, OS generic PMU]
	[74, ivb, "Intel Ivy Bridge", 79 events, 2 max encoding, 11 counters, core PMU]
	[105, ivb_unc_cbo0, "Intel Ivy Bridge C-box0 uncore", 3 events, 1 max encoding, 3 counters, uncore PMU]
	[106, ivb_unc_cbo1, "Intel Ivy Bridge C-box1 uncore", 2 events, 1 max encoding, 3 counters, uncore PMU]
	[107, ivb_unc_cbo2, "Intel Ivy Bridge C-box2 uncore", 2 events, 1 max encoding, 3 counters, uncore PMU]
	[108, ivb_unc_cbo3, "Intel Ivy Bridge C-box3 uncore", 2 events, 1 max encoding, 3 counters, uncore PMU]
	[110, rapl, "Intel RAPL", 3 events, 1 max encoding, 3 counters, uncore PMU]
	[114, perf_raw, "perf_events raw PMU", 1 events, 1 max encoding, 0 counters, OS generic PMU]
Total events: 17868 available, 238 supported
---------------------------------------------------------------------------
---------------------------------------------------------------------------
ix86arch::UNHALTED_CORE_CYCLES
                count core clock cycles whenever the clock signal on the specific
                core is running (not halted)

ix86arch::UNHALTED_CORE_CYCLES:k
                monitor at priv level 0

ix86arch::UNHALTED_CORE_CYCLES:u
                monitor at priv level 1, 2, 3

ix86arch::UNHALTED_CORE_CYCLES:e
                edge level (may require counter-mask >= 1)

ix86arch::UNHALTED_CORE_CYCLES:i
                invert

ix86arch::UNHALTED_CORE_CYCLES:c
                counter-mask in range [0-255] (*)

ix86arch::UNHALTED_CORE_CYCLES:t
                measure any thread

---------------------------------------------------------------------------
ix86arch::INSTRUCTION_RETIRED
                count the number of instructions at retirement. For instructions
                that consists of multiple micro-ops, this event counts the
                retirement of the last micro-op of the instruction

ix86arch::INSTRUCTION_RETIRED:k
                monitor at priv level 0

ix86arch::INSTRUCTION_RETIRED:u
                monitor at priv level 1, 2, 3

ix86arch::INSTRUCTION_RETIRED:e
                edge level (may require counter-mask >= 1)

ix86arch::INSTRUCTION_RETIRED:i
                invert

ix86arch::INSTRUCTION_RETIRED:c
                counter-mask in range [0-255] (*)

ix86arch::INSTRUCTION_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ix86arch::UNHALTED_REFERENCE_CYCLES
                count reference clock cycles while the clock signal on the
                specific core is running. The reference clock operates at a fixed
                frequency, irrespective of core frequency changes due to
                performance state transitions

ix86arch::UNHALTED_REFERENCE_CYCLES:k
                monitor at priv level 0

ix86arch::UNHALTED_REFERENCE_CYCLES:u
                monitor at priv level 1, 2, 3

ix86arch::UNHALTED_REFERENCE_CYCLES:e
                edge level (may require counter-mask >= 1)

ix86arch::UNHALTED_REFERENCE_CYCLES:i
                invert

ix86arch::UNHALTED_REFERENCE_CYCLES:c
                counter-mask in range [0-255] (*)

ix86arch::UNHALTED_REFERENCE_CYCLES:t
                measure any thread

---------------------------------------------------------------------------
ix86arch::LLC_REFERENCES
                count each request originating from the core to reference a cache
                line in the last level cache. The count may include speculation,
                but excludes cache line fills due to hardware prefetch

ix86arch::LLC_REFERENCES:k
                monitor at priv level 0

ix86arch::LLC_REFERENCES:u
                monitor at priv level 1, 2, 3

ix86arch::LLC_REFERENCES:e
                edge level (may require counter-mask >= 1)

ix86arch::LLC_REFERENCES:i
                invert

ix86arch::LLC_REFERENCES:c
                counter-mask in range [0-255] (*)

ix86arch::LLC_REFERENCES:t
                measure any thread

---------------------------------------------------------------------------
ix86arch::LLC_MISSES
                count each cache miss condition for references to the last level
                cache. The event count may include speculation, but excludes
                cache line fills due to hardware prefetch

ix86arch::LLC_MISSES:k
                monitor at priv level 0

ix86arch::LLC_MISSES:u
                monitor at priv level 1, 2, 3

ix86arch::LLC_MISSES:e
                edge level (may require counter-mask >= 1)

ix86arch::LLC_MISSES:i
                invert

ix86arch::LLC_MISSES:c
                counter-mask in range [0-255] (*)

ix86arch::LLC_MISSES:t
                measure any thread

---------------------------------------------------------------------------
ix86arch::BRANCH_INSTRUCTIONS_RETIRED
                count branch instructions at retirement. Specifically, this event
                counts the retirement of the last micro-op of a branch
                instruction

ix86arch::BRANCH_INSTRUCTIONS_RETIRED:k
                monitor at priv level 0

ix86arch::BRANCH_INSTRUCTIONS_RETIRED:u
                monitor at priv level 1, 2, 3

ix86arch::BRANCH_INSTRUCTIONS_RETIRED:e
                edge level (may require counter-mask >= 1)

ix86arch::BRANCH_INSTRUCTIONS_RETIRED:i
                invert

ix86arch::BRANCH_INSTRUCTIONS_RETIRED:c
                counter-mask in range [0-255] (*)

ix86arch::BRANCH_INSTRUCTIONS_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ix86arch::MISPREDICTED_BRANCH_RETIRED
                count mispredicted branch instructions at retirement.
                Specifically, this event counts at retirement of the last
                micro-op of a branch instruction in the architectural path of the
                execution and experienced misprediction in the branch prediction
                hardware

ix86arch::MISPREDICTED_BRANCH_RETIRED:k
                monitor at priv level 0

ix86arch::MISPREDICTED_BRANCH_RETIRED:u
                monitor at priv level 1, 2, 3

ix86arch::MISPREDICTED_BRANCH_RETIRED:e
                edge level (may require counter-mask >= 1)

ix86arch::MISPREDICTED_BRANCH_RETIRED:i
                invert

ix86arch::MISPREDICTED_BRANCH_RETIRED:c
                counter-mask in range [0-255] (*)

ix86arch::MISPREDICTED_BRANCH_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CPU_CYCLES
                PERF_COUNT_HW_CPU_CYCLES

---------------------------------------------------------------------------
perf::CYCLES    PERF_COUNT_HW_CPU_CYCLES

---------------------------------------------------------------------------
perf::CPU-CYCLES
                PERF_COUNT_HW_CPU_CYCLES

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_INSTRUCTIONS
                PERF_COUNT_HW_INSTRUCTIONS

---------------------------------------------------------------------------
perf::INSTRUCTIONS
                PERF_COUNT_HW_INSTRUCTIONS

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_REFERENCES
                PERF_COUNT_HW_CACHE_REFERENCES

---------------------------------------------------------------------------
perf::CACHE-REFERENCES
                PERF_COUNT_HW_CACHE_REFERENCES

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_MISSES
                PERF_COUNT_HW_CACHE_MISSES

---------------------------------------------------------------------------
perf::CACHE-MISSES
                PERF_COUNT_HW_CACHE_MISSES

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS
                PERF_COUNT_HW_BRANCH_INSTRUCTIONS

---------------------------------------------------------------------------
perf::BRANCH-INSTRUCTIONS
                PERF_COUNT_HW_BRANCH_INSTRUCTIONS

---------------------------------------------------------------------------
perf::BRANCHES  PERF_COUNT_HW_BRANCH_INSTRUCTIONS

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_BRANCH_MISSES
                PERF_COUNT_HW_BRANCH_MISSES

---------------------------------------------------------------------------
perf::BRANCH-MISSES
                PERF_COUNT_HW_BRANCH_MISSES

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_BUS_CYCLES
                PERF_COUNT_HW_BUS_CYCLES

---------------------------------------------------------------------------
perf::BUS-CYCLES
                PERF_COUNT_HW_BUS_CYCLES

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
                PERF_COUNT_HW_STALLED_CYCLES_FRONTEND

---------------------------------------------------------------------------
perf::STALLED-CYCLES-FRONTEND
                PERF_COUNT_HW_STALLED_CYCLES_FRONTEND

---------------------------------------------------------------------------
perf::IDLE-CYCLES-FRONTEND
                PERF_COUNT_HW_STALLED_CYCLES_FRONTEND

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND
                PERF_COUNT_HW_STALLED_CYCLES_BACKEND (*)

---------------------------------------------------------------------------
perf::STALLED-CYCLES-BACKEND
                PERF_COUNT_HW_STALLED_CYCLES_BACKEND (*)

---------------------------------------------------------------------------
perf::IDLE-CYCLES-BACKEND
                PERF_COUNT_HW_STALLED_CYCLES_BACKEND (*)

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_REF_CPU_CYCLES
                PERF_COUNT_HW_REF_CPU_CYCLES

---------------------------------------------------------------------------
perf::REF-CYCLES
                PERF_COUNT_HW_REF_CPU_CYCLES

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_CPU_CLOCK
                PERF_COUNT_SW_CPU_CLOCK

---------------------------------------------------------------------------
perf::CPU-CLOCK PERF_COUNT_SW_CPU_CLOCK

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_TASK_CLOCK
                PERF_COUNT_SW_TASK_CLOCK

---------------------------------------------------------------------------
perf::TASK-CLOCK
                PERF_COUNT_SW_TASK_CLOCK

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_PAGE_FAULTS
                PERF_COUNT_SW_PAGE_FAULTS

---------------------------------------------------------------------------
perf::PAGE-FAULTS
                PERF_COUNT_SW_PAGE_FAULTS

---------------------------------------------------------------------------
perf::FAULTS    PERF_COUNT_SW_PAGE_FAULTS

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_CONTEXT_SWITCHES
                PERF_COUNT_SW_CONTEXT_SWITCHES

---------------------------------------------------------------------------
perf::CONTEXT-SWITCHES
                PERF_COUNT_SW_CONTEXT_SWITCHES

---------------------------------------------------------------------------
perf::CS        PERF_COUNT_SW_CONTEXT_SWITCHES

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_CPU_MIGRATIONS
                PERF_COUNT_SW_CPU_MIGRATIONS

---------------------------------------------------------------------------
perf::CPU-MIGRATIONS
                PERF_COUNT_SW_CPU_MIGRATIONS

---------------------------------------------------------------------------
perf::MIGRATIONS
                PERF_COUNT_SW_CPU_MIGRATIONS

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_PAGE_FAULTS_MIN
                PERF_COUNT_SW_PAGE_FAULTS_MIN

---------------------------------------------------------------------------
perf::MINOR-FAULTS
                PERF_COUNT_SW_PAGE_FAULTS_MIN

---------------------------------------------------------------------------
perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ
                PERF_COUNT_SW_PAGE_FAULTS_MAJ

---------------------------------------------------------------------------
perf::MAJOR-FAULTS
                PERF_COUNT_SW_PAGE_FAULTS_MAJ

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_L1D
                L1 data cache

perf::PERF_COUNT_HW_CACHE_L1D:READ
                read access

perf::PERF_COUNT_HW_CACHE_L1D:WRITE
                write access

perf::PERF_COUNT_HW_CACHE_L1D:PREFETCH
                prefetch access

perf::PERF_COUNT_HW_CACHE_L1D:ACCESS
                hit access

perf::PERF_COUNT_HW_CACHE_L1D:MISS
                miss access

---------------------------------------------------------------------------
perf::L1-DCACHE-LOADS
                L1 cache load accesses

---------------------------------------------------------------------------
perf::L1-DCACHE-LOAD-MISSES
                L1 cache load misses

---------------------------------------------------------------------------
perf::L1-DCACHE-STORES
                L1 cache store accesses

---------------------------------------------------------------------------
perf::L1-DCACHE-STORE-MISSES
                L1 cache store misses

---------------------------------------------------------------------------
perf::L1-DCACHE-PREFETCHES
                L1 cache prefetch accesses (*)

---------------------------------------------------------------------------
perf::L1-DCACHE-PREFETCH-MISSES
                L1 cache prefetch misses

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_L1I
                L1 instruction cache

perf::PERF_COUNT_HW_CACHE_L1I:READ
                read access

perf::PERF_COUNT_HW_CACHE_L1I:PREFETCH
                prefetch access (*)

perf::PERF_COUNT_HW_CACHE_L1I:ACCESS
                hit access (*)

perf::PERF_COUNT_HW_CACHE_L1I:MISS
                miss access

---------------------------------------------------------------------------
perf::L1-ICACHE-LOADS
                L1I cache load accesses (*)

---------------------------------------------------------------------------
perf::L1-ICACHE-LOAD-MISSES
                L1I cache load misses

---------------------------------------------------------------------------
perf::L1-ICACHE-PREFETCHES
                L1I cache prefetch accesses (*)

---------------------------------------------------------------------------
perf::L1-ICACHE-PREFETCH-MISSES
                L1I cache prefetch misses (*)

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_LL
                Last level cache (*)

perf::PERF_COUNT_HW_CACHE_LL:READ
                read access (*)

perf::PERF_COUNT_HW_CACHE_LL:WRITE
                write access (*)

perf::PERF_COUNT_HW_CACHE_LL:PREFETCH
                prefetch access (*)

perf::PERF_COUNT_HW_CACHE_LL:ACCESS
                hit access

perf::PERF_COUNT_HW_CACHE_LL:MISS
                miss access (*)

---------------------------------------------------------------------------
perf::LLC-LOADS Last level cache load accesses

---------------------------------------------------------------------------
perf::LLC-LOAD-MISSES
                Last level cache load misses (*)

---------------------------------------------------------------------------
perf::LLC-STORES
                Last level cache store accesses

---------------------------------------------------------------------------
perf::LLC-STORE-MISSES
                Last level cache store misses (*)

---------------------------------------------------------------------------
perf::LLC-PREFETCHES
                Last level cache prefetch accesses

---------------------------------------------------------------------------
perf::LLC-PREFETCH-MISSES
                Last level cache prefetch misses (*)

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_DTLB
                Data Translation Lookaside Buffer

perf::PERF_COUNT_HW_CACHE_DTLB:READ
                read access

perf::PERF_COUNT_HW_CACHE_DTLB:WRITE
                write access

perf::PERF_COUNT_HW_CACHE_DTLB:PREFETCH
                prefetch access (*)

perf::PERF_COUNT_HW_CACHE_DTLB:ACCESS
                hit access

perf::PERF_COUNT_HW_CACHE_DTLB:MISS
                miss access

---------------------------------------------------------------------------
perf::DTLB-LOADS
                Data TLB load accesses

---------------------------------------------------------------------------
perf::DTLB-LOAD-MISSES
                Data TLB load misses

---------------------------------------------------------------------------
perf::DTLB-STORES
                Data TLB store accesses

---------------------------------------------------------------------------
perf::DTLB-STORE-MISSES
                Data TLB store misses

---------------------------------------------------------------------------
perf::DTLB-PREFETCHES
                Data TLB prefetch accesses (*)

---------------------------------------------------------------------------
perf::DTLB-PREFETCH-MISSES
                Data TLB prefetch misses (*)

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_ITLB
                Instruction Translation Lookaside Buffer

perf::PERF_COUNT_HW_CACHE_ITLB:READ
                read access

perf::PERF_COUNT_HW_CACHE_ITLB:ACCESS
                hit access

perf::PERF_COUNT_HW_CACHE_ITLB:MISS
                miss access

---------------------------------------------------------------------------
perf::ITLB-LOADS
                Instruction TLB load accesses

---------------------------------------------------------------------------
perf::ITLB-LOAD-MISSES
                Instruction TLB load misses

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_BPU
                Branch Prediction Unit

perf::PERF_COUNT_HW_CACHE_BPU:READ
                read access

perf::PERF_COUNT_HW_CACHE_BPU:ACCESS
                hit access

perf::PERF_COUNT_HW_CACHE_BPU:MISS
                miss access

---------------------------------------------------------------------------
perf::BRANCH-LOADS
                Branch  load accesses

---------------------------------------------------------------------------
perf::BRANCH-LOAD-MISSES
                Branch  load misses

---------------------------------------------------------------------------
perf::PERF_COUNT_HW_CACHE_NODE
                Node memory access (*)

perf::PERF_COUNT_HW_CACHE_NODE:READ
                read access (*)

perf::PERF_COUNT_HW_CACHE_NODE:WRITE
                write access (*)

perf::PERF_COUNT_HW_CACHE_NODE:PREFETCH
                prefetch access (*)

perf::PERF_COUNT_HW_CACHE_NODE:ACCESS
                hit access (*)

perf::PERF_COUNT_HW_CACHE_NODE:MISS
                miss access (*)

---------------------------------------------------------------------------
perf::NODE-LOADS
                Node  load accesses (*)

---------------------------------------------------------------------------
perf::NODE-LOAD-MISSES
                Node  load misses (*)

---------------------------------------------------------------------------
perf::NODE-STORES
                Node  store accesses (*)

---------------------------------------------------------------------------
perf::NODE-STORE-MISSES
                Node  store misses (*)

---------------------------------------------------------------------------
perf::NODE-PREFETCHES
                Node  prefetch accesses (*)

---------------------------------------------------------------------------
perf::NODE-PREFETCH-MISSES
                Node  prefetch misses (*)

---------------------------------------------------------------------------
perf::devlink   tracepoint (*)

perf::devlink:devlink_hwmsg
                devlink_hwmsg

---------------------------------------------------------------------------
perf::sunrpc    tracepoint (*)

perf::sunrpc:rpc_call_status
                rpc_call_status

perf::sunrpc:rpc_bind_status
                rpc_bind_status

perf::sunrpc:rpc_connect_status
                rpc_connect_status

perf::sunrpc:rpc_task_begin
                rpc_task_begin

perf::sunrpc:rpc_task_run_action
                rpc_task_run_action

perf::sunrpc:rpc_task_complete
                rpc_task_complete

perf::sunrpc:rpc_task_sleep
                rpc_task_sleep

perf::sunrpc:rpc_task_wakeup
                rpc_task_wakeup

perf::sunrpc:rpc_socket_state_change
                rpc_socket_state_change

perf::sunrpc:rpc_socket_connect
                rpc_socket_connect

perf::sunrpc:rpc_socket_error
                rpc_socket_error

perf::sunrpc:rpc_socket_reset_connection
                rpc_socket_reset_connection

perf::sunrpc:rpc_socket_close
                rpc_socket_close

perf::sunrpc:rpc_socket_shutdown
                rpc_socket_shutdown

perf::sunrpc:xprt_lookup_rqst
                xprt_lookup_rqst

perf::sunrpc:xprt_transmit
                xprt_transmit

perf::sunrpc:xprt_complete_rqst
                xprt_complete_rqst

perf::sunrpc:xs_tcp_data_ready
                xs_tcp_data_ready

perf::sunrpc:xs_tcp_data_recv
                xs_tcp_data_recv

perf::sunrpc:svc_recv
                svc_recv

perf::sunrpc:svc_defer
                svc_defer

perf::sunrpc:svc_drop
                svc_drop

perf::sunrpc:svc_process
                svc_process

perf::sunrpc:svc_send
                svc_send

perf::sunrpc:svc_xprt_do_enqueue
                svc_xprt_do_enqueue

perf::sunrpc:svc_xprt_dequeue
                svc_xprt_dequeue

perf::sunrpc:svc_xprt_no_write_space
                svc_xprt_no_write_space

perf::sunrpc:svc_wake_up
                svc_wake_up

perf::sunrpc:svc_handle_xprt
                svc_handle_xprt

perf::sunrpc:svc_drop_deferred
                svc_drop_deferred

perf::sunrpc:svc_revisit_deferred
                svc_revisit_deferred

---------------------------------------------------------------------------
perf::kvmmmu    tracepoint (*)

perf::kvmmmu:kvm_mmu_pagetable_walk
                kvm_mmu_pagetable_walk

perf::kvmmmu:kvm_mmu_paging_element
                kvm_mmu_paging_element

perf::kvmmmu:kvm_mmu_set_accessed_bit
                kvm_mmu_set_accessed_bit

perf::kvmmmu:kvm_mmu_set_dirty_bit
                kvm_mmu_set_dirty_bit

perf::kvmmmu:kvm_mmu_walker_error
                kvm_mmu_walker_error

perf::kvmmmu:kvm_mmu_get_page
                kvm_mmu_get_page

perf::kvmmmu:kvm_mmu_sync_page
                kvm_mmu_sync_page

perf::kvmmmu:kvm_mmu_unsync_page
                kvm_mmu_unsync_page

perf::kvmmmu:kvm_mmu_prepare_zap_page
                kvm_mmu_prepare_zap_page

perf::kvmmmu:mark_mmio_spte
                mark_mmio_spte

perf::kvmmmu:handle_mmio_page_fault
                handle_mmio_page_fault

perf::kvmmmu:fast_page_fault
                fast_page_fault

perf::kvmmmu:kvm_mmu_invalidate_zap_all_pages
                kvm_mmu_invalidate_zap_all_pages

perf::kvmmmu:check_mmio_spte
                check_mmio_spte

---------------------------------------------------------------------------
perf::kvm       tracepoint (*)

perf::kvm:kvm_entry
                kvm_entry

perf::kvm:kvm_hypercall
                kvm_hypercall

perf::kvm:kvm_hv_hypercall
                kvm_hv_hypercall

perf::kvm:kvm_pio
                kvm_pio

perf::kvm:kvm_fast_mmio
                kvm_fast_mmio

perf::kvm:kvm_cpuid
                kvm_cpuid

perf::kvm:kvm_apic
                kvm_apic

perf::kvm:kvm_exit
                kvm_exit

perf::kvm:kvm_inj_virq
                kvm_inj_virq

perf::kvm:kvm_inj_exception
                kvm_inj_exception

perf::kvm:kvm_page_fault
                kvm_page_fault

perf::kvm:kvm_msr
                kvm_msr

perf::kvm:kvm_cr
                kvm_cr

perf::kvm:kvm_pic_set_irq
                kvm_pic_set_irq

perf::kvm:kvm_apic_ipi
                kvm_apic_ipi

perf::kvm:kvm_apic_accept_irq
                kvm_apic_accept_irq

perf::kvm:kvm_eoi
                kvm_eoi

perf::kvm:kvm_pv_eoi
                kvm_pv_eoi

perf::kvm:kvm_nested_vmrun
                kvm_nested_vmrun

perf::kvm:kvm_nested_intercepts
                kvm_nested_intercepts

perf::kvm:kvm_nested_vmexit
                kvm_nested_vmexit

perf::kvm:kvm_nested_vmexit_inject
                kvm_nested_vmexit_inject

perf::kvm:kvm_nested_intr_vmexit
                kvm_nested_intr_vmexit

perf::kvm:kvm_invlpga
                kvm_invlpga

perf::kvm:kvm_skinit
                kvm_skinit

perf::kvm:kvm_emulate_insn
                kvm_emulate_insn

perf::kvm:vcpu_match_mmio
                vcpu_match_mmio

perf::kvm:kvm_write_tsc_offset
                kvm_write_tsc_offset

perf::kvm:kvm_update_master_clock
                kvm_update_master_clock

perf::kvm:kvm_track_tsc
                kvm_track_tsc

perf::kvm:kvm_pml_full
                kvm_pml_full

perf::kvm:kvm_ple_window
                kvm_ple_window

perf::kvm:kvm_pvclock_update
                kvm_pvclock_update

perf::kvm:kvm_wait_lapic_expire
                kvm_wait_lapic_expire

perf::kvm:kvm_enter_smm
                kvm_enter_smm

perf::kvm:kvm_pi_irte_update
                kvm_pi_irte_update

perf::kvm:kvm_avic_incomplete_ipi
                kvm_avic_incomplete_ipi

perf::kvm:kvm_avic_unaccelerated_access
                kvm_avic_unaccelerated_access

perf::kvm:kvm_hv_timer_state
                kvm_hv_timer_state

perf::kvm:kvm_hv_notify_acked_sint
                kvm_hv_notify_acked_sint

perf::kvm:kvm_hv_synic_set_irq
                kvm_hv_synic_set_irq

perf::kvm:kvm_hv_synic_send_eoi
                kvm_hv_synic_send_eoi

perf::kvm:kvm_hv_synic_set_msr
                kvm_hv_synic_set_msr

perf::kvm:kvm_hv_stimer_set_config
                kvm_hv_stimer_set_config

perf::kvm:kvm_hv_stimer_set_count
                kvm_hv_stimer_set_count

perf::kvm:kvm_hv_stimer_start_periodic
                kvm_hv_stimer_start_periodic

perf::kvm:kvm_hv_stimer_start_one_shot
                kvm_hv_stimer_start_one_shot

perf::kvm:kvm_hv_stimer_callback
                kvm_hv_stimer_callback

perf::kvm:kvm_hv_stimer_expiration
                kvm_hv_stimer_expiration

perf::kvm:kvm_hv_stimer_cleanup
                kvm_hv_stimer_cleanup

perf::kvm:kvm_userspace_exit
                kvm_userspace_exit

perf::kvm:kvm_vcpu_wakeup
                kvm_vcpu_wakeup

perf::kvm:kvm_set_irq
                kvm_set_irq

perf::kvm:kvm_ioapic_set_irq
                kvm_ioapic_set_irq

perf::kvm:kvm_ioapic_delayed_eoi_inj
                kvm_ioapic_delayed_eoi_inj

perf::kvm:kvm_msi_set_irq
                kvm_msi_set_irq

perf::kvm:kvm_ack_irq
                kvm_ack_irq

perf::kvm:kvm_mmio
                kvm_mmio

perf::kvm:kvm_fpu
                kvm_fpu

perf::kvm:kvm_age_page
                kvm_age_page

perf::kvm:kvm_try_async_get_page
                kvm_try_async_get_page

perf::kvm:kvm_async_pf_doublefault
                kvm_async_pf_doublefault

perf::kvm:kvm_async_pf_not_present
                kvm_async_pf_not_present

perf::kvm:kvm_async_pf_ready
                kvm_async_pf_ready

perf::kvm:kvm_async_pf_completed
                kvm_async_pf_completed

perf::kvm:kvm_halt_poll_ns
                kvm_halt_poll_ns

---------------------------------------------------------------------------
perf::xfs       tracepoint (*)

perf::xfs:xfs_attr_list_sf
                xfs_attr_list_sf

perf::xfs:xfs_attr_list_sf_all
                xfs_attr_list_sf_all

perf::xfs:xfs_attr_list_leaf
                xfs_attr_list_leaf

perf::xfs:xfs_attr_list_leaf_end
                xfs_attr_list_leaf_end

perf::xfs:xfs_attr_list_full
                xfs_attr_list_full

perf::xfs:xfs_attr_list_add
                xfs_attr_list_add

perf::xfs:xfs_attr_list_wrong_blk
                xfs_attr_list_wrong_blk

perf::xfs:xfs_attr_list_notfound
                xfs_attr_list_notfound

perf::xfs:xfs_attr_leaf_list
                xfs_attr_leaf_list

perf::xfs:xfs_attr_node_list
                xfs_attr_node_list

perf::xfs:xfs_perag_get
                xfs_perag_get

perf::xfs:xfs_perag_get_tag
                xfs_perag_get_tag

perf::xfs:xfs_perag_put
                xfs_perag_put

perf::xfs:xfs_perag_set_reclaim
                xfs_perag_set_reclaim

perf::xfs:xfs_perag_clear_reclaim
                xfs_perag_clear_reclaim

perf::xfs:xfs_perag_set_eofblocks
                xfs_perag_set_eofblocks

perf::xfs:xfs_perag_clear_eofblocks
                xfs_perag_clear_eofblocks

perf::xfs:xfs_read_agf
                xfs_read_agf

perf::xfs:xfs_alloc_read_agf
                xfs_alloc_read_agf

perf::xfs:xfs_read_agi
                xfs_read_agi

perf::xfs:xfs_ialloc_read_agi
                xfs_ialloc_read_agi

perf::xfs:xfs_attr_list_node_descend
                xfs_attr_list_node_descend

perf::xfs:xfs_iext_insert
                xfs_iext_insert

perf::xfs:xfs_iext_remove
                xfs_iext_remove

perf::xfs:xfs_bmap_pre_update
                xfs_bmap_pre_update

perf::xfs:xfs_bmap_post_update
                xfs_bmap_post_update

perf::xfs:xfs_read_extent
                xfs_read_extent

perf::xfs:xfs_write_extent
                xfs_write_extent

perf::xfs:xfs_buf_init
                xfs_buf_init

perf::xfs:xfs_buf_free
                xfs_buf_free

perf::xfs:xfs_buf_hold
                xfs_buf_hold

perf::xfs:xfs_buf_rele
                xfs_buf_rele

perf::xfs:xfs_buf_iodone
                xfs_buf_iodone

perf::xfs:xfs_buf_submit
                xfs_buf_submit

perf::xfs:xfs_buf_lock
                xfs_buf_lock

perf::xfs:xfs_buf_lock_done
                xfs_buf_lock_done

perf::xfs:xfs_buf_trylock_fail
                xfs_buf_trylock_fail

perf::xfs:xfs_buf_trylock
                xfs_buf_trylock

perf::xfs:xfs_buf_unlock
                xfs_buf_unlock

perf::xfs:xfs_buf_iowait
                xfs_buf_iowait

perf::xfs:xfs_buf_iowait_done
                xfs_buf_iowait_done

perf::xfs:xfs_buf_delwri_queue
                xfs_buf_delwri_queue

perf::xfs:xfs_buf_delwri_queued
                xfs_buf_delwri_queued

perf::xfs:xfs_buf_delwri_split
                xfs_buf_delwri_split

perf::xfs:xfs_buf_delwri_pushbuf
                xfs_buf_delwri_pushbuf

perf::xfs:xfs_buf_get_uncached
                xfs_buf_get_uncached

perf::xfs:xfs_buf_item_relse
                xfs_buf_item_relse

perf::xfs:xfs_buf_item_iodone_async
                xfs_buf_item_iodone_async

perf::xfs:xfs_buf_error_relse
                xfs_buf_error_relse

perf::xfs:xfs_buf_wait_buftarg
                xfs_buf_wait_buftarg

perf::xfs:xfs_trans_read_buf_io
                xfs_trans_read_buf_io

perf::xfs:xfs_trans_read_buf_shut
                xfs_trans_read_buf_shut

perf::xfs:xfs_btree_corrupt
                xfs_btree_corrupt

perf::xfs:xfs_reset_dqcounts
                xfs_reset_dqcounts

perf::xfs:xfs_buf_find
                xfs_buf_find

perf::xfs:xfs_buf_get
                xfs_buf_get

perf::xfs:xfs_buf_read
                xfs_buf_read

perf::xfs:xfs_buf_ioerror
                xfs_buf_ioerror

perf::xfs:xfs_buf_item_size
                xfs_buf_item_size

perf::xfs:xfs_buf_item_size_ordered
                xfs_buf_item_size_ordered

perf::xfs:xfs_buf_item_size_stale
                xfs_buf_item_size_stale

perf::xfs:xfs_buf_item_format
                xfs_buf_item_format

perf::xfs:xfs_buf_item_format_stale
                xfs_buf_item_format_stale

perf::xfs:xfs_buf_item_ordered
                xfs_buf_item_ordered

perf::xfs:xfs_buf_item_pin
                xfs_buf_item_pin

perf::xfs:xfs_buf_item_unpin
                xfs_buf_item_unpin

perf::xfs:xfs_buf_item_unpin_stale
                xfs_buf_item_unpin_stale

perf::xfs:xfs_buf_item_unlock
                xfs_buf_item_unlock

perf::xfs:xfs_buf_item_unlock_stale
                xfs_buf_item_unlock_stale

perf::xfs:xfs_buf_item_committed
                xfs_buf_item_committed

perf::xfs:xfs_buf_item_push
                xfs_buf_item_push

perf::xfs:xfs_trans_get_buf
                xfs_trans_get_buf

perf::xfs:xfs_trans_get_buf_recur
                xfs_trans_get_buf_recur

perf::xfs:xfs_trans_getsb
                xfs_trans_getsb

perf::xfs:xfs_trans_getsb_recur
                xfs_trans_getsb_recur

perf::xfs:xfs_trans_read_buf
                xfs_trans_read_buf

perf::xfs:xfs_trans_read_buf_recur
                xfs_trans_read_buf_recur

perf::xfs:xfs_trans_log_buf
                xfs_trans_log_buf

perf::xfs:xfs_trans_brelse
                xfs_trans_brelse

perf::xfs:xfs_trans_bjoin
                xfs_trans_bjoin

perf::xfs:xfs_trans_bhold
                xfs_trans_bhold

perf::xfs:xfs_trans_bhold_release
                xfs_trans_bhold_release

perf::xfs:xfs_trans_binval
                xfs_trans_binval

perf::xfs:xfs_filestream_free
                xfs_filestream_free

perf::xfs:xfs_filestream_lookup
                xfs_filestream_lookup

perf::xfs:xfs_filestream_scan
                xfs_filestream_scan

perf::xfs:xfs_filestream_pick
                xfs_filestream_pick

perf::xfs:xfs_ilock
                xfs_ilock

perf::xfs:xfs_ilock_nowait
                xfs_ilock_nowait

perf::xfs:xfs_ilock_demote
                xfs_ilock_demote

perf::xfs:xfs_iunlock
                xfs_iunlock

perf::xfs:xfs_iget_skip
                xfs_iget_skip

perf::xfs:xfs_iget_reclaim
                xfs_iget_reclaim

perf::xfs:xfs_iget_reclaim_fail
                xfs_iget_reclaim_fail

perf::xfs:xfs_iget_hit
                xfs_iget_hit

perf::xfs:xfs_iget_miss
                xfs_iget_miss

perf::xfs:xfs_getattr
                xfs_getattr

perf::xfs:xfs_setattr
                xfs_setattr

perf::xfs:xfs_readlink
                xfs_readlink

perf::xfs:xfs_inactive_symlink
                xfs_inactive_symlink

perf::xfs:xfs_alloc_file_space
                xfs_alloc_file_space

perf::xfs:xfs_free_file_space
                xfs_free_file_space

perf::xfs:xfs_zero_file_space
                xfs_zero_file_space

perf::xfs:xfs_collapse_file_space
                xfs_collapse_file_space

perf::xfs:xfs_insert_file_space
                xfs_insert_file_space

perf::xfs:xfs_readdir
                xfs_readdir

perf::xfs:xfs_get_acl
                xfs_get_acl

perf::xfs:xfs_vm_bmap
                xfs_vm_bmap

perf::xfs:xfs_file_ioctl
                xfs_file_ioctl

perf::xfs:xfs_file_compat_ioctl
                xfs_file_compat_ioctl

perf::xfs:xfs_ioctl_setattr
                xfs_ioctl_setattr

perf::xfs:xfs_dir_fsync
                xfs_dir_fsync

perf::xfs:xfs_file_fsync
                xfs_file_fsync

perf::xfs:xfs_destroy_inode
                xfs_destroy_inode

perf::xfs:xfs_update_time
                xfs_update_time

perf::xfs:xfs_dquot_dqalloc
                xfs_dquot_dqalloc

perf::xfs:xfs_dquot_dqdetach
                xfs_dquot_dqdetach

perf::xfs:xfs_inode_set_eofblocks_tag
                xfs_inode_set_eofblocks_tag

perf::xfs:xfs_inode_clear_eofblocks_tag
                xfs_inode_clear_eofblocks_tag

perf::xfs:xfs_inode_free_eofblocks_invalid
                xfs_inode_free_eofblocks_invalid

perf::xfs:xfs_filemap_fault
                xfs_filemap_fault

perf::xfs:xfs_iomap_prealloc_size
                xfs_iomap_prealloc_size

perf::xfs:xfs_irec_merge_pre
                xfs_irec_merge_pre

perf::xfs:xfs_irec_merge_post
                xfs_irec_merge_post

perf::xfs:xfs_irele
                xfs_irele

perf::xfs:xfs_inode_pin
                xfs_inode_pin

perf::xfs:xfs_inode_unpin
                xfs_inode_unpin

perf::xfs:xfs_inode_unpin_nowait
                xfs_inode_unpin_nowait

perf::xfs:xfs_remove
                xfs_remove

perf::xfs:xfs_link
                xfs_link

perf::xfs:xfs_lookup
                xfs_lookup

perf::xfs:xfs_create
                xfs_create

perf::xfs:xfs_symlink
                xfs_symlink

perf::xfs:xfs_rename
                xfs_rename

perf::xfs:xfs_dqadjust
                xfs_dqadjust

perf::xfs:xfs_dqreclaim_want
                xfs_dqreclaim_want

perf::xfs:xfs_dqreclaim_dirty
                xfs_dqreclaim_dirty

perf::xfs:xfs_dqreclaim_busy
                xfs_dqreclaim_busy

perf::xfs:xfs_dqreclaim_done
                xfs_dqreclaim_done

perf::xfs:xfs_dqattach_found
                xfs_dqattach_found

perf::xfs:xfs_dqattach_get
                xfs_dqattach_get

perf::xfs:xfs_dqalloc
                xfs_dqalloc

perf::xfs:xfs_dqtobp_read
                xfs_dqtobp_read

perf::xfs:xfs_dqread
                xfs_dqread

perf::xfs:xfs_dqread_fail
                xfs_dqread_fail

perf::xfs:xfs_dqget_hit
                xfs_dqget_hit

perf::xfs:xfs_dqget_miss
                xfs_dqget_miss

perf::xfs:xfs_dqget_freeing
                xfs_dqget_freeing

perf::xfs:xfs_dqget_dup
                xfs_dqget_dup

perf::xfs:xfs_dqput
                xfs_dqput

perf::xfs:xfs_dqput_free
                xfs_dqput_free

perf::xfs:xfs_dqrele
                xfs_dqrele

perf::xfs:xfs_dqflush
                xfs_dqflush

perf::xfs:xfs_dqflush_force
                xfs_dqflush_force

perf::xfs:xfs_dqflush_done
                xfs_dqflush_done

perf::xfs:xfs_log_done_nonperm
                xfs_log_done_nonperm

perf::xfs:xfs_log_done_perm
                xfs_log_done_perm

perf::xfs:xfs_log_umount_write
                xfs_log_umount_write

perf::xfs:xfs_log_grant_sleep
                xfs_log_grant_sleep

perf::xfs:xfs_log_grant_wake
                xfs_log_grant_wake

perf::xfs:xfs_log_grant_wake_up
                xfs_log_grant_wake_up

perf::xfs:xfs_log_reserve
                xfs_log_reserve

perf::xfs:xfs_log_reserve_exit
                xfs_log_reserve_exit

perf::xfs:xfs_log_regrant
                xfs_log_regrant

perf::xfs:xfs_log_regrant_exit
                xfs_log_regrant_exit

perf::xfs:xfs_log_regrant_reserve_enter
                xfs_log_regrant_reserve_enter

perf::xfs:xfs_log_regrant_reserve_exit
                xfs_log_regrant_reserve_exit

perf::xfs:xfs_log_regrant_reserve_sub
                xfs_log_regrant_reserve_sub

perf::xfs:xfs_log_ungrant_enter
                xfs_log_ungrant_enter

perf::xfs:xfs_log_ungrant_exit
                xfs_log_ungrant_exit

perf::xfs:xfs_log_ungrant_sub
                xfs_log_ungrant_sub

perf::xfs:xfs_log_force
                xfs_log_force

perf::xfs:xfs_ail_push
                xfs_ail_push

perf::xfs:xfs_ail_pinned
                xfs_ail_pinned

perf::xfs:xfs_ail_locked
                xfs_ail_locked

perf::xfs:xfs_ail_flushing
                xfs_ail_flushing

perf::xfs:xfs_ail_insert
                xfs_ail_insert

perf::xfs:xfs_ail_move
                xfs_ail_move

perf::xfs:xfs_ail_delete
                xfs_ail_delete

perf::xfs:xfs_log_assign_tail_lsn
                xfs_log_assign_tail_lsn

perf::xfs:xfs_file_buffered_read
                xfs_file_buffered_read

perf::xfs:xfs_file_direct_read
                xfs_file_direct_read

perf::xfs:xfs_file_dax_read
                xfs_file_dax_read

perf::xfs:xfs_file_buffered_write
                xfs_file_buffered_write

perf::xfs:xfs_file_direct_write
                xfs_file_direct_write

perf::xfs:xfs_file_dax_write
                xfs_file_dax_write

perf::xfs:xfs_file_splice_read
                xfs_file_splice_read

perf::xfs:xfs_file_splice_write
                xfs_file_splice_write

perf::xfs:xfs_writepage
                xfs_writepage

perf::xfs:xfs_releasepage
                xfs_releasepage

perf::xfs:xfs_invalidatepage
                xfs_invalidatepage

perf::xfs:xfs_vm_readpage
                xfs_vm_readpage

perf::xfs:xfs_vm_readpages
                xfs_vm_readpages

perf::xfs:xfs_map_blocks_found
                xfs_map_blocks_found

perf::xfs:xfs_map_blocks_alloc
                xfs_map_blocks_alloc

perf::xfs:xfs_get_blocks_found
                xfs_get_blocks_found

perf::xfs:xfs_get_blocks_alloc
                xfs_get_blocks_alloc

perf::xfs:xfs_get_blocks_map_direct
                xfs_get_blocks_map_direct

perf::xfs:xfs_iomap_alloc
                xfs_iomap_alloc

perf::xfs:xfs_iomap_found
                xfs_iomap_found

perf::xfs:xfs_delalloc_enospc
                xfs_delalloc_enospc

perf::xfs:xfs_unwritten_convert
                xfs_unwritten_convert

perf::xfs:xfs_get_blocks_notfound
                xfs_get_blocks_notfound

perf::xfs:xfs_setfilesize
                xfs_setfilesize

perf::xfs:xfs_zero_eof
                xfs_zero_eof

perf::xfs:xfs_end_io_direct_write
                xfs_end_io_direct_write

perf::xfs:xfs_end_io_direct_write_unwritten
                xfs_end_io_direct_write_unwritten

perf::xfs:xfs_end_io_direct_write_append
                xfs_end_io_direct_write_append

perf::xfs:xfs_itruncate_extents_start
                xfs_itruncate_extents_start

perf::xfs:xfs_itruncate_extents_end
                xfs_itruncate_extents_end

perf::xfs:xfs_pagecache_inval
                xfs_pagecache_inval

perf::xfs:xfs_bunmap
                xfs_bunmap

perf::xfs:xfs_extent_busy
                xfs_extent_busy

perf::xfs:xfs_extent_busy_enomem
                xfs_extent_busy_enomem

perf::xfs:xfs_extent_busy_force
                xfs_extent_busy_force

perf::xfs:xfs_extent_busy_reuse
                xfs_extent_busy_reuse

perf::xfs:xfs_extent_busy_clear
                xfs_extent_busy_clear

perf::xfs:xfs_extent_busy_trim
                xfs_extent_busy_trim

perf::xfs:xfs_agf
                xfs_agf

perf::xfs:xfs_agfl_reset
                xfs_agfl_reset

perf::xfs:xfs_free_extent
                xfs_free_extent

perf::xfs:xfs_alloc_exact_done
                xfs_alloc_exact_done

perf::xfs:xfs_alloc_exact_notfound
                xfs_alloc_exact_notfound

perf::xfs:xfs_alloc_exact_error
                xfs_alloc_exact_error

perf::xfs:xfs_alloc_near_nominleft
                xfs_alloc_near_nominleft

perf::xfs:xfs_alloc_near_first
                xfs_alloc_near_first

perf::xfs:xfs_alloc_near_greater
                xfs_alloc_near_greater

perf::xfs:xfs_alloc_near_lesser
                xfs_alloc_near_lesser

perf::xfs:xfs_alloc_near_error
                xfs_alloc_near_error

perf::xfs:xfs_alloc_near_noentry
                xfs_alloc_near_noentry

perf::xfs:xfs_alloc_near_busy
                xfs_alloc_near_busy

perf::xfs:xfs_alloc_size_neither
                xfs_alloc_size_neither

perf::xfs:xfs_alloc_size_noentry
                xfs_alloc_size_noentry

perf::xfs:xfs_alloc_size_nominleft
                xfs_alloc_size_nominleft

perf::xfs:xfs_alloc_size_done
                xfs_alloc_size_done

perf::xfs:xfs_alloc_size_error
                xfs_alloc_size_error

perf::xfs:xfs_alloc_size_busy
                xfs_alloc_size_busy

perf::xfs:xfs_alloc_small_freelist
                xfs_alloc_small_freelist

perf::xfs:xfs_alloc_small_notenough
                xfs_alloc_small_notenough

perf::xfs:xfs_alloc_small_done
                xfs_alloc_small_done

perf::xfs:xfs_alloc_small_error
                xfs_alloc_small_error

perf::xfs:xfs_alloc_vextent_badargs
                xfs_alloc_vextent_badargs

perf::xfs:xfs_alloc_vextent_nofix
                xfs_alloc_vextent_nofix

perf::xfs:xfs_alloc_vextent_noagbp
                xfs_alloc_vextent_noagbp

perf::xfs:xfs_alloc_vextent_loopfailed
                xfs_alloc_vextent_loopfailed

perf::xfs:xfs_alloc_vextent_allfailed
                xfs_alloc_vextent_allfailed

perf::xfs:xfs_dir2_sf_addname
                xfs_dir2_sf_addname

perf::xfs:xfs_dir2_sf_create
                xfs_dir2_sf_create

perf::xfs:xfs_dir2_sf_lookup
                xfs_dir2_sf_lookup

perf::xfs:xfs_dir2_sf_replace
                xfs_dir2_sf_replace

perf::xfs:xfs_dir2_sf_removename
                xfs_dir2_sf_removename

perf::xfs:xfs_dir2_sf_toino4
                xfs_dir2_sf_toino4

perf::xfs:xfs_dir2_sf_toino8
                xfs_dir2_sf_toino8

perf::xfs:xfs_dir2_sf_to_block
                xfs_dir2_sf_to_block

perf::xfs:xfs_dir2_block_addname
                xfs_dir2_block_addname

perf::xfs:xfs_dir2_block_lookup
                xfs_dir2_block_lookup

perf::xfs:xfs_dir2_block_replace
                xfs_dir2_block_replace

perf::xfs:xfs_dir2_block_removename
                xfs_dir2_block_removename

perf::xfs:xfs_dir2_block_to_sf
                xfs_dir2_block_to_sf

perf::xfs:xfs_dir2_block_to_leaf
                xfs_dir2_block_to_leaf

perf::xfs:xfs_dir2_leaf_addname
                xfs_dir2_leaf_addname

perf::xfs:xfs_dir2_leaf_lookup
                xfs_dir2_leaf_lookup

perf::xfs:xfs_dir2_leaf_replace
                xfs_dir2_leaf_replace

perf::xfs:xfs_dir2_leaf_removename
                xfs_dir2_leaf_removename

perf::xfs:xfs_dir2_leaf_to_block
                xfs_dir2_leaf_to_block

perf::xfs:xfs_dir2_leaf_to_node
                xfs_dir2_leaf_to_node

perf::xfs:xfs_dir2_node_addname
                xfs_dir2_node_addname

perf::xfs:xfs_dir2_node_lookup
                xfs_dir2_node_lookup

perf::xfs:xfs_dir2_node_replace
                xfs_dir2_node_replace

perf::xfs:xfs_dir2_node_removename
                xfs_dir2_node_removename

perf::xfs:xfs_dir2_node_to_leaf
                xfs_dir2_node_to_leaf

perf::xfs:xfs_attr_sf_add
                xfs_attr_sf_add

perf::xfs:xfs_attr_sf_addname
                xfs_attr_sf_addname

perf::xfs:xfs_attr_sf_create
                xfs_attr_sf_create

perf::xfs:xfs_attr_sf_lookup
                xfs_attr_sf_lookup

perf::xfs:xfs_attr_sf_remove
                xfs_attr_sf_remove

perf::xfs:xfs_attr_sf_to_leaf
                xfs_attr_sf_to_leaf

perf::xfs:xfs_attr_leaf_add
                xfs_attr_leaf_add

perf::xfs:xfs_attr_leaf_add_old
                xfs_attr_leaf_add_old

perf::xfs:xfs_attr_leaf_add_new
                xfs_attr_leaf_add_new

perf::xfs:xfs_attr_leaf_add_work
                xfs_attr_leaf_add_work

perf::xfs:xfs_attr_leaf_addname
                xfs_attr_leaf_addname

perf::xfs:xfs_attr_leaf_create
                xfs_attr_leaf_create

perf::xfs:xfs_attr_leaf_compact
                xfs_attr_leaf_compact

perf::xfs:xfs_attr_leaf_get
                xfs_attr_leaf_get

perf::xfs:xfs_attr_leaf_lookup
                xfs_attr_leaf_lookup

perf::xfs:xfs_attr_leaf_replace
                xfs_attr_leaf_replace

perf::xfs:xfs_attr_leaf_remove
                xfs_attr_leaf_remove

perf::xfs:xfs_attr_leaf_removename
                xfs_attr_leaf_removename

perf::xfs:xfs_attr_leaf_split
                xfs_attr_leaf_split

perf::xfs:xfs_attr_leaf_split_before
                xfs_attr_leaf_split_before

perf::xfs:xfs_attr_leaf_split_after
                xfs_attr_leaf_split_after

perf::xfs:xfs_attr_leaf_clearflag
                xfs_attr_leaf_clearflag

perf::xfs:xfs_attr_leaf_setflag
                xfs_attr_leaf_setflag

perf::xfs:xfs_attr_leaf_flipflags
                xfs_attr_leaf_flipflags

perf::xfs:xfs_attr_leaf_to_sf
                xfs_attr_leaf_to_sf

perf::xfs:xfs_attr_leaf_to_node
                xfs_attr_leaf_to_node

perf::xfs:xfs_attr_leaf_rebalance
                xfs_attr_leaf_rebalance

perf::xfs:xfs_attr_leaf_unbalance
                xfs_attr_leaf_unbalance

perf::xfs:xfs_attr_leaf_toosmall
                xfs_attr_leaf_toosmall

perf::xfs:xfs_attr_node_addname
                xfs_attr_node_addname

perf::xfs:xfs_attr_node_get
                xfs_attr_node_get

perf::xfs:xfs_attr_node_replace
                xfs_attr_node_replace

perf::xfs:xfs_attr_node_removename
                xfs_attr_node_removename

perf::xfs:xfs_attr_fillstate
                xfs_attr_fillstate

perf::xfs:xfs_attr_refillstate
                xfs_attr_refillstate

perf::xfs:xfs_attr_rmtval_get
                xfs_attr_rmtval_get

perf::xfs:xfs_attr_rmtval_set
                xfs_attr_rmtval_set

perf::xfs:xfs_attr_rmtval_remove
                xfs_attr_rmtval_remove

perf::xfs:xfs_da_split
                xfs_da_split

perf::xfs:xfs_da_join
                xfs_da_join

perf::xfs:xfs_da_link_before
                xfs_da_link_before

perf::xfs:xfs_da_link_after
                xfs_da_link_after

perf::xfs:xfs_da_unlink_back
                xfs_da_unlink_back

perf::xfs:xfs_da_unlink_forward
                xfs_da_unlink_forward

perf::xfs:xfs_da_root_split
                xfs_da_root_split

perf::xfs:xfs_da_root_join
                xfs_da_root_join

perf::xfs:xfs_da_node_add
                xfs_da_node_add

perf::xfs:xfs_da_node_create
                xfs_da_node_create

perf::xfs:xfs_da_node_split
                xfs_da_node_split

perf::xfs:xfs_da_node_remove
                xfs_da_node_remove

perf::xfs:xfs_da_node_rebalance
                xfs_da_node_rebalance

perf::xfs:xfs_da_node_unbalance
                xfs_da_node_unbalance

perf::xfs:xfs_da_node_toosmall
                xfs_da_node_toosmall

perf::xfs:xfs_da_swap_lastblock
                xfs_da_swap_lastblock

perf::xfs:xfs_da_grow_inode
                xfs_da_grow_inode

perf::xfs:xfs_da_shrink_inode
                xfs_da_shrink_inode

perf::xfs:xfs_da_fixhashpath
                xfs_da_fixhashpath

perf::xfs:xfs_da_path_shift
                xfs_da_path_shift

perf::xfs:xfs_dir2_leafn_add
                xfs_dir2_leafn_add

perf::xfs:xfs_dir2_leafn_remove
                xfs_dir2_leafn_remove

perf::xfs:xfs_dir2_grow_inode
                xfs_dir2_grow_inode

perf::xfs:xfs_dir2_shrink_inode
                xfs_dir2_shrink_inode

perf::xfs:xfs_dir2_leafn_moveents
                xfs_dir2_leafn_moveents

perf::xfs:xfs_swap_extent_before
                xfs_swap_extent_before

perf::xfs:xfs_swap_extent_after
                xfs_swap_extent_after

perf::xfs:xfs_log_recover
                xfs_log_recover

perf::xfs:xfs_log_recover_record
                xfs_log_recover_record

perf::xfs:xfs_log_recover_item_add
                xfs_log_recover_item_add

perf::xfs:xfs_log_recover_item_add_cont
                xfs_log_recover_item_add_cont

perf::xfs:xfs_log_recover_item_reorder_head
                xfs_log_recover_item_reorder_head

perf::xfs:xfs_log_recover_item_reorder_tail
                xfs_log_recover_item_reorder_tail

perf::xfs:xfs_log_recover_item_recover
                xfs_log_recover_item_recover

perf::xfs:xfs_log_recover_buf_not_cancel
                xfs_log_recover_buf_not_cancel

perf::xfs:xfs_log_recover_buf_cancel
                xfs_log_recover_buf_cancel

perf::xfs:xfs_log_recover_buf_cancel_add
                xfs_log_recover_buf_cancel_add

perf::xfs:xfs_log_recover_buf_cancel_ref_inc
                xfs_log_recover_buf_cancel_ref_inc

perf::xfs:xfs_log_recover_buf_recover
                xfs_log_recover_buf_recover

perf::xfs:xfs_log_recover_buf_skip
                xfs_log_recover_buf_skip

perf::xfs:xfs_log_recover_buf_inode_buf
                xfs_log_recover_buf_inode_buf

perf::xfs:xfs_log_recover_buf_reg_buf
                xfs_log_recover_buf_reg_buf

perf::xfs:xfs_log_recover_buf_dquot_buf
                xfs_log_recover_buf_dquot_buf

perf::xfs:xfs_log_recover_inode_recover
                xfs_log_recover_inode_recover

perf::xfs:xfs_log_recover_inode_cancel
                xfs_log_recover_inode_cancel

perf::xfs:xfs_log_recover_inode_skip
                xfs_log_recover_inode_skip

perf::xfs:xfs_log_recover_icreate_cancel
                xfs_log_recover_icreate_cancel

perf::xfs:xfs_log_recover_icreate_recover
                xfs_log_recover_icreate_recover

perf::xfs:xfs_discard_extent
                xfs_discard_extent

perf::xfs:xfs_discard_toosmall
                xfs_discard_toosmall

perf::xfs:xfs_discard_exclude
                xfs_discard_exclude

perf::xfs:xfs_discard_busy
                xfs_discard_busy

perf::xfs:xfs_defer_init
                xfs_defer_init

perf::xfs:xfs_defer_cancel
                xfs_defer_cancel

perf::xfs:xfs_defer_trans_roll
                xfs_defer_trans_roll

perf::xfs:xfs_defer_trans_abort
                xfs_defer_trans_abort

perf::xfs:xfs_defer_finish
                xfs_defer_finish

perf::xfs:xfs_defer_finish_done
                xfs_defer_finish_done

perf::xfs:xfs_defer_trans_roll_error
                xfs_defer_trans_roll_error

perf::xfs:xfs_defer_finish_error
                xfs_defer_finish_error

perf::xfs:xfs_defer_intake_work
                xfs_defer_intake_work

perf::xfs:xfs_defer_intake_cancel
                xfs_defer_intake_cancel

perf::xfs:xfs_defer_pending_cancel
                xfs_defer_pending_cancel

perf::xfs:xfs_defer_pending_finish
                xfs_defer_pending_finish

perf::xfs:xfs_defer_pending_abort
                xfs_defer_pending_abort

perf::xfs:xfs_defer_map_extent
                xfs_defer_map_extent

perf::xfs:xfs_bmap_free_defer
                xfs_bmap_free_defer

perf::xfs:xfs_bmap_free_deferred
                xfs_bmap_free_deferred

---------------------------------------------------------------------------
perf::drm       tracepoint (*)

perf::drm:drm_vblank_event
                drm_vblank_event

perf::drm:drm_vblank_event_queued
                drm_vblank_event_queued

perf::drm:drm_vblank_event_delivered
                drm_vblank_event_delivered

---------------------------------------------------------------------------
perf::libata    tracepoint (*)

perf::libata:ata_qc_issue
                ata_qc_issue

perf::libata:ata_qc_complete_internal
                ata_qc_complete_internal

perf::libata:ata_qc_complete_failed
                ata_qc_complete_failed

perf::libata:ata_qc_complete_done
                ata_qc_complete_done

perf::libata:ata_eh_link_autopsy
                ata_eh_link_autopsy

perf::libata:ata_eh_link_autopsy_qc
                ata_eh_link_autopsy_qc

---------------------------------------------------------------------------
perf::skb       tracepoint (*)

perf::skb:kfree_skb
                kfree_skb

perf::skb:consume_skb
                consume_skb

perf::skb:skb_copy_datagram_iovec
                skb_copy_datagram_iovec

---------------------------------------------------------------------------
perf::net       tracepoint (*)

perf::net:net_dev_xmit
                net_dev_xmit

perf::net:net_dev_queue
                net_dev_queue

perf::net:netif_receive_skb
                netif_receive_skb

perf::net:netif_rx
                netif_rx

perf::net:napi_gro_frags_entry
                napi_gro_frags_entry

perf::net:napi_gro_receive_entry
                napi_gro_receive_entry

perf::net:netif_receive_skb_entry
                netif_receive_skb_entry

perf::net:netif_rx_entry
                netif_rx_entry

perf::net:netif_rx_ni_entry
                netif_rx_ni_entry

---------------------------------------------------------------------------
perf::napi      tracepoint (*)

perf::napi:napi_poll
                napi_poll

---------------------------------------------------------------------------
perf::sock      tracepoint (*)

perf::sock:sock_rcvqueue_full
                sock_rcvqueue_full

perf::sock:sock_exceed_buf_limit
                sock_exceed_buf_limit

---------------------------------------------------------------------------
perf::udp       tracepoint (*)

perf::udp:udp_fail_queue_rcv_skb
                udp_fail_queue_rcv_skb

---------------------------------------------------------------------------
perf::qdisc     tracepoint (*)

perf::qdisc:qdisc_dequeue
                qdisc_dequeue

---------------------------------------------------------------------------
perf::bridge    tracepoint (*)

perf::bridge:br_fdb_add
                br_fdb_add

perf::bridge:br_fdb_external_learn_add
                br_fdb_external_learn_add

perf::bridge:fdb_delete
                fdb_delete

perf::bridge:br_fdb_update
                br_fdb_update

---------------------------------------------------------------------------
perf::ras       tracepoint (*)

perf::ras:extlog_mem_event
                extlog_mem_event

perf::ras:mc_event
                mc_event

perf::ras:aer_event
                aer_event

---------------------------------------------------------------------------
perf::iommu     tracepoint (*)

perf::iommu:add_device_to_group
                add_device_to_group

perf::iommu:remove_device_from_group
                remove_device_from_group

perf::iommu:attach_device_to_domain
                attach_device_to_domain

perf::iommu:detach_device_from_domain
                detach_device_from_domain

perf::iommu:map map

perf::iommu:unmap
                unmap

perf::iommu:io_page_fault
                io_page_fault

---------------------------------------------------------------------------
perf::intel_ish tracepoint (*)

perf::intel_ish:ishtp_dump
                ishtp_dump

---------------------------------------------------------------------------
perf::i2c       tracepoint (*)

perf::i2c:i2c_write
                i2c_write

perf::i2c:i2c_read
                i2c_read

perf::i2c:i2c_reply
                i2c_reply

perf::i2c:i2c_result
                i2c_result

perf::i2c:smbus_write
                smbus_write

perf::i2c:smbus_read
                smbus_read

perf::i2c:smbus_reply
                smbus_reply

perf::i2c:smbus_result
                smbus_result

---------------------------------------------------------------------------
perf::ucsi      tracepoint (*)

perf::ucsi:ucsi_ack
                ucsi_ack

perf::ucsi:ucsi_command
                ucsi_command

perf::ucsi:ucsi_run_command
                ucsi_run_command

perf::ucsi:ucsi_reset_ppm
                ucsi_reset_ppm

perf::ucsi:ucsi_notify
                ucsi_notify

perf::ucsi:ucsi_connector_change
                ucsi_connector_change

perf::ucsi:ucsi_register_port
                ucsi_register_port

---------------------------------------------------------------------------
perf::xhci-hcd  tracepoint (*)

perf::xhci-hcd:xhci_dbg_address
                xhci_dbg_address

perf::xhci-hcd:xhci_dbg_context_change
                xhci_dbg_context_change

perf::xhci-hcd:xhci_dbg_quirks
                xhci_dbg_quirks

perf::xhci-hcd:xhci_dbg_reset_ep
                xhci_dbg_reset_ep

perf::xhci-hcd:xhci_dbg_cancel_urb
                xhci_dbg_cancel_urb

perf::xhci-hcd:xhci_dbg_init
                xhci_dbg_init

perf::xhci-hcd:xhci_dbg_ring_expansion
                xhci_dbg_ring_expansion

perf::xhci-hcd:xhci_address_ctx
                xhci_address_ctx

perf::xhci-hcd:xhci_handle_event
                xhci_handle_event

perf::xhci-hcd:xhci_handle_command
                xhci_handle_command

perf::xhci-hcd:xhci_handle_transfer
                xhci_handle_transfer

perf::xhci-hcd:xhci_queue_trb
                xhci_queue_trb

perf::xhci-hcd:xhci_dbc_handle_event
                xhci_dbc_handle_event

perf::xhci-hcd:xhci_dbc_handle_transfer
                xhci_dbc_handle_transfer

perf::xhci-hcd:xhci_dbc_gadget_ep_queue
                xhci_dbc_gadget_ep_queue

perf::xhci-hcd:xhci_free_virt_device
                xhci_free_virt_device

perf::xhci-hcd:xhci_alloc_virt_device
                xhci_alloc_virt_device

perf::xhci-hcd:xhci_setup_device
                xhci_setup_device

perf::xhci-hcd:xhci_setup_addressable_virt_device
                xhci_setup_addressable_virt_device

perf::xhci-hcd:xhci_stop_device
                xhci_stop_device

perf::xhci-hcd:xhci_urb_enqueue
                xhci_urb_enqueue

perf::xhci-hcd:xhci_urb_giveback
                xhci_urb_giveback

perf::xhci-hcd:xhci_urb_dequeue
                xhci_urb_dequeue

perf::xhci-hcd:xhci_handle_cmd_stop_ep
                xhci_handle_cmd_stop_ep

perf::xhci-hcd:xhci_handle_cmd_set_deq_ep
                xhci_handle_cmd_set_deq_ep

perf::xhci-hcd:xhci_handle_cmd_reset_ep
                xhci_handle_cmd_reset_ep

perf::xhci-hcd:xhci_handle_cmd_config_ep
                xhci_handle_cmd_config_ep

perf::xhci-hcd:xhci_alloc_dev
                xhci_alloc_dev

perf::xhci-hcd:xhci_free_dev
                xhci_free_dev

perf::xhci-hcd:xhci_handle_cmd_disable_slot
                xhci_handle_cmd_disable_slot

perf::xhci-hcd:xhci_discover_or_reset_device
                xhci_discover_or_reset_device

perf::xhci-hcd:xhci_setup_device_slot
                xhci_setup_device_slot

perf::xhci-hcd:xhci_handle_cmd_addr_dev
                xhci_handle_cmd_addr_dev

perf::xhci-hcd:xhci_handle_cmd_reset_dev
                xhci_handle_cmd_reset_dev

perf::xhci-hcd:xhci_handle_cmd_set_deq
                xhci_handle_cmd_set_deq

perf::xhci-hcd:xhci_configure_endpoint
                xhci_configure_endpoint

perf::xhci-hcd:xhci_ring_alloc
                xhci_ring_alloc

perf::xhci-hcd:xhci_ring_free
                xhci_ring_free

perf::xhci-hcd:xhci_ring_expansion
                xhci_ring_expansion

perf::xhci-hcd:xhci_inc_enq
                xhci_inc_enq

perf::xhci-hcd:xhci_inc_deq
                xhci_inc_deq

perf::xhci-hcd:xhci_handle_port_status
                xhci_handle_port_status

perf::xhci-hcd:xhci_get_port_status
                xhci_get_port_status

perf::xhci-hcd:xhci_hub_status_data
                xhci_hub_status_data

perf::xhci-hcd:xhci_dbc_alloc_request
                xhci_dbc_alloc_request

perf::xhci-hcd:xhci_dbc_free_request
                xhci_dbc_free_request

perf::xhci-hcd:xhci_dbc_queue_request
                xhci_dbc_queue_request

perf::xhci-hcd:xhci_dbc_giveback_request
                xhci_dbc_giveback_request

---------------------------------------------------------------------------
perf::mdio      tracepoint (*)

perf::mdio:mdio_access
                mdio_access

---------------------------------------------------------------------------
perf::scsi      tracepoint (*)

perf::scsi:scsi_dispatch_cmd_start
                scsi_dispatch_cmd_start

perf::scsi:scsi_dispatch_cmd_error
                scsi_dispatch_cmd_error

perf::scsi:scsi_dispatch_cmd_done
                scsi_dispatch_cmd_done

perf::scsi:scsi_dispatch_cmd_timeout
                scsi_dispatch_cmd_timeout

perf::scsi:scsi_eh_wakeup
                scsi_eh_wakeup

---------------------------------------------------------------------------
perf::dma_fence tracepoint (*)

perf::dma_fence:dma_fence_annotate_wait_on
                dma_fence_annotate_wait_on

perf::dma_fence:dma_fence_emit
                dma_fence_emit

perf::dma_fence:dma_fence_init
                dma_fence_init

perf::dma_fence:dma_fence_destroy
                dma_fence_destroy

perf::dma_fence:dma_fence_enable_signal
                dma_fence_enable_signal

perf::dma_fence:dma_fence_signaled
                dma_fence_signaled

perf::dma_fence:dma_fence_wait_start
                dma_fence_wait_start

perf::dma_fence:dma_fence_wait_end
                dma_fence_wait_end

---------------------------------------------------------------------------
perf::regmap    tracepoint (*)

perf::regmap:regmap_reg_write
                regmap_reg_write

perf::regmap:regmap_reg_read
                regmap_reg_read

perf::regmap:regmap_reg_read_cache
                regmap_reg_read_cache

perf::regmap:regmap_hw_read_start
                regmap_hw_read_start

perf::regmap:regmap_hw_read_done
                regmap_hw_read_done

perf::regmap:regmap_hw_write_start
                regmap_hw_write_start

perf::regmap:regmap_hw_write_done
                regmap_hw_write_done

perf::regmap:regcache_sync
                regcache_sync

perf::regmap:regmap_cache_only
                regmap_cache_only

perf::regmap:regmap_cache_bypass
                regmap_cache_bypass

perf::regmap:regmap_async_write_start
                regmap_async_write_start

perf::regmap:regmap_async_io_complete
                regmap_async_io_complete

perf::regmap:regmap_async_complete_start
                regmap_async_complete_start

perf::regmap:regmap_async_complete_done
                regmap_async_complete_done

perf::regmap:regcache_drop_region
                regcache_drop_region

---------------------------------------------------------------------------
perf::random    tracepoint (*)

perf::random:add_device_randomness
                add_device_randomness

perf::random:mix_pool_bytes
                mix_pool_bytes

perf::random:mix_pool_bytes_nolock
                mix_pool_bytes_nolock

perf::random:credit_entropy_bits
                credit_entropy_bits

perf::random:push_to_pool
                push_to_pool

perf::random:debit_entropy
                debit_entropy

perf::random:add_input_randomness
                add_input_randomness

perf::random:add_disk_randomness
                add_disk_randomness

perf::random:xfer_secondary_pool
                xfer_secondary_pool

perf::random:get_random_bytes
                get_random_bytes

perf::random:get_random_bytes_arch
                get_random_bytes_arch

perf::random:extract_entropy
                extract_entropy

perf::random:extract_entropy_user
                extract_entropy_user

perf::random:random_read
                random_read

perf::random:urandom_read
                urandom_read

---------------------------------------------------------------------------
perf::gpio      tracepoint (*)

perf::gpio:gpio_direction
                gpio_direction

perf::gpio:gpio_value
                gpio_value

---------------------------------------------------------------------------
perf::block     tracepoint (*)

perf::block:block_touch_buffer
                block_touch_buffer

perf::block:block_dirty_buffer
                block_dirty_buffer

perf::block:block_rq_abort
                block_rq_abort

perf::block:block_rq_requeue
                block_rq_requeue

perf::block:block_rq_complete
                block_rq_complete

perf::block:block_rq_insert
                block_rq_insert

perf::block:block_rq_issue
                block_rq_issue

perf::block:block_bio_bounce
                block_bio_bounce

perf::block:block_bio_complete
                block_bio_complete

perf::block:block_bio_backmerge
                block_bio_backmerge

perf::block:block_bio_frontmerge
                block_bio_frontmerge

perf::block:block_bio_queue
                block_bio_queue

perf::block:block_getrq
                block_getrq

perf::block:block_sleeprq
                block_sleeprq

perf::block:block_plug
                block_plug

perf::block:block_unplug
                block_unplug

perf::block:block_split
                block_split

perf::block:block_bio_remap
                block_bio_remap

perf::block:block_rq_remap
                block_rq_remap

---------------------------------------------------------------------------
perf::filelock  tracepoint (*)

perf::filelock:break_lease_noblock
                break_lease_noblock

perf::filelock:break_lease_block
                break_lease_block

perf::filelock:break_lease_unblock
                break_lease_unblock

perf::filelock:generic_add_lease
                generic_add_lease

perf::filelock:generic_delete_lease
                generic_delete_lease

perf::filelock:time_out_leases
                time_out_leases

---------------------------------------------------------------------------
perf::fs_dax    tracepoint (*)

perf::fs_dax:dax_pmd_fault
                dax_pmd_fault

perf::fs_dax:dax_pmd_fault_done
                dax_pmd_fault_done

perf::fs_dax:dax_pmd_load_hole
                dax_pmd_load_hole

perf::fs_dax:dax_pmd_load_hole_fallback
                dax_pmd_load_hole_fallback

perf::fs_dax:dax_pmd_insert_mapping
                dax_pmd_insert_mapping

perf::fs_dax:dax_pte_fault
                dax_pte_fault

perf::fs_dax:dax_pte_fault_done
                dax_pte_fault_done

perf::fs_dax:dax_load_hole
                dax_load_hole

perf::fs_dax:dax_insert_pfn_mkwrite_no_entry
                dax_insert_pfn_mkwrite_no_entry

perf::fs_dax:dax_insert_pfn_mkwrite
                dax_insert_pfn_mkwrite

perf::fs_dax:dax_insert_mapping
                dax_insert_mapping

perf::fs_dax:dax_writeback_range
                dax_writeback_range

perf::fs_dax:dax_writeback_range_done
                dax_writeback_range_done

perf::fs_dax:dax_writeback_one
                dax_writeback_one

---------------------------------------------------------------------------
perf::writeback tracepoint (*)

perf::writeback:writeback_dirty_page
                writeback_dirty_page

perf::writeback:writeback_dirty_inode_start
                writeback_dirty_inode_start

perf::writeback:writeback_dirty_inode
                writeback_dirty_inode

perf::writeback:writeback_write_inode_start
                writeback_write_inode_start

perf::writeback:writeback_write_inode
                writeback_write_inode

perf::writeback:writeback_queue
                writeback_queue

perf::writeback:writeback_exec
                writeback_exec

perf::writeback:writeback_start
                writeback_start

perf::writeback:writeback_written
                writeback_written

perf::writeback:writeback_wait
                writeback_wait

perf::writeback:writeback_pages_written
                writeback_pages_written

perf::writeback:writeback_nowork
                writeback_nowork

perf::writeback:writeback_wake_background
                writeback_wake_background

perf::writeback:writeback_bdi_register
                writeback_bdi_register

perf::writeback:writeback_bdi_unregister
                writeback_bdi_unregister

perf::writeback:wbc_writepage
                wbc_writepage

perf::writeback:writeback_queue_io
                writeback_queue_io

perf::writeback:global_dirty_state
                global_dirty_state

perf::writeback:bdi_dirty_ratelimit
                bdi_dirty_ratelimit

perf::writeback:balance_dirty_pages
                balance_dirty_pages

perf::writeback:writeback_sb_inodes_requeue
                writeback_sb_inodes_requeue

perf::writeback:writeback_congestion_wait
                writeback_congestion_wait

perf::writeback:writeback_wait_iff_congested
                writeback_wait_iff_congested

perf::writeback:writeback_single_inode_start
                writeback_single_inode_start

perf::writeback:writeback_single_inode
                writeback_single_inode

---------------------------------------------------------------------------
perf::migrate   tracepoint (*)

perf::migrate:mm_migrate_pages
                mm_migrate_pages

perf::migrate:mm_numa_migrate_ratelimit
                mm_numa_migrate_ratelimit

---------------------------------------------------------------------------
perf::compaction
                tracepoint (*)

perf::compaction:mm_compaction_isolate_migratepages
                mm_compaction_isolate_migratepages

perf::compaction:mm_compaction_isolate_freepages
                mm_compaction_isolate_freepages

perf::compaction:mm_compaction_migratepages
                mm_compaction_migratepages

---------------------------------------------------------------------------
perf::kmem      tracepoint (*)

perf::kmem:kmalloc
                kmalloc

perf::kmem:kmem_cache_alloc
                kmem_cache_alloc

perf::kmem:kmalloc_node
                kmalloc_node

perf::kmem:kmem_cache_alloc_node
                kmem_cache_alloc_node

perf::kmem:kfree
                kfree

perf::kmem:kmem_cache_free
                kmem_cache_free

perf::kmem:mm_page_free
                mm_page_free

perf::kmem:mm_page_free_batched
                mm_page_free_batched

perf::kmem:mm_page_alloc
                mm_page_alloc

perf::kmem:mm_page_alloc_zone_locked
                mm_page_alloc_zone_locked

perf::kmem:mm_page_pcpu_drain
                mm_page_pcpu_drain

perf::kmem:mm_page_alloc_extfrag
                mm_page_alloc_extfrag

---------------------------------------------------------------------------
perf::vmscan    tracepoint (*)

perf::vmscan:mm_vmscan_kswapd_sleep
                mm_vmscan_kswapd_sleep

perf::vmscan:mm_vmscan_kswapd_wake
                mm_vmscan_kswapd_wake

perf::vmscan:mm_vmscan_wakeup_kswapd
                mm_vmscan_wakeup_kswapd

perf::vmscan:mm_vmscan_direct_reclaim_begin
                mm_vmscan_direct_reclaim_begin

perf::vmscan:mm_vmscan_memcg_reclaim_begin
                mm_vmscan_memcg_reclaim_begin

perf::vmscan:mm_vmscan_memcg_softlimit_reclaim_begin
                mm_vmscan_memcg_softlimit_reclaim_begin

perf::vmscan:mm_vmscan_direct_reclaim_end
                mm_vmscan_direct_reclaim_end

perf::vmscan:mm_vmscan_memcg_reclaim_end
                mm_vmscan_memcg_reclaim_end

perf::vmscan:mm_vmscan_memcg_softlimit_reclaim_end
                mm_vmscan_memcg_softlimit_reclaim_end

perf::vmscan:mm_shrink_slab_start
                mm_shrink_slab_start

perf::vmscan:mm_shrink_slab_end
                mm_shrink_slab_end

perf::vmscan:mm_vmscan_lru_isolate
                mm_vmscan_lru_isolate

perf::vmscan:mm_vmscan_memcg_isolate
                mm_vmscan_memcg_isolate

perf::vmscan:mm_vmscan_writepage
                mm_vmscan_writepage

perf::vmscan:mm_vmscan_lru_shrink_inactive
                mm_vmscan_lru_shrink_inactive

---------------------------------------------------------------------------
perf::pagemap   tracepoint (*)

perf::pagemap:mm_lru_insertion
                mm_lru_insertion

perf::pagemap:mm_lru_activate
                mm_lru_activate

---------------------------------------------------------------------------
perf::oom       tracepoint (*)

perf::oom:oom_score_adj_update
                oom_score_adj_update

---------------------------------------------------------------------------
perf::filemap   tracepoint (*)

perf::filemap:mm_filemap_delete_from_page_cache
                mm_filemap_delete_from_page_cache

perf::filemap:mm_filemap_add_to_page_cache
                mm_filemap_add_to_page_cache

---------------------------------------------------------------------------
perf::context_tracking
                tracepoint (*)

perf::context_tracking:user_enter
                user_enter

perf::context_tracking:user_exit
                user_exit

---------------------------------------------------------------------------
perf::rpm       tracepoint (*)

perf::rpm:rpm_suspend
                rpm_suspend

perf::rpm:rpm_resume
                rpm_resume

perf::rpm:rpm_idle
                rpm_idle

perf::rpm:rpm_return_int
                rpm_return_int

---------------------------------------------------------------------------
perf::power     tracepoint (*)

perf::power:cpu_idle
                cpu_idle

perf::power:powernv_throttle
                powernv_throttle

perf::power:pstate_sample
                pstate_sample

perf::power:cpu_frequency
                cpu_frequency

perf::power:machine_suspend
                machine_suspend

perf::power:wakeup_source_activate
                wakeup_source_activate

perf::power:wakeup_source_deactivate
                wakeup_source_deactivate

perf::power:clock_enable
                clock_enable

perf::power:clock_disable
                clock_disable

perf::power:clock_set_rate
                clock_set_rate

perf::power:power_domain_target
                power_domain_target

perf::power:pm_qos_add_request
                pm_qos_add_request

perf::power:pm_qos_update_request
                pm_qos_update_request

perf::power:pm_qos_remove_request
                pm_qos_remove_request

perf::power:pm_qos_update_request_timeout
                pm_qos_update_request_timeout

perf::power:pm_qos_update_target
                pm_qos_update_target

perf::power:pm_qos_update_flags
                pm_qos_update_flags

perf::power:dev_pm_qos_add_request
                dev_pm_qos_add_request

perf::power:dev_pm_qos_update_request
                dev_pm_qos_update_request

perf::power:dev_pm_qos_remove_request
                dev_pm_qos_remove_request

---------------------------------------------------------------------------
perf::ftrace    tracepoint (*)

perf::ftrace:function
                function

---------------------------------------------------------------------------
perf::module    tracepoint (*)

perf::module:module_load
                module_load

perf::module:module_free
                module_free

perf::module:module_get
                module_get

perf::module:module_put
                module_put

perf::module:module_request
                module_request

---------------------------------------------------------------------------
perf::sched     tracepoint (*)

perf::sched:sched_kthread_stop
                sched_kthread_stop

perf::sched:sched_kthread_stop_ret
                sched_kthread_stop_ret

perf::sched:sched_wakeup
                sched_wakeup

perf::sched:sched_wakeup_new
                sched_wakeup_new

perf::sched:sched_switch
                sched_switch

perf::sched:sched_migrate_task
                sched_migrate_task

perf::sched:sched_process_free
                sched_process_free

perf::sched:sched_process_exit
                sched_process_exit

perf::sched:sched_wait_task
                sched_wait_task

perf::sched:sched_process_wait
                sched_process_wait

perf::sched:sched_process_fork
                sched_process_fork

perf::sched:sched_process_exec
                sched_process_exec

perf::sched:sched_stat_wait
                sched_stat_wait

perf::sched:sched_stat_sleep
                sched_stat_sleep

perf::sched:sched_stat_iowait
                sched_stat_iowait

perf::sched:sched_stat_blocked
                sched_stat_blocked

perf::sched:sched_stat_runtime
                sched_stat_runtime

perf::sched:sched_pi_setprio
                sched_pi_setprio

perf::sched:sched_process_hang
                sched_process_hang

perf::sched:sched_move_numa
                sched_move_numa

perf::sched:sched_stick_numa
                sched_stick_numa

perf::sched:sched_swap_numa
                sched_swap_numa

perf::sched:sched_wake_idle_without_ipi
                sched_wake_idle_without_ipi

---------------------------------------------------------------------------
perf::rcu       tracepoint (*)

perf::rcu:rcu_utilization
                rcu_utilization

---------------------------------------------------------------------------
perf::workqueue tracepoint (*)

perf::workqueue:workqueue_queue_work
                workqueue_queue_work

perf::workqueue:workqueue_activate_work
                workqueue_activate_work

perf::workqueue:workqueue_execute_start
                workqueue_execute_start

perf::workqueue:workqueue_execute_end
                workqueue_execute_end

---------------------------------------------------------------------------
perf::signal    tracepoint (*)

perf::signal:signal_generate
                signal_generate

perf::signal:signal_deliver
                signal_deliver

---------------------------------------------------------------------------
perf::timer     tracepoint (*)

perf::timer:timer_init
                timer_init

perf::timer:timer_start
                timer_start

perf::timer:timer_expire_entry
                timer_expire_entry

perf::timer:timer_expire_exit
                timer_expire_exit

perf::timer:timer_cancel
                timer_cancel

perf::timer:hrtimer_init
                hrtimer_init

perf::timer:hrtimer_start
                hrtimer_start

perf::timer:hrtimer_expire_entry
                hrtimer_expire_entry

perf::timer:hrtimer_expire_exit
                hrtimer_expire_exit

perf::timer:hrtimer_cancel
                hrtimer_cancel

perf::timer:itimer_state
                itimer_state

perf::timer:itimer_expire
                itimer_expire

perf::timer:tick_stop
                tick_stop

---------------------------------------------------------------------------
perf::irq       tracepoint (*)

perf::irq:irq_handler_entry
                irq_handler_entry

perf::irq:irq_handler_exit
                irq_handler_exit

perf::irq:softirq_entry
                softirq_entry

perf::irq:softirq_exit
                softirq_exit

perf::irq:softirq_raise
                softirq_raise

---------------------------------------------------------------------------
perf::printk    tracepoint (*)

perf::printk:console
                console

---------------------------------------------------------------------------
perf::task      tracepoint (*)

perf::task:task_newtask
                task_newtask

perf::task:task_rename
                task_rename

---------------------------------------------------------------------------
perf::mpx       tracepoint (*)

perf::mpx:mpx_bounds_register_exception
                mpx_bounds_register_exception

perf::mpx:bounds_exception_mpx
                bounds_exception_mpx

perf::mpx:mpx_unmap_zap
                mpx_unmap_zap

perf::mpx:mpx_unmap_search
                mpx_unmap_search

perf::mpx:mpx_new_bounds_table
                mpx_new_bounds_table

---------------------------------------------------------------------------
perf::exceptions
                tracepoint (*)

perf::exceptions:page_fault_user
                page_fault_user

perf::exceptions:page_fault_kernel
                page_fault_kernel

---------------------------------------------------------------------------
perf::mce       tracepoint (*)

perf::mce:mce_record
                mce_record

---------------------------------------------------------------------------
perf::raw_syscalls
                tracepoint (*)

perf::raw_syscalls:sys_enter
                sys_enter

perf::raw_syscalls:sys_exit
                sys_exit

---------------------------------------------------------------------------
perf::vsyscall  tracepoint (*)

perf::vsyscall:emulate_vsyscall
                emulate_vsyscall

---------------------------------------------------------------------------
perf::syscalls  tracepoint (*)

perf::syscalls:sys_enter_socket
                sys_enter_socket

perf::syscalls:sys_exit_socket
                sys_exit_socket

perf::syscalls:sys_enter_socketpair
                sys_enter_socketpair

perf::syscalls:sys_exit_socketpair
                sys_exit_socketpair

perf::syscalls:sys_enter_bind
                sys_enter_bind

perf::syscalls:sys_exit_bind
                sys_exit_bind

perf::syscalls:sys_enter_listen
                sys_enter_listen

perf::syscalls:sys_exit_listen
                sys_exit_listen

perf::syscalls:sys_enter_accept4
                sys_enter_accept4

perf::syscalls:sys_exit_accept4
                sys_exit_accept4

perf::syscalls:sys_enter_accept
                sys_enter_accept

perf::syscalls:sys_exit_accept
                sys_exit_accept

perf::syscalls:sys_enter_connect
                sys_enter_connect

perf::syscalls:sys_exit_connect
                sys_exit_connect

perf::syscalls:sys_enter_getsockname
                sys_enter_getsockname

perf::syscalls:sys_exit_getsockname
                sys_exit_getsockname

perf::syscalls:sys_enter_getpeername
                sys_enter_getpeername

perf::syscalls:sys_exit_getpeername
                sys_exit_getpeername

perf::syscalls:sys_enter_sendto
                sys_enter_sendto

perf::syscalls:sys_exit_sendto
                sys_exit_sendto

perf::syscalls:sys_enter_recvfrom
                sys_enter_recvfrom

perf::syscalls:sys_exit_recvfrom
                sys_exit_recvfrom

perf::syscalls:sys_enter_setsockopt
                sys_enter_setsockopt

perf::syscalls:sys_exit_setsockopt
                sys_exit_setsockopt

perf::syscalls:sys_enter_getsockopt
                sys_enter_getsockopt

perf::syscalls:sys_exit_getsockopt
                sys_exit_getsockopt

perf::syscalls:sys_enter_shutdown
                sys_enter_shutdown

perf::syscalls:sys_exit_shutdown
                sys_exit_shutdown

perf::syscalls:sys_enter_sendmsg
                sys_enter_sendmsg

perf::syscalls:sys_exit_sendmsg
                sys_exit_sendmsg

perf::syscalls:sys_enter_sendmmsg
                sys_enter_sendmmsg

perf::syscalls:sys_exit_sendmmsg
                sys_exit_sendmmsg

perf::syscalls:sys_enter_recvmsg
                sys_enter_recvmsg

perf::syscalls:sys_exit_recvmsg
                sys_exit_recvmsg

perf::syscalls:sys_enter_recvmmsg
                sys_enter_recvmmsg

perf::syscalls:sys_exit_recvmmsg
                sys_exit_recvmmsg

perf::syscalls:sys_enter_getrandom
                sys_enter_getrandom

perf::syscalls:sys_exit_getrandom
                sys_exit_getrandom

perf::syscalls:sys_enter_add_key
                sys_enter_add_key

perf::syscalls:sys_exit_add_key
                sys_exit_add_key

perf::syscalls:sys_enter_request_key
                sys_enter_request_key

perf::syscalls:sys_exit_request_key
                sys_exit_request_key

perf::syscalls:sys_enter_keyctl
                sys_enter_keyctl

perf::syscalls:sys_exit_keyctl
                sys_exit_keyctl

perf::syscalls:sys_enter_mq_open
                sys_enter_mq_open

perf::syscalls:sys_exit_mq_open
                sys_exit_mq_open

perf::syscalls:sys_enter_mq_unlink
                sys_enter_mq_unlink

perf::syscalls:sys_exit_mq_unlink
                sys_exit_mq_unlink

perf::syscalls:sys_enter_mq_timedsend
                sys_enter_mq_timedsend

perf::syscalls:sys_exit_mq_timedsend
                sys_exit_mq_timedsend

perf::syscalls:sys_enter_mq_timedreceive
                sys_enter_mq_timedreceive

perf::syscalls:sys_exit_mq_timedreceive
                sys_exit_mq_timedreceive

perf::syscalls:sys_enter_mq_notify
                sys_enter_mq_notify

perf::syscalls:sys_exit_mq_notify
                sys_exit_mq_notify

perf::syscalls:sys_enter_mq_getsetattr
                sys_enter_mq_getsetattr

perf::syscalls:sys_exit_mq_getsetattr
                sys_exit_mq_getsetattr

perf::syscalls:sys_enter_shmget
                sys_enter_shmget

perf::syscalls:sys_exit_shmget
                sys_exit_shmget

perf::syscalls:sys_enter_shmctl
                sys_enter_shmctl

perf::syscalls:sys_exit_shmctl
                sys_exit_shmctl

perf::syscalls:sys_enter_shmat
                sys_enter_shmat

perf::syscalls:sys_exit_shmat
                sys_exit_shmat

perf::syscalls:sys_enter_shmdt
                sys_enter_shmdt

perf::syscalls:sys_exit_shmdt
                sys_exit_shmdt

perf::syscalls:sys_enter_semget
                sys_enter_semget

perf::syscalls:sys_exit_semget
                sys_exit_semget

perf::syscalls:sys_enter_semctl
                sys_enter_semctl

perf::syscalls:sys_exit_semctl
                sys_exit_semctl

perf::syscalls:sys_enter_semtimedop
                sys_enter_semtimedop

perf::syscalls:sys_exit_semtimedop
                sys_exit_semtimedop

perf::syscalls:sys_enter_semop
                sys_enter_semop

perf::syscalls:sys_exit_semop
                sys_exit_semop

perf::syscalls:sys_enter_msgget
                sys_enter_msgget

perf::syscalls:sys_exit_msgget
                sys_exit_msgget

perf::syscalls:sys_enter_msgctl
                sys_enter_msgctl

perf::syscalls:sys_exit_msgctl
                sys_exit_msgctl

perf::syscalls:sys_enter_msgsnd
                sys_enter_msgsnd

perf::syscalls:sys_exit_msgsnd
                sys_exit_msgsnd

perf::syscalls:sys_enter_msgrcv
                sys_enter_msgrcv

perf::syscalls:sys_exit_msgrcv
                sys_exit_msgrcv

perf::syscalls:sys_enter_lookup_dcookie
                sys_enter_lookup_dcookie

perf::syscalls:sys_exit_lookup_dcookie
                sys_exit_lookup_dcookie

perf::syscalls:sys_enter_quotactl
                sys_enter_quotactl

perf::syscalls:sys_exit_quotactl
                sys_exit_quotactl

perf::syscalls:sys_enter_name_to_handle_at
                sys_enter_name_to_handle_at

perf::syscalls:sys_exit_name_to_handle_at
                sys_exit_name_to_handle_at

perf::syscalls:sys_enter_open_by_handle_at
                sys_enter_open_by_handle_at

perf::syscalls:sys_exit_open_by_handle_at
                sys_exit_open_by_handle_at

perf::syscalls:sys_enter_flock
                sys_enter_flock

perf::syscalls:sys_exit_flock
                sys_exit_flock

perf::syscalls:sys_enter_io_setup
                sys_enter_io_setup

perf::syscalls:sys_exit_io_setup
                sys_exit_io_setup

perf::syscalls:sys_enter_io_destroy
                sys_enter_io_destroy

perf::syscalls:sys_exit_io_destroy
                sys_exit_io_destroy

perf::syscalls:sys_enter_io_submit
                sys_enter_io_submit

perf::syscalls:sys_exit_io_submit
                sys_exit_io_submit

perf::syscalls:sys_enter_io_cancel
                sys_enter_io_cancel

perf::syscalls:sys_exit_io_cancel
                sys_exit_io_cancel

perf::syscalls:sys_enter_io_getevents
                sys_enter_io_getevents

perf::syscalls:sys_exit_io_getevents
                sys_exit_io_getevents

perf::syscalls:sys_enter_userfaultfd
                sys_enter_userfaultfd

perf::syscalls:sys_exit_userfaultfd
                sys_exit_userfaultfd

perf::syscalls:sys_enter_eventfd2
                sys_enter_eventfd2

perf::syscalls:sys_exit_eventfd2
                sys_exit_eventfd2

perf::syscalls:sys_enter_eventfd
                sys_enter_eventfd

perf::syscalls:sys_exit_eventfd
                sys_exit_eventfd

perf::syscalls:sys_enter_timerfd_create
                sys_enter_timerfd_create

perf::syscalls:sys_exit_timerfd_create
                sys_exit_timerfd_create

perf::syscalls:sys_enter_timerfd_settime
                sys_enter_timerfd_settime

perf::syscalls:sys_exit_timerfd_settime
                sys_exit_timerfd_settime

perf::syscalls:sys_enter_timerfd_gettime
                sys_enter_timerfd_gettime

perf::syscalls:sys_exit_timerfd_gettime
                sys_exit_timerfd_gettime

perf::syscalls:sys_enter_signalfd4
                sys_enter_signalfd4

perf::syscalls:sys_exit_signalfd4
                sys_exit_signalfd4

perf::syscalls:sys_enter_signalfd
                sys_enter_signalfd

perf::syscalls:sys_exit_signalfd
                sys_exit_signalfd

perf::syscalls:sys_enter_epoll_create1
                sys_enter_epoll_create1

perf::syscalls:sys_exit_epoll_create1
                sys_exit_epoll_create1

perf::syscalls:sys_enter_epoll_create
                sys_enter_epoll_create

perf::syscalls:sys_exit_epoll_create
                sys_exit_epoll_create

perf::syscalls:sys_enter_epoll_ctl
                sys_enter_epoll_ctl

perf::syscalls:sys_exit_epoll_ctl
                sys_exit_epoll_ctl

perf::syscalls:sys_enter_epoll_wait
                sys_enter_epoll_wait

perf::syscalls:sys_exit_epoll_wait
                sys_exit_epoll_wait

perf::syscalls:sys_enter_epoll_pwait
                sys_enter_epoll_pwait

perf::syscalls:sys_exit_epoll_pwait
                sys_exit_epoll_pwait

perf::syscalls:sys_enter_fanotify_init
                sys_enter_fanotify_init

perf::syscalls:sys_exit_fanotify_init
                sys_exit_fanotify_init

perf::syscalls:sys_enter_fanotify_mark
                sys_enter_fanotify_mark

perf::syscalls:sys_exit_fanotify_mark
                sys_exit_fanotify_mark

perf::syscalls:sys_enter_inotify_init1
                sys_enter_inotify_init1

perf::syscalls:sys_exit_inotify_init1
                sys_exit_inotify_init1

perf::syscalls:sys_enter_inotify_init
                sys_enter_inotify_init

perf::syscalls:sys_exit_inotify_init
                sys_exit_inotify_init

perf::syscalls:sys_enter_inotify_add_watch
                sys_enter_inotify_add_watch

perf::syscalls:sys_exit_inotify_add_watch
                sys_exit_inotify_add_watch

perf::syscalls:sys_enter_inotify_rm_watch
                sys_enter_inotify_rm_watch

perf::syscalls:sys_exit_inotify_rm_watch
                sys_exit_inotify_rm_watch

perf::syscalls:sys_enter_ioprio_set
                sys_enter_ioprio_set

perf::syscalls:sys_exit_ioprio_set
                sys_exit_ioprio_set

perf::syscalls:sys_enter_ioprio_get
                sys_enter_ioprio_get

perf::syscalls:sys_exit_ioprio_get
                sys_exit_ioprio_get

perf::syscalls:sys_enter_statfs
                sys_enter_statfs

perf::syscalls:sys_exit_statfs
                sys_exit_statfs

perf::syscalls:sys_enter_fstatfs
                sys_enter_fstatfs

perf::syscalls:sys_exit_fstatfs
                sys_exit_fstatfs

perf::syscalls:sys_enter_ustat
                sys_enter_ustat

perf::syscalls:sys_exit_ustat
                sys_exit_ustat

perf::syscalls:sys_enter_utime
                sys_enter_utime

perf::syscalls:sys_exit_utime
                sys_exit_utime

perf::syscalls:sys_enter_utimensat
                sys_enter_utimensat

perf::syscalls:sys_exit_utimensat
                sys_exit_utimensat

perf::syscalls:sys_enter_futimesat
                sys_enter_futimesat

perf::syscalls:sys_exit_futimesat
                sys_exit_futimesat

perf::syscalls:sys_enter_utimes
                sys_enter_utimes

perf::syscalls:sys_exit_utimes
                sys_exit_utimes

perf::syscalls:sys_enter_sync
                sys_enter_sync

perf::syscalls:sys_exit_sync
                sys_exit_sync

perf::syscalls:sys_enter_syncfs
                sys_enter_syncfs

perf::syscalls:sys_exit_syncfs
                sys_exit_syncfs

perf::syscalls:sys_enter_fsync
                sys_enter_fsync

perf::syscalls:sys_exit_fsync
                sys_exit_fsync

perf::syscalls:sys_enter_fdatasync
                sys_enter_fdatasync

perf::syscalls:sys_exit_fdatasync
                sys_exit_fdatasync

perf::syscalls:sys_enter_sync_file_range
                sys_enter_sync_file_range

perf::syscalls:sys_exit_sync_file_range
                sys_exit_sync_file_range

perf::syscalls:sys_enter_vmsplice
                sys_enter_vmsplice

perf::syscalls:sys_exit_vmsplice
                sys_exit_vmsplice

perf::syscalls:sys_enter_splice
                sys_enter_splice

perf::syscalls:sys_exit_splice
                sys_exit_splice

perf::syscalls:sys_enter_tee
                sys_enter_tee

perf::syscalls:sys_exit_tee
                sys_exit_tee

perf::syscalls:sys_enter_setxattr
                sys_enter_setxattr

perf::syscalls:sys_exit_setxattr
                sys_exit_setxattr

perf::syscalls:sys_enter_lsetxattr
                sys_enter_lsetxattr

perf::syscalls:sys_exit_lsetxattr
                sys_exit_lsetxattr

perf::syscalls:sys_enter_fsetxattr
                sys_enter_fsetxattr

perf::syscalls:sys_exit_fsetxattr
                sys_exit_fsetxattr

perf::syscalls:sys_enter_getxattr
                sys_enter_getxattr

perf::syscalls:sys_exit_getxattr
                sys_exit_getxattr

perf::syscalls:sys_enter_lgetxattr
                sys_enter_lgetxattr

perf::syscalls:sys_exit_lgetxattr
                sys_exit_lgetxattr

perf::syscalls:sys_enter_fgetxattr
                sys_enter_fgetxattr

perf::syscalls:sys_exit_fgetxattr
                sys_exit_fgetxattr

perf::syscalls:sys_enter_listxattr
                sys_enter_listxattr

perf::syscalls:sys_exit_listxattr
                sys_exit_listxattr

perf::syscalls:sys_enter_llistxattr
                sys_enter_llistxattr

perf::syscalls:sys_exit_llistxattr
                sys_exit_llistxattr

perf::syscalls:sys_enter_flistxattr
                sys_enter_flistxattr

perf::syscalls:sys_exit_flistxattr
                sys_exit_flistxattr

perf::syscalls:sys_enter_removexattr
                sys_enter_removexattr

perf::syscalls:sys_exit_removexattr
                sys_exit_removexattr

perf::syscalls:sys_enter_lremovexattr
                sys_enter_lremovexattr

perf::syscalls:sys_exit_lremovexattr
                sys_exit_lremovexattr

perf::syscalls:sys_enter_fremovexattr
                sys_enter_fremovexattr

perf::syscalls:sys_exit_fremovexattr
                sys_exit_fremovexattr

perf::syscalls:sys_enter_umount
                sys_enter_umount

perf::syscalls:sys_exit_umount
                sys_exit_umount

perf::syscalls:sys_enter_mount
                sys_enter_mount

perf::syscalls:sys_exit_mount
                sys_exit_mount

perf::syscalls:sys_enter_pivot_root
                sys_enter_pivot_root

perf::syscalls:sys_exit_pivot_root
                sys_exit_pivot_root

perf::syscalls:sys_enter_sysfs
                sys_enter_sysfs

perf::syscalls:sys_exit_sysfs
                sys_exit_sysfs

perf::syscalls:sys_enter_dup3
                sys_enter_dup3

perf::syscalls:sys_exit_dup3
                sys_exit_dup3

perf::syscalls:sys_enter_dup2
                sys_enter_dup2

perf::syscalls:sys_exit_dup2
                sys_exit_dup2

perf::syscalls:sys_enter_dup
                sys_enter_dup

perf::syscalls:sys_exit_dup
                sys_exit_dup

perf::syscalls:sys_enter_getcwd
                sys_enter_getcwd

perf::syscalls:sys_exit_getcwd
                sys_exit_getcwd

perf::syscalls:sys_enter_select
                sys_enter_select

perf::syscalls:sys_exit_select
                sys_exit_select

perf::syscalls:sys_enter_pselect6
                sys_enter_pselect6

perf::syscalls:sys_exit_pselect6
                sys_exit_pselect6

perf::syscalls:sys_enter_poll
                sys_enter_poll

perf::syscalls:sys_exit_poll
                sys_exit_poll

perf::syscalls:sys_enter_ppoll
                sys_enter_ppoll

perf::syscalls:sys_exit_ppoll
                sys_exit_ppoll

perf::syscalls:sys_enter_getdents
                sys_enter_getdents

perf::syscalls:sys_exit_getdents
                sys_exit_getdents

perf::syscalls:sys_enter_getdents64
                sys_enter_getdents64

perf::syscalls:sys_exit_getdents64
                sys_exit_getdents64

perf::syscalls:sys_enter_ioctl
                sys_enter_ioctl

perf::syscalls:sys_exit_ioctl
                sys_exit_ioctl

perf::syscalls:sys_enter_fcntl
                sys_enter_fcntl

perf::syscalls:sys_exit_fcntl
                sys_exit_fcntl

perf::syscalls:sys_enter_mknodat
                sys_enter_mknodat

perf::syscalls:sys_exit_mknodat
                sys_exit_mknodat

perf::syscalls:sys_enter_mknod
                sys_enter_mknod

perf::syscalls:sys_exit_mknod
                sys_exit_mknod

perf::syscalls:sys_enter_mkdirat
                sys_enter_mkdirat

perf::syscalls:sys_exit_mkdirat
                sys_exit_mkdirat

perf::syscalls:sys_enter_mkdir
                sys_enter_mkdir

perf::syscalls:sys_exit_mkdir
                sys_exit_mkdir

perf::syscalls:sys_enter_rmdir
                sys_enter_rmdir

perf::syscalls:sys_exit_rmdir
                sys_exit_rmdir

perf::syscalls:sys_enter_unlinkat
                sys_enter_unlinkat

perf::syscalls:sys_exit_unlinkat
                sys_exit_unlinkat

perf::syscalls:sys_enter_unlink
                sys_enter_unlink

perf::syscalls:sys_exit_unlink
                sys_exit_unlink

perf::syscalls:sys_enter_symlinkat
                sys_enter_symlinkat

perf::syscalls:sys_exit_symlinkat
                sys_exit_symlinkat

perf::syscalls:sys_enter_symlink
                sys_enter_symlink

perf::syscalls:sys_exit_symlink
                sys_exit_symlink

perf::syscalls:sys_enter_linkat
                sys_enter_linkat

perf::syscalls:sys_exit_linkat
                sys_exit_linkat

perf::syscalls:sys_enter_link
                sys_enter_link

perf::syscalls:sys_exit_link
                sys_exit_link

perf::syscalls:sys_enter_renameat2
                sys_enter_renameat2

perf::syscalls:sys_exit_renameat2
                sys_exit_renameat2

perf::syscalls:sys_enter_renameat
                sys_enter_renameat

perf::syscalls:sys_exit_renameat
                sys_exit_renameat

perf::syscalls:sys_enter_rename
                sys_enter_rename

perf::syscalls:sys_exit_rename
                sys_exit_rename

perf::syscalls:sys_enter_pipe2
                sys_enter_pipe2

perf::syscalls:sys_exit_pipe2
                sys_exit_pipe2

perf::syscalls:sys_enter_pipe
                sys_enter_pipe

perf::syscalls:sys_exit_pipe
                sys_exit_pipe

perf::syscalls:sys_enter_newstat
                sys_enter_newstat

perf::syscalls:sys_exit_newstat
                sys_exit_newstat

perf::syscalls:sys_enter_newlstat
                sys_enter_newlstat

perf::syscalls:sys_exit_newlstat
                sys_exit_newlstat

perf::syscalls:sys_enter_newfstatat
                sys_enter_newfstatat

perf::syscalls:sys_exit_newfstatat
                sys_exit_newfstatat

perf::syscalls:sys_enter_newfstat
                sys_enter_newfstat

perf::syscalls:sys_exit_newfstat
                sys_exit_newfstat

perf::syscalls:sys_enter_readlinkat
                sys_enter_readlinkat

perf::syscalls:sys_exit_readlinkat
                sys_exit_readlinkat

perf::syscalls:sys_enter_readlink
                sys_enter_readlink

perf::syscalls:sys_exit_readlink
                sys_exit_readlink

perf::syscalls:sys_enter_lseek
                sys_enter_lseek

perf::syscalls:sys_exit_lseek
                sys_exit_lseek

perf::syscalls:sys_enter_read
                sys_enter_read

perf::syscalls:sys_exit_read
                sys_exit_read

perf::syscalls:sys_enter_write
                sys_enter_write

perf::syscalls:sys_exit_write
                sys_exit_write

perf::syscalls:sys_enter_pread64
                sys_enter_pread64

perf::syscalls:sys_exit_pread64
                sys_exit_pread64

perf::syscalls:sys_enter_pwrite64
                sys_enter_pwrite64

perf::syscalls:sys_exit_pwrite64
                sys_exit_pwrite64

perf::syscalls:sys_enter_readv
                sys_enter_readv

perf::syscalls:sys_exit_readv
                sys_exit_readv

perf::syscalls:sys_enter_writev
                sys_enter_writev

perf::syscalls:sys_exit_writev
                sys_exit_writev

perf::syscalls:sys_enter_preadv
                sys_enter_preadv

perf::syscalls:sys_exit_preadv
                sys_exit_preadv

perf::syscalls:sys_enter_pwritev
                sys_enter_pwritev

perf::syscalls:sys_exit_pwritev
                sys_exit_pwritev

perf::syscalls:sys_enter_sendfile64
                sys_enter_sendfile64

perf::syscalls:sys_exit_sendfile64
                sys_exit_sendfile64

perf::syscalls:sys_enter_copy_file_range
                sys_enter_copy_file_range

perf::syscalls:sys_exit_copy_file_range
                sys_exit_copy_file_range

perf::syscalls:sys_enter_truncate
                sys_enter_truncate

perf::syscalls:sys_exit_truncate
                sys_exit_truncate

perf::syscalls:sys_enter_ftruncate
                sys_enter_ftruncate

perf::syscalls:sys_exit_ftruncate
                sys_exit_ftruncate

perf::syscalls:sys_enter_fallocate
                sys_enter_fallocate

perf::syscalls:sys_exit_fallocate
                sys_exit_fallocate

perf::syscalls:sys_enter_faccessat
                sys_enter_faccessat

perf::syscalls:sys_exit_faccessat
                sys_exit_faccessat

perf::syscalls:sys_enter_access
                sys_enter_access

perf::syscalls:sys_exit_access
                sys_exit_access

perf::syscalls:sys_enter_chdir
                sys_enter_chdir

perf::syscalls:sys_exit_chdir
                sys_exit_chdir

perf::syscalls:sys_enter_fchdir
                sys_enter_fchdir

perf::syscalls:sys_exit_fchdir
                sys_exit_fchdir

perf::syscalls:sys_enter_chroot
                sys_enter_chroot

perf::syscalls:sys_exit_chroot
                sys_exit_chroot

perf::syscalls:sys_enter_fchmod
                sys_enter_fchmod

perf::syscalls:sys_exit_fchmod
                sys_exit_fchmod

perf::syscalls:sys_enter_fchmodat
                sys_enter_fchmodat

perf::syscalls:sys_exit_fchmodat
                sys_exit_fchmodat

perf::syscalls:sys_enter_chmod
                sys_enter_chmod

perf::syscalls:sys_exit_chmod
                sys_exit_chmod

perf::syscalls:sys_enter_fchownat
                sys_enter_fchownat

perf::syscalls:sys_exit_fchownat
                sys_exit_fchownat

perf::syscalls:sys_enter_chown
                sys_enter_chown

perf::syscalls:sys_exit_chown
                sys_exit_chown

perf::syscalls:sys_enter_lchown
                sys_enter_lchown

perf::syscalls:sys_exit_lchown
                sys_exit_lchown

perf::syscalls:sys_enter_fchown
                sys_enter_fchown

perf::syscalls:sys_exit_fchown
                sys_exit_fchown

perf::syscalls:sys_enter_open
                sys_enter_open

perf::syscalls:sys_exit_open
                sys_exit_open

perf::syscalls:sys_enter_openat
                sys_enter_openat

perf::syscalls:sys_exit_openat
                sys_exit_openat

perf::syscalls:sys_enter_creat
                sys_enter_creat

perf::syscalls:sys_exit_creat
                sys_exit_creat

perf::syscalls:sys_enter_close
                sys_enter_close

perf::syscalls:sys_exit_close
                sys_exit_close

perf::syscalls:sys_enter_vhangup
                sys_enter_vhangup

perf::syscalls:sys_exit_vhangup
                sys_exit_vhangup

perf::syscalls:sys_enter_move_pages
                sys_enter_move_pages

perf::syscalls:sys_exit_move_pages
                sys_exit_move_pages

perf::syscalls:sys_enter_mbind
                sys_enter_mbind

perf::syscalls:sys_exit_mbind
                sys_exit_mbind

perf::syscalls:sys_enter_set_mempolicy
                sys_enter_set_mempolicy

perf::syscalls:sys_exit_set_mempolicy
                sys_exit_set_mempolicy

perf::syscalls:sys_enter_migrate_pages
                sys_enter_migrate_pages

perf::syscalls:sys_exit_migrate_pages
                sys_exit_migrate_pages

perf::syscalls:sys_enter_get_mempolicy
                sys_enter_get_mempolicy

perf::syscalls:sys_exit_get_mempolicy
                sys_exit_get_mempolicy

perf::syscalls:sys_enter_swapoff
                sys_enter_swapoff

perf::syscalls:sys_exit_swapoff
                sys_exit_swapoff

perf::syscalls:sys_enter_swapon
                sys_enter_swapon

perf::syscalls:sys_exit_swapon
                sys_exit_swapon

perf::syscalls:sys_enter_process_vm_readv
                sys_enter_process_vm_readv

perf::syscalls:sys_exit_process_vm_readv
                sys_exit_process_vm_readv

perf::syscalls:sys_enter_process_vm_writev
                sys_enter_process_vm_writev

perf::syscalls:sys_exit_process_vm_writev
                sys_exit_process_vm_writev

perf::syscalls:sys_enter_msync
                sys_enter_msync

perf::syscalls:sys_exit_msync
                sys_exit_msync

perf::syscalls:sys_enter_mremap
                sys_enter_mremap

perf::syscalls:sys_exit_mremap
                sys_exit_mremap

perf::syscalls:sys_enter_mprotect
                sys_enter_mprotect

perf::syscalls:sys_exit_mprotect
                sys_exit_mprotect

perf::syscalls:sys_enter_pkey_mprotect
                sys_enter_pkey_mprotect

perf::syscalls:sys_exit_pkey_mprotect
                sys_exit_pkey_mprotect

perf::syscalls:sys_enter_pkey_alloc
                sys_enter_pkey_alloc

perf::syscalls:sys_exit_pkey_alloc
                sys_exit_pkey_alloc

perf::syscalls:sys_enter_pkey_free
                sys_enter_pkey_free

perf::syscalls:sys_exit_pkey_free
                sys_exit_pkey_free

perf::syscalls:sys_enter_brk
                sys_enter_brk

perf::syscalls:sys_exit_brk
                sys_exit_brk

perf::syscalls:sys_enter_munmap
                sys_enter_munmap

perf::syscalls:sys_exit_munmap
                sys_exit_munmap

perf::syscalls:sys_enter_mlock
                sys_enter_mlock

perf::syscalls:sys_exit_mlock
                sys_exit_mlock

perf::syscalls:sys_enter_mlock2
                sys_enter_mlock2

perf::syscalls:sys_exit_mlock2
                sys_exit_mlock2

perf::syscalls:sys_enter_munlock
                sys_enter_munlock

perf::syscalls:sys_exit_munlock
                sys_exit_munlock

perf::syscalls:sys_enter_mlockall
                sys_enter_mlockall

perf::syscalls:sys_exit_mlockall
                sys_exit_mlockall

perf::syscalls:sys_enter_munlockall
                sys_enter_munlockall

perf::syscalls:sys_exit_munlockall
                sys_exit_munlockall

perf::syscalls:sys_enter_mincore
                sys_enter_mincore

perf::syscalls:sys_exit_mincore
                sys_exit_mincore

perf::syscalls:sys_enter_madvise
                sys_enter_madvise

perf::syscalls:sys_exit_madvise
                sys_exit_madvise

perf::syscalls:sys_enter_remap_file_pages
                sys_enter_remap_file_pages

perf::syscalls:sys_exit_remap_file_pages
                sys_exit_remap_file_pages

perf::syscalls:sys_enter_memfd_create
                sys_enter_memfd_create

perf::syscalls:sys_exit_memfd_create
                sys_exit_memfd_create

perf::syscalls:sys_enter_readahead
                sys_enter_readahead

perf::syscalls:sys_exit_readahead
                sys_exit_readahead

perf::syscalls:sys_enter_fadvise64
                sys_enter_fadvise64

perf::syscalls:sys_exit_fadvise64
                sys_exit_fadvise64

perf::syscalls:sys_enter_perf_event_open
                sys_enter_perf_event_open

perf::syscalls:sys_exit_perf_event_open
                sys_exit_perf_event_open

perf::syscalls:sys_enter_bpf
                sys_enter_bpf

perf::syscalls:sys_exit_bpf
                sys_exit_bpf

perf::syscalls:sys_enter_seccomp
                sys_enter_seccomp

perf::syscalls:sys_exit_seccomp
                sys_exit_seccomp

perf::syscalls:sys_enter_kexec_file_load
                sys_enter_kexec_file_load

perf::syscalls:sys_exit_kexec_file_load
                sys_exit_kexec_file_load

perf::syscalls:sys_enter_kexec_load
                sys_enter_kexec_load

perf::syscalls:sys_exit_kexec_load
                sys_exit_kexec_load

perf::syscalls:sys_enter_acct
                sys_enter_acct

perf::syscalls:sys_exit_acct
                sys_exit_acct

perf::syscalls:sys_enter_delete_module
                sys_enter_delete_module

perf::syscalls:sys_exit_delete_module
                sys_exit_delete_module

perf::syscalls:sys_enter_init_module
                sys_enter_init_module

perf::syscalls:sys_exit_init_module
                sys_exit_init_module

perf::syscalls:sys_enter_finit_module
                sys_enter_finit_module

perf::syscalls:sys_exit_finit_module
                sys_exit_finit_module

perf::syscalls:sys_enter_set_robust_list
                sys_enter_set_robust_list

perf::syscalls:sys_exit_set_robust_list
                sys_exit_set_robust_list

perf::syscalls:sys_enter_get_robust_list
                sys_enter_get_robust_list

perf::syscalls:sys_exit_get_robust_list
                sys_exit_get_robust_list

perf::syscalls:sys_enter_futex
                sys_enter_futex

perf::syscalls:sys_exit_futex
                sys_exit_futex

perf::syscalls:sys_enter_kcmp
                sys_enter_kcmp

perf::syscalls:sys_exit_kcmp
                sys_exit_kcmp

perf::syscalls:sys_enter_membarrier
                sys_enter_membarrier

perf::syscalls:sys_exit_membarrier
                sys_exit_membarrier

perf::syscalls:sys_enter_sched_setscheduler
                sys_enter_sched_setscheduler

perf::syscalls:sys_exit_sched_setscheduler
                sys_exit_sched_setscheduler

perf::syscalls:sys_enter_sched_setparam
                sys_enter_sched_setparam

perf::syscalls:sys_exit_sched_setparam
                sys_exit_sched_setparam

perf::syscalls:sys_enter_sched_setattr
                sys_enter_sched_setattr

perf::syscalls:sys_exit_sched_setattr
                sys_exit_sched_setattr

perf::syscalls:sys_enter_sched_getscheduler
                sys_enter_sched_getscheduler

perf::syscalls:sys_exit_sched_getscheduler
                sys_exit_sched_getscheduler

perf::syscalls:sys_enter_sched_getparam
                sys_enter_sched_getparam

perf::syscalls:sys_exit_sched_getparam
                sys_exit_sched_getparam

perf::syscalls:sys_enter_sched_getattr
                sys_enter_sched_getattr

perf::syscalls:sys_exit_sched_getattr
                sys_exit_sched_getattr

perf::syscalls:sys_enter_sched_setaffinity
                sys_enter_sched_setaffinity

perf::syscalls:sys_exit_sched_setaffinity
                sys_exit_sched_setaffinity

perf::syscalls:sys_enter_sched_getaffinity
                sys_enter_sched_getaffinity

perf::syscalls:sys_exit_sched_getaffinity
                sys_exit_sched_getaffinity

perf::syscalls:sys_enter_sched_yield
                sys_enter_sched_yield

perf::syscalls:sys_exit_sched_yield
                sys_exit_sched_yield

perf::syscalls:sys_enter_sched_get_priority_max
                sys_enter_sched_get_priority_max

perf::syscalls:sys_exit_sched_get_priority_max
                sys_exit_sched_get_priority_max

perf::syscalls:sys_enter_sched_get_priority_min
                sys_enter_sched_get_priority_min

perf::syscalls:sys_exit_sched_get_priority_min
                sys_exit_sched_get_priority_min

perf::syscalls:sys_enter_sched_rr_get_interval
                sys_enter_sched_rr_get_interval

perf::syscalls:sys_exit_sched_rr_get_interval
                sys_exit_sched_rr_get_interval

perf::syscalls:sys_enter_getgroups
                sys_enter_getgroups

perf::syscalls:sys_exit_getgroups
                sys_exit_getgroups

perf::syscalls:sys_enter_setgroups
                sys_enter_setgroups

perf::syscalls:sys_exit_setgroups
                sys_exit_setgroups

perf::syscalls:sys_enter_setns
                sys_enter_setns

perf::syscalls:sys_exit_setns
                sys_exit_setns

perf::syscalls:sys_enter_nanosleep
                sys_enter_nanosleep

perf::syscalls:sys_exit_nanosleep
                sys_exit_nanosleep

perf::syscalls:sys_enter_timer_create
                sys_enter_timer_create

perf::syscalls:sys_exit_timer_create
                sys_exit_timer_create

perf::syscalls:sys_enter_timer_gettime
                sys_enter_timer_gettime

perf::syscalls:sys_exit_timer_gettime
                sys_exit_timer_gettime

perf::syscalls:sys_enter_timer_getoverrun
                sys_enter_timer_getoverrun

perf::syscalls:sys_exit_timer_getoverrun
                sys_exit_timer_getoverrun

perf::syscalls:sys_enter_timer_settime
                sys_enter_timer_settime

perf::syscalls:sys_exit_timer_settime
                sys_exit_timer_settime

perf::syscalls:sys_enter_timer_delete
                sys_enter_timer_delete

perf::syscalls:sys_exit_timer_delete
                sys_exit_timer_delete

perf::syscalls:sys_enter_clock_settime
                sys_enter_clock_settime

perf::syscalls:sys_exit_clock_settime
                sys_exit_clock_settime

perf::syscalls:sys_enter_clock_gettime
                sys_enter_clock_gettime

perf::syscalls:sys_exit_clock_gettime
                sys_exit_clock_gettime

perf::syscalls:sys_enter_clock_adjtime
                sys_enter_clock_adjtime

perf::syscalls:sys_exit_clock_adjtime
                sys_exit_clock_adjtime

perf::syscalls:sys_enter_clock_getres
                sys_enter_clock_getres

perf::syscalls:sys_exit_clock_getres
                sys_exit_clock_getres

perf::syscalls:sys_enter_clock_nanosleep
                sys_enter_clock_nanosleep

perf::syscalls:sys_exit_clock_nanosleep
                sys_exit_clock_nanosleep

perf::syscalls:sys_enter_setpriority
                sys_enter_setpriority

perf::syscalls:sys_exit_setpriority
                sys_exit_setpriority

perf::syscalls:sys_enter_getpriority
                sys_enter_getpriority

perf::syscalls:sys_exit_getpriority
                sys_exit_getpriority

perf::syscalls:sys_enter_reboot
                sys_enter_reboot

perf::syscalls:sys_exit_reboot
                sys_exit_reboot

perf::syscalls:sys_enter_setregid
                sys_enter_setregid

perf::syscalls:sys_exit_setregid
                sys_exit_setregid

perf::syscalls:sys_enter_setgid
                sys_enter_setgid

perf::syscalls:sys_exit_setgid
                sys_exit_setgid

perf::syscalls:sys_enter_setreuid
                sys_enter_setreuid

perf::syscalls:sys_exit_setreuid
                sys_exit_setreuid

perf::syscalls:sys_enter_setuid
                sys_enter_setuid

perf::syscalls:sys_exit_setuid
                sys_exit_setuid

perf::syscalls:sys_enter_setresuid
                sys_enter_setresuid

perf::syscalls:sys_exit_setresuid
                sys_exit_setresuid

perf::syscalls:sys_enter_getresuid
                sys_enter_getresuid

perf::syscalls:sys_exit_getresuid
                sys_exit_getresuid

perf::syscalls:sys_enter_setresgid
                sys_enter_setresgid

perf::syscalls:sys_exit_setresgid
                sys_exit_setresgid

perf::syscalls:sys_enter_getresgid
                sys_enter_getresgid

perf::syscalls:sys_exit_getresgid
                sys_exit_getresgid

perf::syscalls:sys_enter_setfsuid
                sys_enter_setfsuid

perf::syscalls:sys_exit_setfsuid
                sys_exit_setfsuid

perf::syscalls:sys_enter_setfsgid
                sys_enter_setfsgid

perf::syscalls:sys_exit_setfsgid
                sys_exit_setfsgid

perf::syscalls:sys_enter_getpid
                sys_enter_getpid

perf::syscalls:sys_exit_getpid
                sys_exit_getpid

perf::syscalls:sys_enter_gettid
                sys_enter_gettid

perf::syscalls:sys_exit_gettid
                sys_exit_gettid

perf::syscalls:sys_enter_getppid
                sys_enter_getppid

perf::syscalls:sys_exit_getppid
                sys_exit_getppid

perf::syscalls:sys_enter_getuid
                sys_enter_getuid

perf::syscalls:sys_exit_getuid
                sys_exit_getuid

perf::syscalls:sys_enter_geteuid
                sys_enter_geteuid

perf::syscalls:sys_exit_geteuid
                sys_exit_geteuid

perf::syscalls:sys_enter_getgid
                sys_enter_getgid

perf::syscalls:sys_exit_getgid
                sys_exit_getgid

perf::syscalls:sys_enter_getegid
                sys_enter_getegid

perf::syscalls:sys_exit_getegid
                sys_exit_getegid

perf::syscalls:sys_enter_times
                sys_enter_times

perf::syscalls:sys_exit_times
                sys_exit_times

perf::syscalls:sys_enter_setpgid
                sys_enter_setpgid

perf::syscalls:sys_exit_setpgid
                sys_exit_setpgid

perf::syscalls:sys_enter_getpgid
                sys_enter_getpgid

perf::syscalls:sys_exit_getpgid
                sys_exit_getpgid

perf::syscalls:sys_enter_getpgrp
                sys_enter_getpgrp

perf::syscalls:sys_exit_getpgrp
                sys_exit_getpgrp

perf::syscalls:sys_enter_getsid
                sys_enter_getsid

perf::syscalls:sys_exit_getsid
                sys_exit_getsid

perf::syscalls:sys_enter_setsid
                sys_enter_setsid

perf::syscalls:sys_exit_setsid
                sys_exit_setsid

perf::syscalls:sys_enter_newuname
                sys_enter_newuname

perf::syscalls:sys_exit_newuname
                sys_exit_newuname

perf::syscalls:sys_enter_sethostname
                sys_enter_sethostname

perf::syscalls:sys_exit_sethostname
                sys_exit_sethostname

perf::syscalls:sys_enter_setdomainname
                sys_enter_setdomainname

perf::syscalls:sys_exit_setdomainname
                sys_exit_setdomainname

perf::syscalls:sys_enter_getrlimit
                sys_enter_getrlimit

perf::syscalls:sys_exit_getrlimit
                sys_exit_getrlimit

perf::syscalls:sys_enter_prlimit64
                sys_enter_prlimit64

perf::syscalls:sys_exit_prlimit64
                sys_exit_prlimit64

perf::syscalls:sys_enter_setrlimit
                sys_enter_setrlimit

perf::syscalls:sys_exit_setrlimit
                sys_exit_setrlimit

perf::syscalls:sys_enter_getrusage
                sys_enter_getrusage

perf::syscalls:sys_exit_getrusage
                sys_exit_getrusage

perf::syscalls:sys_enter_umask
                sys_enter_umask

perf::syscalls:sys_exit_umask
                sys_exit_umask

perf::syscalls:sys_enter_prctl
                sys_enter_prctl

perf::syscalls:sys_exit_prctl
                sys_exit_prctl

perf::syscalls:sys_enter_getcpu
                sys_enter_getcpu

perf::syscalls:sys_exit_getcpu
                sys_exit_getcpu

perf::syscalls:sys_enter_sysinfo
                sys_enter_sysinfo

perf::syscalls:sys_exit_sysinfo
                sys_exit_sysinfo

perf::syscalls:sys_enter_restart_syscall
                sys_enter_restart_syscall

perf::syscalls:sys_exit_restart_syscall
                sys_exit_restart_syscall

perf::syscalls:sys_enter_rt_sigprocmask
                sys_enter_rt_sigprocmask

perf::syscalls:sys_exit_rt_sigprocmask
                sys_exit_rt_sigprocmask

perf::syscalls:sys_enter_rt_sigpending
                sys_enter_rt_sigpending

perf::syscalls:sys_exit_rt_sigpending
                sys_exit_rt_sigpending

perf::syscalls:sys_enter_rt_sigtimedwait
                sys_enter_rt_sigtimedwait

perf::syscalls:sys_exit_rt_sigtimedwait
                sys_exit_rt_sigtimedwait

perf::syscalls:sys_enter_kill
                sys_enter_kill

perf::syscalls:sys_exit_kill
                sys_exit_kill

perf::syscalls:sys_enter_tgkill
                sys_enter_tgkill

perf::syscalls:sys_exit_tgkill
                sys_exit_tgkill

perf::syscalls:sys_enter_tkill
                sys_enter_tkill

perf::syscalls:sys_exit_tkill
                sys_exit_tkill

perf::syscalls:sys_enter_rt_sigqueueinfo
                sys_enter_rt_sigqueueinfo

perf::syscalls:sys_exit_rt_sigqueueinfo
                sys_exit_rt_sigqueueinfo

perf::syscalls:sys_enter_rt_tgsigqueueinfo
                sys_enter_rt_tgsigqueueinfo

perf::syscalls:sys_exit_rt_tgsigqueueinfo
                sys_exit_rt_tgsigqueueinfo

perf::syscalls:sys_enter_sigaltstack
                sys_enter_sigaltstack

perf::syscalls:sys_exit_sigaltstack
                sys_exit_sigaltstack

perf::syscalls:sys_enter_rt_sigaction
                sys_enter_rt_sigaction

perf::syscalls:sys_exit_rt_sigaction
                sys_exit_rt_sigaction

perf::syscalls:sys_enter_pause
                sys_enter_pause

perf::syscalls:sys_exit_pause
                sys_exit_pause

perf::syscalls:sys_enter_rt_sigsuspend
                sys_enter_rt_sigsuspend

perf::syscalls:sys_exit_rt_sigsuspend
                sys_exit_rt_sigsuspend

perf::syscalls:sys_enter_alarm
                sys_enter_alarm

perf::syscalls:sys_exit_alarm
                sys_exit_alarm

perf::syscalls:sys_enter_ptrace
                sys_enter_ptrace

perf::syscalls:sys_exit_ptrace
                sys_exit_ptrace

perf::syscalls:sys_enter_capget
                sys_enter_capget

perf::syscalls:sys_exit_capget
                sys_exit_capget

perf::syscalls:sys_enter_capset
                sys_enter_capset

perf::syscalls:sys_exit_capset
                sys_exit_capset

perf::syscalls:sys_enter_sysctl
                sys_enter_sysctl

perf::syscalls:sys_exit_sysctl
                sys_exit_sysctl

perf::syscalls:sys_enter_time
                sys_enter_time

perf::syscalls:sys_exit_time
                sys_exit_time

perf::syscalls:sys_enter_gettimeofday
                sys_enter_gettimeofday

perf::syscalls:sys_exit_gettimeofday
                sys_exit_gettimeofday

perf::syscalls:sys_enter_settimeofday
                sys_enter_settimeofday

perf::syscalls:sys_exit_settimeofday
                sys_exit_settimeofday

perf::syscalls:sys_enter_adjtimex
                sys_enter_adjtimex

perf::syscalls:sys_exit_adjtimex
                sys_exit_adjtimex

perf::syscalls:sys_enter_getitimer
                sys_enter_getitimer

perf::syscalls:sys_exit_getitimer
                sys_exit_getitimer

perf::syscalls:sys_enter_setitimer
                sys_enter_setitimer

perf::syscalls:sys_exit_setitimer
                sys_exit_setitimer

perf::syscalls:sys_enter_exit
                sys_enter_exit

perf::syscalls:sys_exit_exit
                sys_exit_exit

perf::syscalls:sys_enter_exit_group
                sys_enter_exit_group

perf::syscalls:sys_exit_exit_group
                sys_exit_exit_group

perf::syscalls:sys_enter_waitid
                sys_enter_waitid

perf::syscalls:sys_exit_waitid
                sys_exit_waitid

perf::syscalls:sys_enter_wait4
                sys_enter_wait4

perf::syscalls:sys_exit_wait4
                sys_exit_wait4

perf::syscalls:sys_enter_syslog
                sys_enter_syslog

perf::syscalls:sys_exit_syslog
                sys_exit_syslog

perf::syscalls:sys_enter_personality
                sys_enter_personality

perf::syscalls:sys_exit_personality
                sys_exit_personality

perf::syscalls:sys_enter_set_tid_address
                sys_enter_set_tid_address

perf::syscalls:sys_exit_set_tid_address
                sys_exit_set_tid_address

perf::syscalls:sys_enter_unshare
                sys_enter_unshare

perf::syscalls:sys_exit_unshare
                sys_exit_unshare

perf::syscalls:sys_enter_mmap
                sys_enter_mmap

perf::syscalls:sys_exit_mmap
                sys_exit_mmap

perf::syscalls:sys_enter_modify_ldt
                sys_enter_modify_ldt

perf::syscalls:sys_exit_modify_ldt
                sys_exit_modify_ldt

---------------------------------------------------------------------------
perf::irq_vectors
                tracepoint (*)

perf::irq_vectors:local_timer_entry
                local_timer_entry

perf::irq_vectors:local_timer_exit
                local_timer_exit

perf::irq_vectors:reschedule_entry
                reschedule_entry

perf::irq_vectors:reschedule_exit
                reschedule_exit

perf::irq_vectors:spurious_apic_entry
                spurious_apic_entry

perf::irq_vectors:spurious_apic_exit
                spurious_apic_exit

perf::irq_vectors:error_apic_entry
                error_apic_entry

perf::irq_vectors:error_apic_exit
                error_apic_exit

perf::irq_vectors:x86_platform_ipi_entry
                x86_platform_ipi_entry

perf::irq_vectors:x86_platform_ipi_exit
                x86_platform_ipi_exit

perf::irq_vectors:irq_work_entry
                irq_work_entry

perf::irq_vectors:irq_work_exit
                irq_work_exit

perf::irq_vectors:call_function_entry
                call_function_entry

perf::irq_vectors:call_function_exit
                call_function_exit

perf::irq_vectors:call_function_single_entry
                call_function_single_entry

perf::irq_vectors:call_function_single_exit
                call_function_single_exit

perf::irq_vectors:threshold_apic_entry
                threshold_apic_entry

perf::irq_vectors:threshold_apic_exit
                threshold_apic_exit

perf::irq_vectors:deferred_error_apic_entry
                deferred_error_apic_entry

perf::irq_vectors:deferred_error_apic_exit
                deferred_error_apic_exit

perf::irq_vectors:thermal_apic_entry
                thermal_apic_entry

perf::irq_vectors:thermal_apic_exit
                thermal_apic_exit

---------------------------------------------------------------------------
perf::hyperv    tracepoint (*)

perf::hyperv:hyperv_mmu_flush_tlb_others
                hyperv_mmu_flush_tlb_others

---------------------------------------------------------------------------
perf::xen       tracepoint (*)

perf::xen:xen_mc_batch
                xen_mc_batch

perf::xen:xen_mc_issue
                xen_mc_issue

perf::xen:xen_mc_entry
                xen_mc_entry

perf::xen:xen_mc_entry_alloc
                xen_mc_entry_alloc

perf::xen:xen_mc_callback
                xen_mc_callback

perf::xen:xen_mc_flush_reason
                xen_mc_flush_reason

perf::xen:xen_mc_flush
                xen_mc_flush

perf::xen:xen_mc_extend_args
                xen_mc_extend_args

perf::xen:xen_mmu_set_pte
                xen_mmu_set_pte

perf::xen:xen_mmu_set_pte_atomic
                xen_mmu_set_pte_atomic

perf::xen:xen_mmu_set_domain_pte
                xen_mmu_set_domain_pte

perf::xen:xen_mmu_set_pte_at
                xen_mmu_set_pte_at

perf::xen:xen_mmu_pte_clear
                xen_mmu_pte_clear

perf::xen:xen_mmu_set_pmd
                xen_mmu_set_pmd

perf::xen:xen_mmu_pmd_clear
                xen_mmu_pmd_clear

perf::xen:xen_mmu_set_pud
                xen_mmu_set_pud

perf::xen:xen_mmu_set_pgd
                xen_mmu_set_pgd

perf::xen:xen_mmu_pud_clear
                xen_mmu_pud_clear

perf::xen:xen_mmu_pgd_clear
                xen_mmu_pgd_clear

perf::xen:xen_mmu_ptep_modify_prot_start
                xen_mmu_ptep_modify_prot_start

perf::xen:xen_mmu_ptep_modify_prot_commit
                xen_mmu_ptep_modify_prot_commit

perf::xen:xen_mmu_alloc_ptpage
                xen_mmu_alloc_ptpage

perf::xen:xen_mmu_release_ptpage
                xen_mmu_release_ptpage

perf::xen:xen_mmu_pgd_pin
                xen_mmu_pgd_pin

perf::xen:xen_mmu_pgd_unpin
                xen_mmu_pgd_unpin

perf::xen:xen_mmu_flush_tlb_all
                xen_mmu_flush_tlb_all

perf::xen:xen_mmu_flush_tlb
                xen_mmu_flush_tlb

perf::xen:xen_mmu_flush_tlb_single
                xen_mmu_flush_tlb_single

perf::xen:xen_mmu_flush_tlb_others
                xen_mmu_flush_tlb_others

perf::xen:xen_mmu_write_cr3
                xen_mmu_write_cr3

perf::xen:xen_cpu_write_ldt_entry
                xen_cpu_write_ldt_entry

perf::xen:xen_cpu_write_idt_entry
                xen_cpu_write_idt_entry

perf::xen:xen_cpu_load_idt
                xen_cpu_load_idt

perf::xen:xen_cpu_write_gdt_entry
                xen_cpu_write_gdt_entry

perf::xen:xen_cpu_set_ldt
                xen_cpu_set_ldt

---------------------------------------------------------------------------
ivb::ARITH      Counts arithmetic multiply operations (*)

ivb::ARITH:FPU_DIV_ACTIVE
                Cycles that the divider is active, includes integer and floating
                point

ivb::ARITH:FPU_DIV
                Number of cycles the divider is activated, includes integer and
                floating point

ivb::ARITH:k    monitor at priv level 0 (*)

ivb::ARITH:u    monitor at priv level 1, 2, 3 (*)

ivb::ARITH:e    edge level (may require counter-mask >= 1) (*)

ivb::ARITH:i    invert (*)

ivb::ARITH:c    counter-mask in range [0-255] (*)

ivb::ARITH:t    measure any thread (*)

---------------------------------------------------------------------------
ivb::BACLEARS   Branch re-steered

ivb::BACLEARS:ANY
                Counts the number of times the front end is re-steered, mainly
                when the BPU cannot provide a correct prediction and this is
                corrected by other branch handling mechanisms at the front end

ivb::BACLEARS:k monitor at priv level 0

ivb::BACLEARS:u monitor at priv level 1, 2, 3

ivb::BACLEARS:e edge level (may require counter-mask >= 1) (*)

ivb::BACLEARS:i invert

ivb::BACLEARS:c counter-mask in range [0-255] (*)

ivb::BACLEARS:t measure any thread

---------------------------------------------------------------------------
ivb::BR_INST_EXEC
                Branch instructions executed

ivb::BR_INST_EXEC:NONTAKEN_COND
                All macro conditional non-taken branch instructions

ivb::BR_INST_EXEC:TAKEN_COND
                All macro conditional taken branch instructions

ivb::BR_INST_EXEC:TAKEN_DIRECT_JUMP
                All macro unconditional taken branch instructions, excluding
                calls and indirects

ivb::BR_INST_EXEC:TAKEN_INDIRECT_JUMP_NON_CALL_RET
                All taken indirect branches that are not calls nor returns

ivb::BR_INST_EXEC:TAKEN_NEAR_RETURN
                All taken indirect branches that have a return mnemonic

ivb::BR_INST_EXEC:TAKEN_DIRECT_NEAR_CALL
                All taken non-indirect calls

ivb::BR_INST_EXEC:TAKEN_INDIRECT_NEAR_CALL
                All taken indirect calls, including both register and memory
                indirect

ivb::BR_INST_EXEC:ALL_BRANCHES
                All near executed branches instructions (not necessarily retired)

ivb::BR_INST_EXEC:ALL_COND
                All macro conditional branch instructions

ivb::BR_INST_EXEC:ANY_COND
                All macro conditional branch instructions

ivb::BR_INST_EXEC:ANY_INDIRECT_JUMP_NON_CALL_RET
                All indirect branches that are not calls nor returns

ivb::BR_INST_EXEC:ANY_DIRECT_NEAR_CALL
                All non-indirect calls

ivb::BR_INST_EXEC:ANY_DIRECT_JUMP
                All direct jumps

ivb::BR_INST_EXEC:ANY_INDIRECT_NEAR_RET
                All indirect near returns

ivb::BR_INST_EXEC:k
                monitor at priv level 0

ivb::BR_INST_EXEC:u
                monitor at priv level 1, 2, 3

ivb::BR_INST_EXEC:e
                edge level (may require counter-mask >= 1) (*)

ivb::BR_INST_EXEC:i
                invert

ivb::BR_INST_EXEC:c
                counter-mask in range [0-255] (*)

ivb::BR_INST_EXEC:t
                measure any thread

---------------------------------------------------------------------------
ivb::BR_INST_RETIRED
                Retired branch instructions

ivb::BR_INST_RETIRED:ALL_BRANCHES
                All taken and not taken macro branches including far branches
                (Precise Event)

ivb::BR_INST_RETIRED:COND
                All taken and not taken macro conditional branch instructions
                (Precise Event)

ivb::BR_INST_RETIRED:FAR_BRANCH
                Number of far branch instructions retired (Precise Event)

ivb::BR_INST_RETIRED:NEAR_CALL
                All macro direct and indirect near calls, does not count far
                calls (Precise Event)

ivb::BR_INST_RETIRED:NEAR_RETURN
                Number of near ret instructions retired (Precise Event)

ivb::BR_INST_RETIRED:NEAR_TAKEN
                Number of near branch taken instructions retired (Precise Event)

ivb::BR_INST_RETIRED:NOT_TAKEN
                All not taken macro branch instructions retired (Precise Event)

ivb::BR_INST_RETIRED:k
                monitor at priv level 0

ivb::BR_INST_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::BR_INST_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::BR_INST_RETIRED:i
                invert

ivb::BR_INST_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::BR_INST_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::BR_MISP_EXEC
                Mispredicted branches executed

ivb::BR_MISP_EXEC:NONTAKEN_COND
                All non-taken mispredicted macro conditional branch instructions

ivb::BR_MISP_EXEC:TAKEN_COND
                All taken mispredicted macro conditional branch instructions

ivb::BR_MISP_EXEC:TAKEN_INDIRECT_JUMP_NON_CALL_RET
                All taken mispredicted indirect branches that are not calls nor
                returns

ivb::BR_MISP_EXEC:TAKEN_NEAR_RETURN
                All taken mispredicted indirect branches that have a return
                mnemonic

ivb::BR_MISP_EXEC:TAKEN_RETURN_NEAR
                All taken mispredicted indirect branches that have a return
                mnemonic

ivb::BR_MISP_EXEC:TAKEN_INDIRECT_NEAR_CALL
                All taken mispredicted indirect calls, including both register
                and memory indirect

ivb::BR_MISP_EXEC:ANY_COND
                All mispredicted macro conditional branch instructions

ivb::BR_MISP_EXEC:ANY_INDIRECT_JUMP_NON_CALL_RET
                All mispredicted indirect branches that are not calls nor returns

ivb::BR_MISP_EXEC:ALL_BRANCHES
                All mispredicted branch instructions

ivb::BR_MISP_EXEC:k
                monitor at priv level 0

ivb::BR_MISP_EXEC:u
                monitor at priv level 1, 2, 3

ivb::BR_MISP_EXEC:e
                edge level (may require counter-mask >= 1) (*)

ivb::BR_MISP_EXEC:i
                invert

ivb::BR_MISP_EXEC:c
                counter-mask in range [0-255] (*)

ivb::BR_MISP_EXEC:t
                measure any thread

---------------------------------------------------------------------------
ivb::BR_MISP_RETIRED
                Mispredicted retired branches

ivb::BR_MISP_RETIRED:ALL_BRANCHES
                All mispredicted macro branches (Precise Event)

ivb::BR_MISP_RETIRED:COND
                All mispredicted macro conditional branch instructions (Precise
                Event)

ivb::BR_MISP_RETIRED:CONDITIONAL
                All mispredicted macro conditional branch instructions (Precise
                Event)

ivb::BR_MISP_RETIRED:NEAR_TAKEN
                Number of branch instructions retired that were mispredicted and
                taken (Precise Event)

ivb::BR_MISP_RETIRED:k
                monitor at priv level 0

ivb::BR_MISP_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::BR_MISP_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::BR_MISP_RETIRED:i
                invert

ivb::BR_MISP_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::BR_MISP_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::BRANCH_INSTRUCTIONS_RETIRED
                Count branch instructions at retirement. Specifically, this event
                counts the retirement of the last micro-op of a branch
                instruction

ivb::BRANCH_INSTRUCTIONS_RETIRED:k
                monitor at priv level 0

ivb::BRANCH_INSTRUCTIONS_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::BRANCH_INSTRUCTIONS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::BRANCH_INSTRUCTIONS_RETIRED:i
                invert

ivb::BRANCH_INSTRUCTIONS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::BRANCH_INSTRUCTIONS_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::MISPREDICTED_BRANCH_RETIRED
                Count mispredicted branch instructions at retirement.
                Specifically, this event counts at retirement of the last
                micro-op of a branch instruction in the architectural path of the
                execution and experienced misprediction in the branch prediction
                hardware

ivb::MISPREDICTED_BRANCH_RETIRED:k
                monitor at priv level 0

ivb::MISPREDICTED_BRANCH_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::MISPREDICTED_BRANCH_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MISPREDICTED_BRANCH_RETIRED:i
                invert

ivb::MISPREDICTED_BRANCH_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MISPREDICTED_BRANCH_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::LOCK_CYCLES
                Locked cycles in L1D and L2 (*)

ivb::LOCK_CYCLES:SPLIT_LOCK_UC_LOCK_DURATION
                Cycles in which the L1D and L2 are locked, due to a UC lock or
                split lock

ivb::LOCK_CYCLES:CACHE_LOCK_DURATION
                Cycles in which the L1D is locked

ivb::LOCK_CYCLES:k
                monitor at priv level 0 (*)

ivb::LOCK_CYCLES:u
                monitor at priv level 1, 2, 3 (*)

ivb::LOCK_CYCLES:e
                edge level (may require counter-mask >= 1) (*)

ivb::LOCK_CYCLES:i
                invert (*)

ivb::LOCK_CYCLES:c
                counter-mask in range [0-255] (*)

ivb::LOCK_CYCLES:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::CPL_CYCLES Unhalted core cycles at a specific ring level (*)

ivb::CPL_CYCLES:RING0
                Unhalted core cycles the thread was in ring 0

ivb::CPL_CYCLES:RING0_TRANS
                Transitions from rings 1, 2, or 3 to ring 0

ivb::CPL_CYCLES:RING123
                Unhalted core cycles the thread was in rings 1, 2, or 3

ivb::CPL_CYCLES:k
                monitor at priv level 0 (*)

ivb::CPL_CYCLES:u
                monitor at priv level 1, 2, 3 (*)

ivb::CPL_CYCLES:e
                edge level (may require counter-mask >= 1) (*)

ivb::CPL_CYCLES:i
                invert (*)

ivb::CPL_CYCLES:c
                counter-mask in range [0-255] (*)

ivb::CPL_CYCLES:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::CPU_CLK_UNHALTED
                Cycles when processor is not in halted state

ivb::CPU_CLK_UNHALTED:REF_P
                Cycles when the core is unhalted (count at 100 Mhz)

ivb::CPU_CLK_UNHALTED:REF_XCLK
                Count Xclk pulses (100Mhz) when the core is unhalted

ivb::CPU_CLK_UNHALTED:REF_XCLK_ANY
                Count Xclk pulses (100Mhz) when the at least one thread on the
                physical core is unhalted

ivb::CPU_CLK_UNHALTED:THREAD_P
                Cycles when thread is not halted

ivb::CPU_CLK_UNHALTED:ONE_THREAD_ACTIVE
                Counts Xclk (100Mhz) pulses when this thread is unhalted and the
                other thread is halted

ivb::CPU_CLK_UNHALTED:k
                monitor at priv level 0

ivb::CPU_CLK_UNHALTED:u
                monitor at priv level 1, 2, 3

ivb::CPU_CLK_UNHALTED:e
                edge level (may require counter-mask >= 1) (*)

ivb::CPU_CLK_UNHALTED:i
                invert

ivb::CPU_CLK_UNHALTED:c
                counter-mask in range [0-255] (*)

ivb::CPU_CLK_UNHALTED:t
                measure any thread

---------------------------------------------------------------------------
ivb::DSB2MITE_SWITCHES
                Number of DSB to MITE switches

ivb::DSB2MITE_SWITCHES:COUNT
                Number of DSB to MITE switches

ivb::DSB2MITE_SWITCHES:PENALTY_CYCLES
                Number of DSB to MITE switch true penalty cycles

ivb::DSB2MITE_SWITCHES:k
                monitor at priv level 0

ivb::DSB2MITE_SWITCHES:u
                monitor at priv level 1, 2, 3

ivb::DSB2MITE_SWITCHES:e
                edge level (may require counter-mask >= 1) (*)

ivb::DSB2MITE_SWITCHES:i
                invert

ivb::DSB2MITE_SWITCHES:c
                counter-mask in range [0-255] (*)

ivb::DSB2MITE_SWITCHES:t
                measure any thread

---------------------------------------------------------------------------
ivb::DSB_FILL   DSB fills

ivb::DSB_FILL:EXCEED_DSB_LINES
                DSB Fill encountered > 3 DSB lines

ivb::DSB_FILL:k monitor at priv level 0

ivb::DSB_FILL:u monitor at priv level 1, 2, 3

ivb::DSB_FILL:e edge level (may require counter-mask >= 1) (*)

ivb::DSB_FILL:i invert

ivb::DSB_FILL:c counter-mask in range [0-255] (*)

ivb::DSB_FILL:t measure any thread

---------------------------------------------------------------------------
ivb::DTLB_LOAD_MISSES
                Data TLB load misses (*)

ivb::DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK
                Demand load miss in all TLB levels which causes a page walk of
                any page size

ivb::DTLB_LOAD_MISSES:WALK_COMPLETED
                Demand load miss in all TLB levels which causes a page walk that
                completes for any page size

ivb::DTLB_LOAD_MISSES:WALK_DURATION
                Cycles PMH is busy with a walk due to demand loads

ivb::DTLB_LOAD_MISSES:DEMAND_LD_MISS_CAUSES_A_WALK
                Demand load miss in all TLB levels which causes a page walk of
                any page size

ivb::DTLB_LOAD_MISSES:DEMAND_LD_WALK_COMPLETED
                Demand load miss in all TLB levels which causes a page walk that
                completes for any page size

ivb::DTLB_LOAD_MISSES:DEMAND_LD_WALK_DURATION
                Cycles PMH is busy with a walk due to demand loads

ivb::DTLB_LOAD_MISSES:STLB_HIT
                Number of load operations that missed L1TLB but hit L2TLB

ivb::DTLB_LOAD_MISSES:LARGE_WALK_COMPLETED
                Number of large page walks completed for demand loads

ivb::DTLB_LOAD_MISSES:k
                monitor at priv level 0 (*)

ivb::DTLB_LOAD_MISSES:u
                monitor at priv level 1, 2, 3 (*)

ivb::DTLB_LOAD_MISSES:e
                edge level (may require counter-mask >= 1) (*)

ivb::DTLB_LOAD_MISSES:i
                invert (*)

ivb::DTLB_LOAD_MISSES:c
                counter-mask in range [0-255] (*)

ivb::DTLB_LOAD_MISSES:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::DTLB_STORE_MISSES
                Data TLB store misses (*)

ivb::DTLB_STORE_MISSES:MISS_CAUSES_A_WALK
                Miss in all TLB levels that causes a page walk of any page size
                (4K/2M/4M/1G)

ivb::DTLB_STORE_MISSES:CAUSES_A_WALK
                Miss in all TLB levels that causes a page walk of any page size
                (4K/2M/4M/1G)

ivb::DTLB_STORE_MISSES:STLB_HIT
                First level miss but second level hit; no page walk. Only
                relevant if multiple levels

ivb::DTLB_STORE_MISSES:WALK_COMPLETED
                Miss in all TLB levels that causes a page walk that completes of
                any page size (4K/2M/4M/1G)

ivb::DTLB_STORE_MISSES:WALK_DURATION
                Cycles PMH is busy with this walk

ivb::DTLB_STORE_MISSES:k
                monitor at priv level 0 (*)

ivb::DTLB_STORE_MISSES:u
                monitor at priv level 1, 2, 3 (*)

ivb::DTLB_STORE_MISSES:e
                edge level (may require counter-mask >= 1) (*)

ivb::DTLB_STORE_MISSES:i
                invert (*)

ivb::DTLB_STORE_MISSES:c
                counter-mask in range [0-255] (*)

ivb::DTLB_STORE_MISSES:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::FP_ASSIST  X87 Floating point assists

ivb::FP_ASSIST:ANY
                Cycles with any input/output SSE or FP assists

ivb::FP_ASSIST:SIMD_INPUT
                Number of SIMD FP assists due to input values

ivb::FP_ASSIST:SIMD_OUTPUT
                Number of SIMD FP assists due to output values

ivb::FP_ASSIST:X87_INPUT
                Number of X87 assists due to input value

ivb::FP_ASSIST:X87_OUTPUT
                Number of X87 assists due to output value

ivb::FP_ASSIST:k
                monitor at priv level 0

ivb::FP_ASSIST:u
                monitor at priv level 1, 2, 3

ivb::FP_ASSIST:e
                edge level (may require counter-mask >= 1)

ivb::FP_ASSIST:i
                invert

ivb::FP_ASSIST:c
                counter-mask in range [0-255] (*)

ivb::FP_ASSIST:t
                measure any thread

---------------------------------------------------------------------------
ivb::ICACHE     Instruction Cache accesses (*)

ivb::ICACHE:MISSES
                Number of Instruction Cache, Streaming Buffer and Victim Cache
                Misses. Includes UC accesses

ivb::ICACHE:IFETCH_STALL
                Number of cycles wher a code-fetch stalled due to L1 instruction
                cache miss or iTLB miss

ivb::ICACHE:HIT Number of Instruction Cache, Streaming Buffer and Victim Cache
                Reads. Includes cacheable and uncacheable accesses and
                uncacheable fetches

ivb::ICACHE:k   monitor at priv level 0 (*)

ivb::ICACHE:u   monitor at priv level 1, 2, 3 (*)

ivb::ICACHE:e   edge level (may require counter-mask >= 1) (*)

ivb::ICACHE:i   invert (*)

ivb::ICACHE:c   counter-mask in range [0-255] (*)

ivb::ICACHE:t   measure any thread (*)

---------------------------------------------------------------------------
ivb::IDQ        IDQ operations (*)

ivb::IDQ:EMPTY  Cycles IDQ is empty

ivb::IDQ:MITE_UOPS
                Number of uops delivered to IDQ from MITE path

ivb::IDQ:DSB_UOPS
                Number of uops delivered to IDQ from DSB path

ivb::IDQ:MS_DSB_UOPS
                Number of uops delivered to IDQ when MS busy by DSB

ivb::IDQ:MS_MITE_UOPS
                Number of uops delivered to IDQ when MS busy by MITE

ivb::IDQ:MS_UOPS
                Number of uops were delivered to IDQ from MS by either DSB or
                MITE

ivb::IDQ:MITE_UOPS_CYCLES
                Cycles where uops are delivered to IDQ from MITE (MITE active)

ivb::IDQ:DSB_UOPS_CYCLES
                Cycles where uops are delivered to IDQ from DSB (DSB active)

ivb::IDQ:MS_DSB_UOPS_CYCLES
                Cycles where uops delivered to IDQ when MS busy by DSB

ivb::IDQ:MS_MITE_UOPS_CYCLES
                Cycles where uops delivered to IDQ when MS busy by MITE

ivb::IDQ:MS_UOPS_CYCLES
                Cycles where uops delivered to IDQ from MS by either BSD or MITE

ivb::IDQ:MS_SWITCHES
                Number of cycles that Uops were delivered into Instruction Decode
                Queue (IDQ) when MS_Busy, initiated by Decode Stream Buffer (DSB)
                or MITE

ivb::IDQ:ALL_DSB_UOPS
                Number of uops delivered from either DSB paths

ivb::IDQ:ALL_DSB_CYCLES
                Cycles MITE/MS delivered anything

ivb::IDQ:ALL_DSB_CYCLES_4_UOPS
                Cycles MITE/MS delivered 4 uops

ivb::IDQ:ALL_MITE_UOPS
                Number of uops delivered from either MITE paths

ivb::IDQ:ALL_MITE_CYCLES
                Cycles DSB/MS delivered anything

ivb::IDQ:ALL_MITE_CYCLES_4_UOPS
                Cycles MITE is  delivering 4 uops

ivb::IDQ:ANY_UOPS
                Number of uops delivered to IDQ from any path

ivb::IDQ:MS_DSB_UOPS_OCCUR
                Occurrences of DSB MS going active

ivb::IDQ:k      monitor at priv level 0 (*)

ivb::IDQ:u      monitor at priv level 1, 2, 3 (*)

ivb::IDQ:e      edge level (may require counter-mask >= 1) (*)

ivb::IDQ:i      invert (*)

ivb::IDQ:c      counter-mask in range [0-255] (*)

ivb::IDQ:t      measure any thread (*)

---------------------------------------------------------------------------
ivb::IDQ_UOPS_NOT_DELIVERED
                Uops not delivered

ivb::IDQ_UOPS_NOT_DELIVERED:CORE
                Number of non-delivered uops to RAT (use cmask to qualify
                further)

ivb::IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE
                Cycles per thread when 4 or more uops are not delivered to the
                Resource Allocation Table (RAT) when backend is not stalled

ivb::IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_1_UOP_DELIV_CORE
                Cycles per thread when 3 or more uops are not delivered to the
                Resource Allocation Table (RAT) when backend is not stalled

ivb::IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_2_UOP_DELIV_CORE
                Cycles with less than 2 uops delivered by the front end

ivb::IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_3_UOP_DELIV_CORE
                Cycles with less than 3 uops delivered by the front end

ivb::IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK
                Cycles Front-End (FE) delivered 4 uops or Resource Allocation
                Table (RAT) was stalling FE

ivb::IDQ_UOPS_NOT_DELIVERED:k
                monitor at priv level 0

ivb::IDQ_UOPS_NOT_DELIVERED:u
                monitor at priv level 1, 2, 3

ivb::IDQ_UOPS_NOT_DELIVERED:e
                edge level (may require counter-mask >= 1) (*)

ivb::IDQ_UOPS_NOT_DELIVERED:i
                invert

ivb::IDQ_UOPS_NOT_DELIVERED:c
                counter-mask in range [0-255] (*)

ivb::IDQ_UOPS_NOT_DELIVERED:t
                measure any thread

---------------------------------------------------------------------------
ivb::ILD_STALL  Instruction Length Decoder stalls (*)

ivb::ILD_STALL:LCP
                Stall caused by changing prefix length of the instruction

ivb::ILD_STALL:IQ_FULL
                Stall cycles due to IQ full

ivb::ILD_STALL:k
                monitor at priv level 0 (*)

ivb::ILD_STALL:u
                monitor at priv level 1, 2, 3 (*)

ivb::ILD_STALL:e
                edge level (may require counter-mask >= 1) (*)

ivb::ILD_STALL:i
                invert (*)

ivb::ILD_STALL:c
                counter-mask in range [0-255] (*)

ivb::ILD_STALL:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::INST_RETIRED
                Instructions retired

ivb::INST_RETIRED:ANY_P
                Number of instructions retired

ivb::INST_RETIRED:ALL
                Precise instruction retired event to reduce effect of PEBS shadow
                IP distribution (Precise Event)

ivb::INST_RETIRED:PREC_DIST
                Precise instruction retired event to reduce effect of PEBS shadow
                IP distribution (Precise Event)

ivb::INST_RETIRED:k
                monitor at priv level 0

ivb::INST_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::INST_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::INST_RETIRED:i
                invert

ivb::INST_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::INST_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::INSTRUCTION_RETIRED
                Number of instructions at retirement

ivb::INSTRUCTION_RETIRED:k
                monitor at priv level 0

ivb::INSTRUCTION_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::INSTRUCTION_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::INSTRUCTION_RETIRED:i
                invert

ivb::INSTRUCTION_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::INSTRUCTION_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::INSTRUCTIONS_RETIRED
                This is an alias for INSTRUCTION_RETIRED

ivb::INSTRUCTIONS_RETIRED:k
                monitor at priv level 0

ivb::INSTRUCTIONS_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::INSTRUCTIONS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::INSTRUCTIONS_RETIRED:i
                invert

ivb::INSTRUCTIONS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::INSTRUCTIONS_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::ITLB       Instruction TLB

ivb::ITLB:ITLB_FLUSH
                Number of ITLB flushes, includes 4k/2M/4M pages

ivb::ITLB:FLUSH Number of ITLB flushes, includes 4k/2M/4M pages

ivb::ITLB:k     monitor at priv level 0

ivb::ITLB:u     monitor at priv level 1, 2, 3

ivb::ITLB:e     edge level (may require counter-mask >= 1) (*)

ivb::ITLB:i     invert

ivb::ITLB:c     counter-mask in range [0-255] (*)

ivb::ITLB:t     measure any thread

---------------------------------------------------------------------------
ivb::ITLB_MISSES
                Instruction TLB misses (*)

ivb::ITLB_MISSES:MISS_CAUSES_A_WALK
                Miss in all TLB levels that causes a page walk of any page size
                (4K/2M/4M/1G)

ivb::ITLB_MISSES:CAUSES_A_WALK
                Miss in all TLB levels that causes a page walk of any page size
                (4K/2M/4M/1G)

ivb::ITLB_MISSES:STLB_HIT
                First level miss but second level hit; no page walk. Only
                relevant if multiple levels

ivb::ITLB_MISSES:WALK_COMPLETED
                Miss in all TLB levels that causes a page walk that completes of
                any page size (4K/2M/4M/1G)

ivb::ITLB_MISSES:WALK_DURATION
                Cycles PMH is busy with this walk

ivb::ITLB_MISSES:LARGE_PAGE_WALK_COMPLETED
                Number of completed page walks in ITLB due to STLB load misses
                for large pages

ivb::ITLB_MISSES:k
                monitor at priv level 0 (*)

ivb::ITLB_MISSES:u
                monitor at priv level 1, 2, 3 (*)

ivb::ITLB_MISSES:e
                edge level (may require counter-mask >= 1) (*)

ivb::ITLB_MISSES:i
                invert (*)

ivb::ITLB_MISSES:c
                counter-mask in range [0-255] (*)

ivb::ITLB_MISSES:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::L1D        L1D cache

ivb::L1D:REPLACEMENT
                Number of cache lines brought into the L1D cache

ivb::L1D:k      monitor at priv level 0

ivb::L1D:u      monitor at priv level 1, 2, 3

ivb::L1D:e      edge level (may require counter-mask >= 1) (*)

ivb::L1D:i      invert

ivb::L1D:c      counter-mask in range [0-255] (*)

ivb::L1D:t      measure any thread

---------------------------------------------------------------------------
ivb::MOVE_ELIMINATION
                Move Elimination (*)

ivb::MOVE_ELIMINATION:INT_NOT_ELIMINATED
                Number of integer Move Elimination candidate uops that were not
                eliminated

ivb::MOVE_ELIMINATION:SIMD_NOT_ELIMINATED
                Number of SIMD Move Elimination candidate uops that were not
                eliminated

ivb::MOVE_ELIMINATION:INT_ELIMINATED
                Number of integer Move Elimination candidate uops that were
                eliminated

ivb::MOVE_ELIMINATION:SIMD_ELIMINATED
                Number of SIMD Move Elimination candidate uops that were
                eliminated

ivb::MOVE_ELIMINATION:k
                monitor at priv level 0 (*)

ivb::MOVE_ELIMINATION:u
                monitor at priv level 1, 2, 3 (*)

ivb::MOVE_ELIMINATION:e
                edge level (may require counter-mask >= 1) (*)

ivb::MOVE_ELIMINATION:i
                invert (*)

ivb::MOVE_ELIMINATION:c
                counter-mask in range [0-255] (*)

ivb::MOVE_ELIMINATION:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::L1D_PEND_MISS
                L1D pending misses (*)

ivb::L1D_PEND_MISS:OCCURRENCES
                Occurrences of L1D_PEND_MISS going active

ivb::L1D_PEND_MISS:EDGE
                Occurrences of L1D_PEND_MISS going active

ivb::L1D_PEND_MISS:PENDING
                Number of L1D load misses outstanding every cycle

ivb::L1D_PEND_MISS:PENDING_CYCLES
                Cycles with L1D load misses outstanding

ivb::L1D_PEND_MISS:PENDING_CYCLES_ANY
                Cycles with L1D load misses outstanding from any thread on the
                physical core

ivb::L1D_PEND_MISS:FB_FULL
                Number of cycles a demand request was blocked due to Fill Buffer
                (FB) unavailability

ivb::L1D_PEND_MISS:k
                monitor at priv level 0 (*)

ivb::L1D_PEND_MISS:u
                monitor at priv level 1, 2, 3 (*)

ivb::L1D_PEND_MISS:e
                edge level (may require counter-mask >= 1) (*)

ivb::L1D_PEND_MISS:i
                invert (*)

ivb::L1D_PEND_MISS:c
                counter-mask in range [0-255] (*)

ivb::L1D_PEND_MISS:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::L2_L1D_WB_RQSTS
                Writeback requests from L1D to L2 (*)

ivb::L2_L1D_WB_RQSTS:HIT_E
                Non rejected writebacks from L1D to L2 cache lines in E state

ivb::L2_L1D_WB_RQSTS:HIT_M
                Non rejected writebacks from L1D to L2 cache lines in M state

ivb::L2_L1D_WB_RQSTS:MISS
                Not rejected writebacks that missed LLC

ivb::L2_L1D_WB_RQSTS:ALL
                Not rejected writebacks from L1D to L2 cache lines in any state

ivb::L2_L1D_WB_RQSTS:k
                monitor at priv level 0 (*)

ivb::L2_L1D_WB_RQSTS:u
                monitor at priv level 1, 2, 3 (*)

ivb::L2_L1D_WB_RQSTS:e
                edge level (may require counter-mask >= 1) (*)

ivb::L2_L1D_WB_RQSTS:i
                invert (*)

ivb::L2_L1D_WB_RQSTS:c
                counter-mask in range [0-255] (*)

ivb::L2_L1D_WB_RQSTS:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::L2_LINES_IN
                L2 lines allocated

ivb::L2_LINES_IN:ANY
                L2 cache lines filling (counting does not cover rejects)

ivb::L2_LINES_IN:ALL
                L2 cache lines filling (counting does not cover rejects)

ivb::L2_LINES_IN:E
                L2 cache lines in E state (counting does not cover rejects)

ivb::L2_LINES_IN:I
                L2 cache lines in I state (counting does not cover rejects)

ivb::L2_LINES_IN:S
                L2 cache lines in S state (counting does not cover rejects)

ivb::L2_LINES_IN:k
                monitor at priv level 0

ivb::L2_LINES_IN:u
                monitor at priv level 1, 2, 3

ivb::L2_LINES_IN:e
                edge level (may require counter-mask >= 1)

ivb::L2_LINES_IN:i
                invert

ivb::L2_LINES_IN:c
                counter-mask in range [0-255] (*)

ivb::L2_LINES_IN:t
                measure any thread

---------------------------------------------------------------------------
ivb::L2_LINES_OUT
                L2 lines evicted (*)

ivb::L2_LINES_OUT:DEMAND_CLEAN
                L2 clean line evicted by a demand

ivb::L2_LINES_OUT:DEMAND_DIRTY
                L2 dirty line evicted by a demand

ivb::L2_LINES_OUT:PREFETCH_CLEAN
                L2 clean line evicted by a prefetch

ivb::L2_LINES_OUT:PF_CLEAN
                L2 clean line evicted by a prefetch

ivb::L2_LINES_OUT:PREFETCH_DIRTY
                L2 dirty line evicted by an MLC Prefetch

ivb::L2_LINES_OUT:PF_DIRTY
                L2 dirty line evicted by an MLC Prefetch

ivb::L2_LINES_OUT:DIRTY_ANY
                Any L2 dirty line evicted (does not cover rejects)

ivb::L2_LINES_OUT:DIRTY_ALL
                Any L2 dirty line evicted (does not cover rejects)

ivb::L2_LINES_OUT:k
                monitor at priv level 0 (*)

ivb::L2_LINES_OUT:u
                monitor at priv level 1, 2, 3 (*)

ivb::L2_LINES_OUT:e
                edge level (may require counter-mask >= 1) (*)

ivb::L2_LINES_OUT:i
                invert (*)

ivb::L2_LINES_OUT:c
                counter-mask in range [0-255] (*)

ivb::L2_LINES_OUT:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::L2_RQSTS   L2 requests (*)

ivb::L2_RQSTS:ALL_CODE_RD
                Any code request to L2 cache

ivb::L2_RQSTS:CODE_RD_HIT
                L2 cache hits when fetching instructions

ivb::L2_RQSTS:CODE_RD_MISS
                L2 cache misses when fetching instructions

ivb::L2_RQSTS:ALL_DEMAND_DATA_RD
                Demand  data read requests to L2 cache

ivb::L2_RQSTS:DEMAND_DATA_RD_HIT
                Demand data read requests that hit L2

ivb::L2_RQSTS:ALL_PF
                Any L2 HW prefetch request to L2 cache

ivb::L2_RQSTS:PF_HIT
                Requests from the L2 hardware prefetchers that hit L2 cache

ivb::L2_RQSTS:PF_MISS
                Requests from the L2 hardware prefetchers that miss L2 cache

ivb::L2_RQSTS:ALL_RFO
                Any RFO requests to L2 cache

ivb::L2_RQSTS:RFO_HIT
                Store RFO requests that hit L2 cache

ivb::L2_RQSTS:RFO_MISS
                RFO requests that miss L2 cache

ivb::L2_RQSTS:k monitor at priv level 0 (*)

ivb::L2_RQSTS:u monitor at priv level 1, 2, 3 (*)

ivb::L2_RQSTS:e edge level (may require counter-mask >= 1) (*)

ivb::L2_RQSTS:i invert (*)

ivb::L2_RQSTS:c counter-mask in range [0-255] (*)

ivb::L2_RQSTS:t measure any thread (*)

---------------------------------------------------------------------------
ivb::L2_STORE_LOCK_RQSTS
                L2 store lock requests

ivb::L2_STORE_LOCK_RQSTS:MISS
                RFOs that miss cache (I state)

ivb::L2_STORE_LOCK_RQSTS:HIT_M
                RFOs that hit cache lines in M state

ivb::L2_STORE_LOCK_RQSTS:ALL
                RFOs that access cache lines in any state

ivb::L2_STORE_LOCK_RQSTS:k
                monitor at priv level 0

ivb::L2_STORE_LOCK_RQSTS:u
                monitor at priv level 1, 2, 3

ivb::L2_STORE_LOCK_RQSTS:e
                edge level (may require counter-mask >= 1) (*)

ivb::L2_STORE_LOCK_RQSTS:i
                invert

ivb::L2_STORE_LOCK_RQSTS:c
                counter-mask in range [0-255] (*)

ivb::L2_STORE_LOCK_RQSTS:t
                measure any thread

---------------------------------------------------------------------------
ivb::L2_TRANS   L2 transactions

ivb::L2_TRANS:ALL
                Transactions accessing the L2 pipe

ivb::L2_TRANS:CODE_RD
                L2 cache accesses when fetching instructions

ivb::L2_TRANS:L1D_WB
                L1D writebacks that access the L2 cache

ivb::L2_TRANS:DMND_DATA_RD
                Demand Data Read requests that access the L2 cache

ivb::L2_TRANS:L2_FILL
                L2 fill requests that access the L2 cache

ivb::L2_TRANS:L2_WB
                L2 writebacks that access the L2 cache

ivb::L2_TRANS:ALL_PREFETCH
                L2 or L3 HW prefetches that access the L2 cache (including
                rejects)

ivb::L2_TRANS:ALL_PF
                L2 or L3 HW prefetches that access the L2 cache (including
                rejects)

ivb::L2_TRANS:RFO
                RFO requests that access the L2 cache

ivb::L2_TRANS:k monitor at priv level 0

ivb::L2_TRANS:u monitor at priv level 1, 2, 3

ivb::L2_TRANS:e edge level (may require counter-mask >= 1) (*)

ivb::L2_TRANS:i invert

ivb::L2_TRANS:c counter-mask in range [0-255] (*)

ivb::L2_TRANS:t measure any thread

---------------------------------------------------------------------------
ivb::LAST_LEVEL_CACHE_MISSES
                This is an alias for L3_LAT_CACHE:MISS

ivb::LAST_LEVEL_CACHE_MISSES:k
                monitor at priv level 0

ivb::LAST_LEVEL_CACHE_MISSES:u
                monitor at priv level 1, 2, 3

ivb::LAST_LEVEL_CACHE_MISSES:e
                edge level (may require counter-mask >= 1) (*)

ivb::LAST_LEVEL_CACHE_MISSES:i
                invert

ivb::LAST_LEVEL_CACHE_MISSES:c
                counter-mask in range [0-255] (*)

ivb::LAST_LEVEL_CACHE_MISSES:t
                measure any thread

---------------------------------------------------------------------------
ivb::LLC_MISSES Alias for LAST_LEVEL_CACHE_MISSES

ivb::LLC_MISSES:k
                monitor at priv level 0

ivb::LLC_MISSES:u
                monitor at priv level 1, 2, 3

ivb::LLC_MISSES:e
                edge level (may require counter-mask >= 1) (*)

ivb::LLC_MISSES:i
                invert

ivb::LLC_MISSES:c
                counter-mask in range [0-255] (*)

ivb::LLC_MISSES:t
                measure any thread

---------------------------------------------------------------------------
ivb::LAST_LEVEL_CACHE_REFERENCES
                This is an alias for L3_LAT_CACHE:REFERENCE

ivb::LAST_LEVEL_CACHE_REFERENCES:k
                monitor at priv level 0

ivb::LAST_LEVEL_CACHE_REFERENCES:u
                monitor at priv level 1, 2, 3

ivb::LAST_LEVEL_CACHE_REFERENCES:e
                edge level (may require counter-mask >= 1) (*)

ivb::LAST_LEVEL_CACHE_REFERENCES:i
                invert

ivb::LAST_LEVEL_CACHE_REFERENCES:c
                counter-mask in range [0-255] (*)

ivb::LAST_LEVEL_CACHE_REFERENCES:t
                measure any thread

---------------------------------------------------------------------------
ivb::LLC_REFERENCES
                Alias for LAST_LEVEL_CACHE_REFERENCES

ivb::LLC_REFERENCES:k
                monitor at priv level 0

ivb::LLC_REFERENCES:u
                monitor at priv level 1, 2, 3

ivb::LLC_REFERENCES:e
                edge level (may require counter-mask >= 1) (*)

ivb::LLC_REFERENCES:i
                invert

ivb::LLC_REFERENCES:c
                counter-mask in range [0-255] (*)

ivb::LLC_REFERENCES:t
                measure any thread

---------------------------------------------------------------------------
ivb::LD_BLOCKS  Blocking loads (*)

ivb::LD_BLOCKS:STORE_FORWARD
                Loads blocked by overlapping with store buffer that cannot be
                forwarded

ivb::LD_BLOCKS:NO_SR
                Number of times that split load operations are temporarily
                blocked because all resources for handling the split accesses are
                in use

ivb::LD_BLOCKS:k
                monitor at priv level 0 (*)

ivb::LD_BLOCKS:u
                monitor at priv level 1, 2, 3 (*)

ivb::LD_BLOCKS:e
                edge level (may require counter-mask >= 1) (*)

ivb::LD_BLOCKS:i
                invert (*)

ivb::LD_BLOCKS:c
                counter-mask in range [0-255] (*)

ivb::LD_BLOCKS:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::LD_BLOCKS_PARTIAL
                Partial load blocks

ivb::LD_BLOCKS_PARTIAL:ADDRESS_ALIAS
                False dependencies in MOB due to partial compare on address

ivb::LD_BLOCKS_PARTIAL:k
                monitor at priv level 0

ivb::LD_BLOCKS_PARTIAL:u
                monitor at priv level 1, 2, 3

ivb::LD_BLOCKS_PARTIAL:e
                edge level (may require counter-mask >= 1) (*)

ivb::LD_BLOCKS_PARTIAL:i
                invert

ivb::LD_BLOCKS_PARTIAL:c
                counter-mask in range [0-255] (*)

ivb::LD_BLOCKS_PARTIAL:t
                measure any thread

---------------------------------------------------------------------------
ivb::LOAD_HIT_PRE
                Load dispatches that hit fill buffer (*)

ivb::LOAD_HIT_PRE:HW_PF
                Non sw-prefetch load dispatches that hit the fill buffer
                allocated for HW prefetch

ivb::LOAD_HIT_PRE:SW_PF
                Non sw-prefetch load dispatches that hit the fill buffer
                allocated for SW prefetch

ivb::LOAD_HIT_PRE:k
                monitor at priv level 0 (*)

ivb::LOAD_HIT_PRE:u
                monitor at priv level 1, 2, 3 (*)

ivb::LOAD_HIT_PRE:e
                edge level (may require counter-mask >= 1) (*)

ivb::LOAD_HIT_PRE:i
                invert (*)

ivb::LOAD_HIT_PRE:c
                counter-mask in range [0-255] (*)

ivb::LOAD_HIT_PRE:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::L3_LAT_CACHE
                Core-originated cacheable demand requests to L3 (*)

ivb::L3_LAT_CACHE:MISS
                Core-originated cacheable demand requests missed L3

ivb::L3_LAT_CACHE:REFERENCE
                Core-originated cacheable demand requests that refer to L3

ivb::L3_LAT_CACHE:k
                monitor at priv level 0 (*)

ivb::L3_LAT_CACHE:u
                monitor at priv level 1, 2, 3 (*)

ivb::L3_LAT_CACHE:e
                edge level (may require counter-mask >= 1) (*)

ivb::L3_LAT_CACHE:i
                invert (*)

ivb::L3_LAT_CACHE:c
                counter-mask in range [0-255] (*)

ivb::L3_LAT_CACHE:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::LONGEST_LAT_CACHE
                Core-originated cacheable demand requests to L3 (*)

ivb::LONGEST_LAT_CACHE:MISS
                Core-originated cacheable demand requests missed L3

ivb::LONGEST_LAT_CACHE:REFERENCE
                Core-originated cacheable demand requests that refer to L3

ivb::LONGEST_LAT_CACHE:k
                monitor at priv level 0 (*)

ivb::LONGEST_LAT_CACHE:u
                monitor at priv level 1, 2, 3 (*)

ivb::LONGEST_LAT_CACHE:e
                edge level (may require counter-mask >= 1) (*)

ivb::LONGEST_LAT_CACHE:i
                invert (*)

ivb::LONGEST_LAT_CACHE:c
                counter-mask in range [0-255] (*)

ivb::LONGEST_LAT_CACHE:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MACHINE_CLEARS
                Machine clear asserted (*)

ivb::MACHINE_CLEARS:MASKMOV
                The number of executed Intel AVX masked load operations that
                refer to an illegal address range with the mask bits set to 0

ivb::MACHINE_CLEARS:MEMORY_ORDERING
                Number of Memory Ordering Machine Clears detected

ivb::MACHINE_CLEARS:SMC
                Self-Modifying Code detected

ivb::MACHINE_CLEARS:COUNT
                Number of machine clears (nukes) of any type

ivb::MACHINE_CLEARS:k
                monitor at priv level 0 (*)

ivb::MACHINE_CLEARS:u
                monitor at priv level 1, 2, 3 (*)

ivb::MACHINE_CLEARS:e
                edge level (may require counter-mask >= 1) (*)

ivb::MACHINE_CLEARS:i
                invert (*)

ivb::MACHINE_CLEARS:c
                counter-mask in range [0-255] (*)

ivb::MACHINE_CLEARS:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED
                L3 hit loads uops retired (*)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_HIT
                Load LLC Hit and a cross-core Snoop hits in on-pkg core cache
                (Precise Event)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_HITM
                Load had HitM Response from a core on same socket (shared LLC)
                (Precise Event)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_MISS
                Load LLC Hit and a cross-core Snoop missed in on-pkg core cache
                (Precise Event)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_NONE
                Load hit in last-level (L3) cache with no snoop needed (Precise
                Event)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:i
                invert (*)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_LOAD_UOPS_LLC_HIT_RETIRED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MEM_LOAD_LLC_HIT_RETIRED
                L3 hit loads uops retired (deprecated use
                MEM_LOAD_UOPS_LLC_HIT_RETIRED) (*)

ivb::MEM_LOAD_LLC_HIT_RETIRED:XSNP_HIT
                Load LLC Hit and a cross-core Snoop hits in on-pkg core cache
                (Precise Event)

ivb::MEM_LOAD_LLC_HIT_RETIRED:XSNP_HITM
                Load had HitM Response from a core on same socket (shared LLC)
                (Precise Event)

ivb::MEM_LOAD_LLC_HIT_RETIRED:XSNP_MISS
                Load LLC Hit and a cross-core Snoop missed in on-pkg core cache
                (Precise Event)

ivb::MEM_LOAD_LLC_HIT_RETIRED:XSNP_NONE
                Load hit in last-level (L3) cache with no snoop needed (Precise
                Event)

ivb::MEM_LOAD_LLC_HIT_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_LOAD_LLC_HIT_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_LOAD_LLC_HIT_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_LOAD_LLC_HIT_RETIRED:i
                invert (*)

ivb::MEM_LOAD_LLC_HIT_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_LOAD_LLC_HIT_RETIRED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED
                Load uops retired that missed the LLC

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:LOCAL_DRAM
                Number of retired load uops that missed L3 but were service by
                local RAM. Does not count hardware prefetches (Precise Event)

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:k
                monitor at priv level 0

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:i
                invert

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_LOAD_UOPS_LLC_MISS_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::MEM_LOAD_UOPS_RETIRED
                Memory loads uops retired (*)

ivb::MEM_LOAD_UOPS_RETIRED:HIT_LFB
                A load missed L1D but hit the Fill Buffer (Precise Event)

ivb::MEM_LOAD_UOPS_RETIRED:L1_MISS
                Load miss in nearest-level (L1D) cache (Precise Event)

ivb::MEM_LOAD_UOPS_RETIRED:L1_HIT
                Load hit in nearest-level (L1D) cache (Precise Event)

ivb::MEM_LOAD_UOPS_RETIRED:L2_HIT
                Load hit in mid-level (L2) cache (Precise Event)

ivb::MEM_LOAD_UOPS_RETIRED:L2_MISS
                Load misses in mid-level (L2) cache (Precise Event)

ivb::MEM_LOAD_UOPS_RETIRED:L3_HIT
                Load hit in last-level (L3) cache with no snoop needed (Precise
                Event)

ivb::MEM_LOAD_UOPS_RETIRED:L3_MISS
                Load miss in last-level (L3) cache (Precise Event)

ivb::MEM_LOAD_UOPS_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_LOAD_UOPS_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_LOAD_UOPS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_LOAD_UOPS_RETIRED:i
                invert (*)

ivb::MEM_LOAD_UOPS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_LOAD_UOPS_RETIRED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MEM_LOAD_RETIRED
                Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED)
                (*)

ivb::MEM_LOAD_RETIRED:HIT_LFB
                A load missed L1D but hit the Fill Buffer (Precise Event)

ivb::MEM_LOAD_RETIRED:L1_MISS
                Load miss in nearest-level (L1D) cache (Precise Event)

ivb::MEM_LOAD_RETIRED:L1_HIT
                Load hit in nearest-level (L1D) cache (Precise Event)

ivb::MEM_LOAD_RETIRED:L2_HIT
                Load hit in mid-level (L2) cache (Precise Event)

ivb::MEM_LOAD_RETIRED:L2_MISS
                Load misses in mid-level (L2) cache (Precise Event)

ivb::MEM_LOAD_RETIRED:L3_HIT
                Load hit in last-level (L3) cache with no snoop needed (Precise
                Event)

ivb::MEM_LOAD_RETIRED:L3_MISS
                Load miss in last-level (L3) cache (Precise Event)

ivb::MEM_LOAD_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_LOAD_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_LOAD_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_LOAD_RETIRED:i
                invert (*)

ivb::MEM_LOAD_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_LOAD_RETIRED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MEM_TRANS_RETIRED
                Memory transactions retired (*)

ivb::MEM_TRANS_RETIRED:LATENCY_ABOVE_THRESHOLD
                Memory load instructions retired above programmed clocks, minimum
                threshold value is 3 (Precise Event and ldlat required)

ivb::MEM_TRANS_RETIRED:PRECISE_STORE
                Capture where stores occur, must use with PEBS (Precise Event
                required)

ivb::MEM_TRANS_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_TRANS_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_TRANS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_TRANS_RETIRED:i
                invert (*)

ivb::MEM_TRANS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_TRANS_RETIRED:t
                measure any thread (*)

ivb::MEM_TRANS_RETIRED:ldlat
                load latency threshold (cycles, [3-65535]) (*)

---------------------------------------------------------------------------
ivb::MEM_UOPS_RETIRED
                Memory uops retired (*)

ivb::MEM_UOPS_RETIRED:ALL_LOADS
                Any retired loads (Precise Event)

ivb::MEM_UOPS_RETIRED:ANY_LOADS
                Any retired loads (Precise Event)

ivb::MEM_UOPS_RETIRED:ALL_STORES
                Any retired stores (Precise Event)

ivb::MEM_UOPS_RETIRED:LOCK_LOADS
                Locked retired loads (Precise Event)

ivb::MEM_UOPS_RETIRED:ANY_STORES
                Any retired stores (Precise Event)

ivb::MEM_UOPS_RETIRED:SPLIT_LOADS
                Retired loads causing cacheline splits (Precise Event)

ivb::MEM_UOPS_RETIRED:SPLIT_STORES
                Retired stores causing cacheline splits (Precise Event)

ivb::MEM_UOPS_RETIRED:STLB_MISS_LOADS
                STLB misses dues to retired loads (Precise Event)

ivb::MEM_UOPS_RETIRED:STLB_MISS_STORES
                STLB misses dues to retired stores (Precise Event)

ivb::MEM_UOPS_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_UOPS_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_UOPS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_UOPS_RETIRED:i
                invert (*)

ivb::MEM_UOPS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_UOPS_RETIRED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MEM_UOP_RETIRED
                Memory uops retired (deprecated use MEM_UOPS_RETIRED) (*)

ivb::MEM_UOP_RETIRED:ALL_LOADS
                Any retired loads (Precise Event)

ivb::MEM_UOP_RETIRED:ANY_LOADS
                Any retired loads (Precise Event)

ivb::MEM_UOP_RETIRED:ALL_STORES
                Any retired stores (Precise Event)

ivb::MEM_UOP_RETIRED:LOCK_LOADS
                Locked retired loads (Precise Event)

ivb::MEM_UOP_RETIRED:ANY_STORES
                Any retired stores (Precise Event)

ivb::MEM_UOP_RETIRED:SPLIT_LOADS
                Retired loads causing cacheline splits (Precise Event)

ivb::MEM_UOP_RETIRED:SPLIT_STORES
                Retired stores causing cacheline splits (Precise Event)

ivb::MEM_UOP_RETIRED:STLB_MISS_LOADS
                STLB misses dues to retired loads (Precise Event)

ivb::MEM_UOP_RETIRED:STLB_MISS_STORES
                STLB misses dues to retired stores (Precise Event)

ivb::MEM_UOP_RETIRED:k
                monitor at priv level 0 (*)

ivb::MEM_UOP_RETIRED:u
                monitor at priv level 1, 2, 3 (*)

ivb::MEM_UOP_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::MEM_UOP_RETIRED:i
                invert (*)

ivb::MEM_UOP_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::MEM_UOP_RETIRED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::MISALIGN_MEM_REF
                Misaligned memory references (*)

ivb::MISALIGN_MEM_REF:LOADS
                Speculative cache-line split load uops dispatched to the L1D

ivb::MISALIGN_MEM_REF:STORES
                Speculative cache-line split Store-address uops dispatched to L1D

ivb::MISALIGN_MEM_REF:k
                monitor at priv level 0 (*)

ivb::MISALIGN_MEM_REF:u
                monitor at priv level 1, 2, 3 (*)

ivb::MISALIGN_MEM_REF:e
                edge level (may require counter-mask >= 1) (*)

ivb::MISALIGN_MEM_REF:i
                invert (*)

ivb::MISALIGN_MEM_REF:c
                counter-mask in range [0-255] (*)

ivb::MISALIGN_MEM_REF:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::OFFCORE_REQUESTS
                Offcore requests (*)

ivb::OFFCORE_REQUESTS:ALL_DATA_RD
                Demand and prefetch read requests sent to uncore

ivb::OFFCORE_REQUESTS:ALL_DATA_READ
                Demand and prefetch read requests sent to uncore

ivb::OFFCORE_REQUESTS:DEMAND_CODE_RD
                Offcore code read requests, including cacheable and un-cacheables

ivb::OFFCORE_REQUESTS:DEMAND_DATA_RD
                Demand Data Read requests sent to uncore

ivb::OFFCORE_REQUESTS:DEMAND_RFO
                Offcore Demand RFOs, includes regular RFO, Locks, ItoM

ivb::OFFCORE_REQUESTS:k
                monitor at priv level 0 (*)

ivb::OFFCORE_REQUESTS:u
                monitor at priv level 1, 2, 3 (*)

ivb::OFFCORE_REQUESTS:e
                edge level (may require counter-mask >= 1) (*)

ivb::OFFCORE_REQUESTS:i
                invert (*)

ivb::OFFCORE_REQUESTS:c
                counter-mask in range [0-255] (*)

ivb::OFFCORE_REQUESTS:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::OFFCORE_REQUESTS_OUTSTANDING
                Outstanding offcore requests (*)

ivb::OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD_CYCLES
                Cycles with cacheable data read transactions in the superQ

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD_CYCLES
                Cycles with demand code reads transactions in the superQ

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD_CYCLES
                Cycles with demand data read transactions in the superQ

ivb::OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD
                Cacheable data read transactions in the superQ every cycle

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD
                Code read transactions in the superQ every cycle

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD
                Demand data read transactions in the superQ every cycle

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD_GE_6
                Cycles with at lesat 6 offcore outstanding demand data read
                requests in the uncore queue

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO
                Outstanding RFO (store) transactions in the superQ every cycle

ivb::OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO_CYCLES
                Cycles with outstanding RFO (store) transactions in the superQ

ivb::OFFCORE_REQUESTS_OUTSTANDING:k
                monitor at priv level 0 (*)

ivb::OFFCORE_REQUESTS_OUTSTANDING:u
                monitor at priv level 1, 2, 3 (*)

ivb::OFFCORE_REQUESTS_OUTSTANDING:e
                edge level (may require counter-mask >= 1) (*)

ivb::OFFCORE_REQUESTS_OUTSTANDING:i
                invert (*)

ivb::OFFCORE_REQUESTS_OUTSTANDING:c
                counter-mask in range [0-255] (*)

ivb::OFFCORE_REQUESTS_OUTSTANDING:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::OTHER_ASSISTS
                Count hardware assists (*)

ivb::OTHER_ASSISTS:AVX_TO_SSE
                Number of transitions from AVX-256 to legacy SSE when penalty
                applicable

ivb::OTHER_ASSISTS:SSE_TO_AVX
                Number of transitions from legacy SSE to AVX-256 when penalty
                applicable

ivb::OTHER_ASSISTS:AVX_STORE
                Number of assists associated with 256-bit AVX stores

ivb::OTHER_ASSISTS:WB
                Number of times the microcode assist is invoked by hardware upon
                uop writeback

ivb::OTHER_ASSISTS:k
                monitor at priv level 0 (*)

ivb::OTHER_ASSISTS:u
                monitor at priv level 1, 2, 3 (*)

ivb::OTHER_ASSISTS:e
                edge level (may require counter-mask >= 1) (*)

ivb::OTHER_ASSISTS:i
                invert (*)

ivb::OTHER_ASSISTS:c
                counter-mask in range [0-255] (*)

ivb::OTHER_ASSISTS:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::RESOURCE_STALLS
                Resource related stall cycles

ivb::RESOURCE_STALLS:ANY
                Cycles stalled due to Resource Related reason

ivb::RESOURCE_STALLS:RS
                Cycles stalled due to no eligible RS entry available

ivb::RESOURCE_STALLS:SB
                Cycles stalled due to no store buffers available (not including
                draining from sync)

ivb::RESOURCE_STALLS:ROB
                Cycles stalled due to re-order buffer full

ivb::RESOURCE_STALLS:k
                monitor at priv level 0

ivb::RESOURCE_STALLS:u
                monitor at priv level 1, 2, 3

ivb::RESOURCE_STALLS:e
                edge level (may require counter-mask >= 1) (*)

ivb::RESOURCE_STALLS:i
                invert

ivb::RESOURCE_STALLS:c
                counter-mask in range [0-255] (*)

ivb::RESOURCE_STALLS:t
                measure any thread

---------------------------------------------------------------------------
ivb::CYCLE_ACTIVITY
                Stalled cycles (*)

ivb::CYCLE_ACTIVITY:CYCLES_L2_PENDING
                Cycles with pending L2 miss loads

ivb::CYCLE_ACTIVITY:CYCLES_LDM_PENDING
                Cycles with pending memory loads

ivb::CYCLE_ACTIVITY:CYCLES_L1D_PENDING
                Cycles with pending L1D load cache misses

ivb::CYCLE_ACTIVITY:CYCLES_NO_EXECUTE
                Cycles of dispatch stalls

ivb::CYCLE_ACTIVITY:STALLS_L2_PENDING
                Execution stalls due to L2 pending loads

ivb::CYCLE_ACTIVITY:STALLS_L1D_PENDING
                Execution stalls due to L1D pending loads

ivb::CYCLE_ACTIVITY:STALLS_LDM_PENDING
                Execution stalls due to memory loads

ivb::CYCLE_ACTIVITY:k
                monitor at priv level 0 (*)

ivb::CYCLE_ACTIVITY:u
                monitor at priv level 1, 2, 3 (*)

ivb::CYCLE_ACTIVITY:e
                edge level (may require counter-mask >= 1) (*)

ivb::CYCLE_ACTIVITY:i
                invert (*)

ivb::CYCLE_ACTIVITY:c
                counter-mask in range [0-255] (*)

ivb::CYCLE_ACTIVITY:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::ROB_MISC_EVENTS
                Reorder buffer events

ivb::ROB_MISC_EVENTS:LBR_INSERTS
                Count each time an new LBR record is saved by HW

ivb::ROB_MISC_EVENTS:k
                monitor at priv level 0

ivb::ROB_MISC_EVENTS:u
                monitor at priv level 1, 2, 3

ivb::ROB_MISC_EVENTS:e
                edge level (may require counter-mask >= 1) (*)

ivb::ROB_MISC_EVENTS:i
                invert

ivb::ROB_MISC_EVENTS:c
                counter-mask in range [0-255] (*)

ivb::ROB_MISC_EVENTS:t
                measure any thread

---------------------------------------------------------------------------
ivb::RS_EVENTS  Reservation station events

ivb::RS_EVENTS:EMPTY_CYCLES
                Cycles the RS is empty for this thread

ivb::RS_EVENTS:EMPTY_END
                Counts number of time the Reservation Station (RS) goes from
                empty to non-empty

ivb::RS_EVENTS:k
                monitor at priv level 0

ivb::RS_EVENTS:u
                monitor at priv level 1, 2, 3

ivb::RS_EVENTS:e
                edge level (may require counter-mask >= 1) (*)

ivb::RS_EVENTS:i
                invert

ivb::RS_EVENTS:c
                counter-mask in range [0-255] (*)

ivb::RS_EVENTS:t
                measure any thread

---------------------------------------------------------------------------
ivb::DTLB_LOAD_ACCESS
                TLB access

ivb::DTLB_LOAD_ACCESS:STLB_HIT
                Number of load operations that missed L1TLB but hit L2TLB

ivb::DTLB_LOAD_ACCESS:LOAD_STLB_HIT
                Number of load operations that missed L1TLB but hit L2TLB

ivb::DTLB_LOAD_ACCESS:k
                monitor at priv level 0

ivb::DTLB_LOAD_ACCESS:u
                monitor at priv level 1, 2, 3

ivb::DTLB_LOAD_ACCESS:e
                edge level (may require counter-mask >= 1) (*)

ivb::DTLB_LOAD_ACCESS:i
                invert

ivb::DTLB_LOAD_ACCESS:c
                counter-mask in range [0-255] (*)

ivb::DTLB_LOAD_ACCESS:t
                measure any thread

---------------------------------------------------------------------------
ivb::TLB_ACCESS TLB access

ivb::TLB_ACCESS:STLB_HIT
                Number of load operations that missed L1TLB but hit L2TLB

ivb::TLB_ACCESS:LOAD_STLB_HIT
                Number of load operations that missed L1TLB but hit L2TLB

ivb::TLB_ACCESS:k
                monitor at priv level 0

ivb::TLB_ACCESS:u
                monitor at priv level 1, 2, 3

ivb::TLB_ACCESS:e
                edge level (may require counter-mask >= 1) (*)

ivb::TLB_ACCESS:i
                invert

ivb::TLB_ACCESS:c
                counter-mask in range [0-255] (*)

ivb::TLB_ACCESS:t
                measure any thread

---------------------------------------------------------------------------
ivb::TLB_FLUSH  TLB flushes

ivb::TLB_FLUSH:DTLB_THREAD
                Number of DTLB flushes of thread-specific entries

ivb::TLB_FLUSH:STLB_ANY
                Number of STLB flushes

ivb::TLB_FLUSH:k
                monitor at priv level 0

ivb::TLB_FLUSH:u
                monitor at priv level 1, 2, 3

ivb::TLB_FLUSH:e
                edge level (may require counter-mask >= 1) (*)

ivb::TLB_FLUSH:i
                invert

ivb::TLB_FLUSH:c
                counter-mask in range [0-255] (*)

ivb::TLB_FLUSH:t
                measure any thread

---------------------------------------------------------------------------
ivb::UNHALTED_CORE_CYCLES
                Count core clock cycles whenever the clock signal on the specific
                core is running (not halted)

ivb::UNHALTED_CORE_CYCLES:k
                monitor at priv level 0

ivb::UNHALTED_CORE_CYCLES:u
                monitor at priv level 1, 2, 3

ivb::UNHALTED_CORE_CYCLES:e
                edge level (may require counter-mask >= 1) (*)

ivb::UNHALTED_CORE_CYCLES:i
                invert

ivb::UNHALTED_CORE_CYCLES:c
                counter-mask in range [0-255] (*)

ivb::UNHALTED_CORE_CYCLES:t
                measure any thread

---------------------------------------------------------------------------
ivb::UNHALTED_REFERENCE_CYCLES
                Unhalted reference cycles

ivb::UNHALTED_REFERENCE_CYCLES:k
                monitor at priv level 0

ivb::UNHALTED_REFERENCE_CYCLES:u
                monitor at priv level 1, 2, 3

ivb::UNHALTED_REFERENCE_CYCLES:t
                measure any thread

---------------------------------------------------------------------------
ivb::UOPS_EXECUTED
                Uops executed (*)

ivb::UOPS_EXECUTED:CORE
                Counts total number of uops executed from any thread per cycle

ivb::UOPS_EXECUTED:THREAD
                Counts total number of uops executed per thread each cycle

ivb::UOPS_EXECUTED:STALL_CYCLES
                Number of cycles with no uops executed

ivb::UOPS_EXECUTED:CYCLES_GE_1_UOP_EXEC
                Cycles where at least 1 uop was executed per thread

ivb::UOPS_EXECUTED:CYCLES_GE_2_UOPS_EXEC
                Cycles where at least 2 uops were executed per thread

ivb::UOPS_EXECUTED:CYCLES_GE_3_UOPS_EXEC
                Cycles where at least 3 uops were executed per thread

ivb::UOPS_EXECUTED:CYCLES_GE_4_UOPS_EXEC
                Cycles where at least 4 uops were executed per thread

ivb::UOPS_EXECUTED:CORE_CYCLES_GE_1
                Cycles where at least 1 uop was executed from any thread

ivb::UOPS_EXECUTED:CORE_CYCLES_GE_2
                Cycles where at least 2 uops were executed from any thread

ivb::UOPS_EXECUTED:CORE_CYCLES_GE_3
                Cycles where at least 3 uops were executed from any thread

ivb::UOPS_EXECUTED:CORE_CYCLES_GE_4
                Cycles where at least 4 uops were executed from any thread

ivb::UOPS_EXECUTED:CORE_CYCLES_NONE
                Cycles where no uop is executed on any thread

ivb::UOPS_EXECUTED:k
                monitor at priv level 0 (*)

ivb::UOPS_EXECUTED:u
                monitor at priv level 1, 2, 3 (*)

ivb::UOPS_EXECUTED:e
                edge level (may require counter-mask >= 1) (*)

ivb::UOPS_EXECUTED:i
                invert (*)

ivb::UOPS_EXECUTED:c
                counter-mask in range [0-255] (*)

ivb::UOPS_EXECUTED:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::UOPS_DISPATCHED_PORT
                Uops dispatch to specific ports (*)

ivb::UOPS_DISPATCHED_PORT:PORT_0
                Cycles in which a uop is dispatched on port 0

ivb::UOPS_DISPATCHED_PORT:PORT_1
                Cycles in which a uop is dispatched on port 1

ivb::UOPS_DISPATCHED_PORT:PORT_2
                Cycles in which a uop is dispatched on port 2

ivb::UOPS_DISPATCHED_PORT:PORT_3
                Cycles in which a uop is dispatched on port 3

ivb::UOPS_DISPATCHED_PORT:PORT_4
                Cycles in which a uop is dispatched on port 4

ivb::UOPS_DISPATCHED_PORT:PORT_5
                Cycles in which a uop is dispatched on port 5

ivb::UOPS_DISPATCHED_PORT:PORT_0_CORE
                Cycles in which a uop is dispatched on port 0 for any thread

ivb::UOPS_DISPATCHED_PORT:PORT_1_CORE
                Cycles in which a uop is dispatched on port 1 for any thread

ivb::UOPS_DISPATCHED_PORT:PORT_2_CORE
                Cycles in which a uop is dispatched on port 2 for any thread

ivb::UOPS_DISPATCHED_PORT:PORT_3_CORE
                Cycles in which a uop is dispatched on port 3 for any thread

ivb::UOPS_DISPATCHED_PORT:PORT_4_CORE
                Cycles in which a uop is dispatched on port 4 for any thread

ivb::UOPS_DISPATCHED_PORT:PORT_5_CORE
                Cycles in which a uop is dispatched on port 5 for any thread

ivb::UOPS_DISPATCHED_PORT:k
                monitor at priv level 0 (*)

ivb::UOPS_DISPATCHED_PORT:u
                monitor at priv level 1, 2, 3 (*)

ivb::UOPS_DISPATCHED_PORT:e
                edge level (may require counter-mask >= 1) (*)

ivb::UOPS_DISPATCHED_PORT:i
                invert (*)

ivb::UOPS_DISPATCHED_PORT:c
                counter-mask in range [0-255] (*)

ivb::UOPS_DISPATCHED_PORT:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::UOPS_ISSUED
                Uops issued

ivb::UOPS_ISSUED:ANY
                Number of uops issued by the RAT to the Reservation Station (RS)

ivb::UOPS_ISSUED:CORE_STALL_CYCLES
                Cycles no uops issued on this core (by any thread)

ivb::UOPS_ISSUED:STALL_CYCLES
                Cycles no uops issued by this thread

ivb::UOPS_ISSUED:FLAGS_MERGE
                Number of flags-merge uops allocated. Such uops adds delay

ivb::UOPS_ISSUED:SLOW_LEA
                Number of slow LEA or similar uops allocated

ivb::UOPS_ISSUED:SINGLE_MUL
                Number of multiply packed/scalar single precision uops allocated

ivb::UOPS_ISSUED:k
                monitor at priv level 0

ivb::UOPS_ISSUED:u
                monitor at priv level 1, 2, 3

ivb::UOPS_ISSUED:e
                edge level (may require counter-mask >= 1) (*)

ivb::UOPS_ISSUED:i
                invert

ivb::UOPS_ISSUED:c
                counter-mask in range [0-255] (*)

ivb::UOPS_ISSUED:t
                measure any thread

---------------------------------------------------------------------------
ivb::UOPS_RETIRED
                Uops retired

ivb::UOPS_RETIRED:ALL
                All uops that actually retired (Precise Event)

ivb::UOPS_RETIRED:ANY
                All uops that actually retired (Precise Event)

ivb::UOPS_RETIRED:RETIRE_SLOTS
                Number of retirement slots used (Precise Event)

ivb::UOPS_RETIRED:STALL_CYCLES
                Cycles no executable uop retired (Precise Event)

ivb::UOPS_RETIRED:TOTAL_CYCLES
                Total cycles using precise uop retired event (Precise Event)

ivb::UOPS_RETIRED:k
                monitor at priv level 0

ivb::UOPS_RETIRED:u
                monitor at priv level 1, 2, 3

ivb::UOPS_RETIRED:e
                edge level (may require counter-mask >= 1) (*)

ivb::UOPS_RETIRED:i
                invert

ivb::UOPS_RETIRED:c
                counter-mask in range [0-255] (*)

ivb::UOPS_RETIRED:t
                measure any thread

---------------------------------------------------------------------------
ivb::FP_COMP_OPS_EXE
                Counts number of floating point events (*)

ivb::FP_COMP_OPS_EXE:X87
                Number of X87 uops executed

ivb::FP_COMP_OPS_EXE:SSE_FP_PACKED_DOUBLE
                Number of SSE or AVX-128 double precision FP packed uops executed

ivb::FP_COMP_OPS_EXE:SSE_FP_SCALAR_SINGLE
                Number of SSE or AVX-128 single precision FP scalar uops executed

ivb::FP_COMP_OPS_EXE:SSE_PACKED_SINGLE
                Number of SSE or AVX-128 single precision FP packed uops executed

ivb::FP_COMP_OPS_EXE:SSE_SCALAR_DOUBLE
                Number of SSE or AVX-128 double precision FP scalar uops executed

ivb::FP_COMP_OPS_EXE:k
                monitor at priv level 0 (*)

ivb::FP_COMP_OPS_EXE:u
                monitor at priv level 1, 2, 3 (*)

ivb::FP_COMP_OPS_EXE:e
                edge level (may require counter-mask >= 1) (*)

ivb::FP_COMP_OPS_EXE:i
                invert (*)

ivb::FP_COMP_OPS_EXE:c
                counter-mask in range [0-255] (*)

ivb::FP_COMP_OPS_EXE:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::SIMD_FP_256
                Counts 256-bit packed floating point instructions (*)

ivb::SIMD_FP_256:PACKED_SINGLE
                Counts 256-bit packed single-precision

ivb::SIMD_FP_256:PACKED_DOUBLE
                Counts 256-bit packed double-precision

ivb::SIMD_FP_256:k
                monitor at priv level 0 (*)

ivb::SIMD_FP_256:u
                monitor at priv level 1, 2, 3 (*)

ivb::SIMD_FP_256:e
                edge level (may require counter-mask >= 1) (*)

ivb::SIMD_FP_256:i
                invert (*)

ivb::SIMD_FP_256:c
                counter-mask in range [0-255] (*)

ivb::SIMD_FP_256:t
                measure any thread (*)

---------------------------------------------------------------------------
ivb::LSD        Loop stream detector

ivb::LSD:UOPS   Number of uops delivered by the Loop Stream Detector (LSD)

ivb::LSD:ACTIVE Cycles with uops delivered by the LSD but which did not come from
                decoder

ivb::LSD:CYCLES_4_UOPS
                Cycles with 4 uops delivered by the LSD but which did not come
                from decoder

ivb::LSD:k      monitor at priv level 0

ivb::LSD:u      monitor at priv level 1, 2, 3

ivb::LSD:e      edge level (may require counter-mask >= 1) (*)

ivb::LSD:i      invert

ivb::LSD:c      counter-mask in range [0-255] (*)

ivb::LSD:t      measure any thread

---------------------------------------------------------------------------
ivb::EPT        Extended page table

ivb::EPT:WALK_CYCLES
                Cycles for an extended page table walk

ivb::EPT:k      monitor at priv level 0

ivb::EPT:u      monitor at priv level 1, 2, 3

ivb::EPT:e      edge level (may require counter-mask >= 1) (*)

ivb::EPT:i      invert

ivb::EPT:c      counter-mask in range [0-255] (*)

ivb::EPT:t      measure any thread

---------------------------------------------------------------------------
ivb::PAGE_WALKS page walker

ivb::PAGE_WALKS:LLC_MISS
                Number of page walks with a LLC miss

ivb::PAGE_WALKS:k
                monitor at priv level 0

ivb::PAGE_WALKS:u
                monitor at priv level 1, 2, 3

ivb::PAGE_WALKS:e
                edge level (may require counter-mask >= 1) (*)

ivb::PAGE_WALKS:i
                invert

ivb::PAGE_WALKS:c
                counter-mask in range [0-255] (*)

ivb::PAGE_WALKS:t
                measure any thread

---------------------------------------------------------------------------
ivb::INT_MISC   Miscellaneous interruptions (*)

ivb::INT_MISC:RECOVERY_CYCLES
                Cycles waiting for the checkpoints in Resource Allocation Table
                (RAT) to be recovered after Nuke due to all other cases except
                JEClear (e.g. whenever a ucode assist is needed like SSE
                exception, memory disambiguation, etc...)

ivb::INT_MISC:RECOVERY_CYCLES_ANY
                Core cycles the allocator was stalled due to recovery from
                earlier clear event for any thread running on the physical core
                (e.g. misprediction or memory nuke)

ivb::INT_MISC:RECOVERY_STALLS_COUNT
                Number of occurrences waiting for Machine Clears

ivb::INT_MISC:k monitor at priv level 0 (*)

ivb::INT_MISC:u monitor at priv level 1, 2, 3 (*)

ivb::INT_MISC:e edge level (may require counter-mask >= 1) (*)

ivb::INT_MISC:i invert (*)

ivb::INT_MISC:c counter-mask in range [0-255] (*)

ivb::INT_MISC:t measure any thread (*)

---------------------------------------------------------------------------
ivb::OFFCORE_REQUESTS_BUFFER
                Offcore reqest buffer

ivb::OFFCORE_REQUESTS_BUFFER:SQ_FULL
                Number of cycles the offcore requests buffer is full

ivb::OFFCORE_REQUESTS_BUFFER:k
                monitor at priv level 0

ivb::OFFCORE_REQUESTS_BUFFER:u
                monitor at priv level 1, 2, 3

ivb::OFFCORE_REQUESTS_BUFFER:e
                edge level (may require counter-mask >= 1) (*)

ivb::OFFCORE_REQUESTS_BUFFER:i
                invert

ivb::OFFCORE_REQUESTS_BUFFER:c
                counter-mask in range [0-255] (*)

ivb::OFFCORE_REQUESTS_BUFFER:t
                measure any thread

---------------------------------------------------------------------------
ivb::SQ_MISC    SuperQueue miscellaneous

ivb::SQ_MISC:SPLIT_LOCK
                Number of split locks in the super queue (SQ)

ivb::SQ_MISC:k  monitor at priv level 0

ivb::SQ_MISC:u  monitor at priv level 1, 2, 3

ivb::SQ_MISC:e  edge level (may require counter-mask >= 1) (*)

ivb::SQ_MISC:i  invert

ivb::SQ_MISC:c  counter-mask in range [0-255] (*)

ivb::SQ_MISC:t  measure any thread

ivb::SQ_MISC:intx
                monitor only inside transactional memory region

ivb::SQ_MISC:intxcp
                do not count occurrences inside aborted transactional memory
                region

---------------------------------------------------------------------------
ivb::OFFCORE_RESPONSE_0
                Offcore response event (must provide at least one request type
                and either any_response or any combination of supplier + snoop)

ivb::OFFCORE_RESPONSE_0:DMND_DATA_RD
                Request: number of demand and DCU prefetch data reads of full and
                partial cachelines as well as demand data page table entry
                cacheline reads. Does not count L2 data read prefetches or
                instruction fetches

ivb::OFFCORE_RESPONSE_0:DMND_RFO
                Request: number of demand and DCU prefetch reads for ownership
                (RFO) requests generated by a write to data cacheline. Does not
                count L2 RFO prefetches

ivb::OFFCORE_RESPONSE_0:DMND_IFETCH
                Request: number of demand and DCU prefetch instruction cacheline
                reads. Does not count L2 code read prefetches

ivb::OFFCORE_RESPONSE_0:WB
                Request: number of writebacks (modified to exclusive)
                transactions

ivb::OFFCORE_RESPONSE_0:PF_DATA_RD
                Request: number of data cacheline reads generated by L2
                prefetchers

ivb::OFFCORE_RESPONSE_0:PF_RFO
                Request: number of RFO requests generated by L2 prefetchers

ivb::OFFCORE_RESPONSE_0:PF_IFETCH
                Request: number of code reads generated by L2 prefetchers

ivb::OFFCORE_RESPONSE_0:PF_LLC_DATA_RD
                Request: number of L3 prefetcher requests to L2 for loads

ivb::OFFCORE_RESPONSE_0:PF_LLC_RFO
                Request: number of RFO requests generated by L2 prefetcher

ivb::OFFCORE_RESPONSE_0:PF_LLC_IFETCH
                Request: number of L2 prefetcher requests to L3 for instruction
                fetches

ivb::OFFCORE_RESPONSE_0:BUS_LOCKS
                Request: number bus lock and split lock requests

ivb::OFFCORE_RESPONSE_0:STRM_ST
                Request: number of streaming store requests

ivb::OFFCORE_RESPONSE_0:OTHER
                Request: counts one of the following transaction types, including
                L3 invalidate, I/O, full or partial writes, WC or non-temporal
                stores, CLFLUSH, Fences, lock, unlock, split lock

ivb::OFFCORE_RESPONSE_0:ANY_IFETCH
                Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH

ivb::OFFCORE_RESPONSE_0:ANY_REQUEST
                Request: combination of all request umasks

ivb::OFFCORE_RESPONSE_0:ANY_DATA
                Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD

ivb::OFFCORE_RESPONSE_0:ANY_RFO
                Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO

ivb::OFFCORE_RESPONSE_0:ANY_RESPONSE
                Response: count any response type

ivb::OFFCORE_RESPONSE_0:NO_SUPP
                Supplier: counts number of times supplier information is not
                available

ivb::OFFCORE_RESPONSE_0:LLC_HITM
                Supplier: counts L3 hits in M-state (initial lookup)

ivb::OFFCORE_RESPONSE_0:LLC_HITE
                Supplier: counts L3 hits in E-state

ivb::OFFCORE_RESPONSE_0:LLC_HITS
                Supplier: counts L3 hits in S-state

ivb::OFFCORE_RESPONSE_0:LLC_HITF
                Supplier: counts L3 hits in F-state

ivb::OFFCORE_RESPONSE_0:LLC_MISS_LOCAL
                Supplier: counts L3 misses to local DRAM

ivb::OFFCORE_RESPONSE_0:L3_MISS
                Supplier: counts L3 misses to local DRAM

ivb::OFFCORE_RESPONSE_0:LLC_HITMESF
                Supplier: counts L3 hits in any state (M, E, S, F)

ivb::OFFCORE_RESPONSE_0:SNP_NONE
                Snoop: counts number of times no snoop-related information is
                available

ivb::OFFCORE_RESPONSE_0:SNP_NOT_NEEDED
                Snoop: counts the number of times no snoop was needed to satisfy
                the request

ivb::OFFCORE_RESPONSE_0:SNP_MISS
                Snoop: counts number of times a snoop was needed and it missed
                all snooped caches

ivb::OFFCORE_RESPONSE_0:SNP_NO_FWD
                Snoop: counts number of times a snoop was needed and it hit in at
                leas one snooped cache

ivb::OFFCORE_RESPONSE_0:SNP_FWD
                Snoop: counts number of times a snoop was needed and data was
                forwarded from a remote socket

ivb::OFFCORE_RESPONSE_0:HITM
                Snoop: counts number of times a snoop was needed and it hitM-ed
                in local or remote cache

ivb::OFFCORE_RESPONSE_0:NON_DRAM
                Snoop:  counts number of times target was a non-DRAM system
                address. This includes MMIO transactions

ivb::OFFCORE_RESPONSE_0:SNP_ANY
                Snoop: any snoop reason

ivb::OFFCORE_RESPONSE_0:k
                monitor at priv level 0

ivb::OFFCORE_RESPONSE_0:u
                monitor at priv level 1, 2, 3

ivb::OFFCORE_RESPONSE_0:e
                edge level (may require counter-mask >= 1) (*)

ivb::OFFCORE_RESPONSE_0:i
                invert

ivb::OFFCORE_RESPONSE_0:c
                counter-mask in range [0-255] (*)

ivb::OFFCORE_RESPONSE_0:t
                measure any thread

---------------------------------------------------------------------------
ivb::OFFCORE_RESPONSE_1
                Offcore response event (must provide at least one request type
                and either any_response or any combination of supplier + snoop)

ivb::OFFCORE_RESPONSE_1:DMND_DATA_RD
                Request: number of demand and DCU prefetch data reads of full and
                partial cachelines as well as demand data page table entry
                cacheline reads. Does not count L2 data read prefetches or
                instruction fetches

ivb::OFFCORE_RESPONSE_1:DMND_RFO
                Request: number of demand and DCU prefetch reads for ownership
                (RFO) requests generated by a write to data cacheline. Does not
                count L2 RFO prefetches

ivb::OFFCORE_RESPONSE_1:DMND_IFETCH
                Request: number of demand and DCU prefetch instruction cacheline
                reads. Does not count L2 code read prefetches

ivb::OFFCORE_RESPONSE_1:WB
                Request: number of writebacks (modified to exclusive)
                transactions

ivb::OFFCORE_RESPONSE_1:PF_DATA_RD
                Request: number of data cacheline reads generated by L2
                prefetchers

ivb::OFFCORE_RESPONSE_1:PF_RFO
                Request: number of RFO requests generated by L2 prefetchers

ivb::OFFCORE_RESPONSE_1:PF_IFETCH
                Request: number of code reads generated by L2 prefetchers

ivb::OFFCORE_RESPONSE_1:PF_LLC_DATA_RD
                Request: number of L3 prefetcher requests to L2 for loads

ivb::OFFCORE_RESPONSE_1:PF_LLC_RFO
                Request: number of RFO requests generated by L2 prefetcher

ivb::OFFCORE_RESPONSE_1:PF_LLC_IFETCH
                Request: number of L2 prefetcher requests to L3 for instruction
                fetches

ivb::OFFCORE_RESPONSE_1:BUS_LOCKS
                Request: number bus lock and split lock requests

ivb::OFFCORE_RESPONSE_1:STRM_ST
                Request: number of streaming store requests

ivb::OFFCORE_RESPONSE_1:OTHER
                Request: counts one of the following transaction types, including
                L3 invalidate, I/O, full or partial writes, WC or non-temporal
                stores, CLFLUSH, Fences, lock, unlock, split lock

ivb::OFFCORE_RESPONSE_1:ANY_IFETCH
                Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH

ivb::OFFCORE_RESPONSE_1:ANY_REQUEST
                Request: combination of all request umasks

ivb::OFFCORE_RESPONSE_1:ANY_DATA
                Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD

ivb::OFFCORE_RESPONSE_1:ANY_RFO
                Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO

ivb::OFFCORE_RESPONSE_1:ANY_RESPONSE
                Response: count any response type

ivb::OFFCORE_RESPONSE_1:NO_SUPP
                Supplier: counts number of times supplier information is not
                available

ivb::OFFCORE_RESPONSE_1:LLC_HITM
                Supplier: counts L3 hits in M-state (initial lookup)

ivb::OFFCORE_RESPONSE_1:LLC_HITE
                Supplier: counts L3 hits in E-state

ivb::OFFCORE_RESPONSE_1:LLC_HITS
                Supplier: counts L3 hits in S-state

ivb::OFFCORE_RESPONSE_1:LLC_HITF
                Supplier: counts L3 hits in F-state

ivb::OFFCORE_RESPONSE_1:LLC_MISS_LOCAL
                Supplier: counts L3 misses to local DRAM

ivb::OFFCORE_RESPONSE_1:L3_MISS
                Supplier: counts L3 misses to local DRAM

ivb::OFFCORE_RESPONSE_1:LLC_HITMESF
                Supplier: counts L3 hits in any state (M, E, S, F)

ivb::OFFCORE_RESPONSE_1:SNP_NONE
                Snoop: counts number of times no snoop-related information is
                available

ivb::OFFCORE_RESPONSE_1:SNP_NOT_NEEDED
                Snoop: counts the number of times no snoop was needed to satisfy
                the request

ivb::OFFCORE_RESPONSE_1:SNP_MISS
                Snoop: counts number of times a snoop was needed and it missed
                all snooped caches

ivb::OFFCORE_RESPONSE_1:SNP_NO_FWD
                Snoop: counts number of times a snoop was needed and it hit in at
                leas one snooped cache

ivb::OFFCORE_RESPONSE_1:SNP_FWD
                Snoop: counts number of times a snoop was needed and data was
                forwarded from a remote socket

ivb::OFFCORE_RESPONSE_1:HITM
                Snoop: counts number of times a snoop was needed and it hitM-ed
                in local or remote cache

ivb::OFFCORE_RESPONSE_1:NON_DRAM
                Snoop:  counts number of times target was a non-DRAM system
                address. This includes MMIO transactions

ivb::OFFCORE_RESPONSE_1:SNP_ANY
                Snoop: any snoop reason

ivb::OFFCORE_RESPONSE_1:k
                monitor at priv level 0

ivb::OFFCORE_RESPONSE_1:u
                monitor at priv level 1, 2, 3

ivb::OFFCORE_RESPONSE_1:e
                edge level (may require counter-mask >= 1) (*)

ivb::OFFCORE_RESPONSE_1:i
                invert

ivb::OFFCORE_RESPONSE_1:c
                counter-mask in range [0-255] (*)

ivb::OFFCORE_RESPONSE_1:t
                measure any thread

---------------------------------------------------------------------------
ivb_unc_cbo0::UNC_CLOCKTICKS
                uncore clock ticks (*)

---------------------------------------------------------------------------
ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE
                Snoop responses (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:MISS
                Number of snoop misses (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:INVAL
                Number of snoop invalidates of a non-modified line (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:HIT
                Number of snoop hits of a non-modified line (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:HITM
                Number of snoop hits of a modified line (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:INVAL_M
                Number of snoop invalidates of a modified line (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:ANY_SNP
                Number of snoops (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:EXTERNAL_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                external snoop request (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:XCORE_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                processor core memory request (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:EVICTION_FILTER
                Filter on cross-core snoops initiated by this Cbox due to LLC
                eviction (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:i
                invert (*)

ivb_unc_cbo0::UNC_CBO_XSNP_RESPONSE:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP
                LLC cache lookups (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:STATE_M
                Number of LLC lookup requests for a line in modified state (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:STATE_E
                Number of LLC lookup requests for a line in exclusive state (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:STATE_S
                Number of LLC lookup requests for a line in shared state (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:STATE_I
                Number of LLC lookup requests for a line in invalid state (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:STATE_MESI
                Number of LLC lookup requests for a line (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:READ_FILTER
                Filter on processor core initiated cacheable read requests (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:WRITE_FILTER
                Filter on processor core initiated cacheable write requests (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:EXTSNP_FILTER
                Filter on external snoop requests (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:ANY_FILTER
                Filter on any IRQ or IPQ initiated requests including
                uncacheable, non-coherent requests (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:i
                invert (*)

ivb_unc_cbo0::UNC_CBO_CACHE_LOOKUP:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE
                Snoop responses (must provide a snoop type and filter) (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:MISS
                Number of snoop misses (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:INVAL
                Number of snoop invalidates of a non-modified line (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:HIT
                Number of snoop hits of a non-modified line (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:HITM
                Number of snoop hits of a modified line (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:INVAL_M
                Number of snoop invalidates of a modified line (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:ANY_SNP
                Number of snoops (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:EXTERNAL_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                external snoop request (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:XCORE_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                processor core memory request (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:EVICTION_FILTER
                Filter on cross-core snoops initiated by this Cbox due to LLC
                eviction (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:i
                invert (*)

ivb_unc_cbo1::UNC_CBO_XSNP_RESPONSE:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP
                LLC cache lookups (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:STATE_M
                Number of LLC lookup requests for a line in modified state (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:STATE_E
                Number of LLC lookup requests for a line in exclusive state (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:STATE_S
                Number of LLC lookup requests for a line in shared state (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:STATE_I
                Number of LLC lookup requests for a line in invalid state (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:STATE_MESI
                Number of LLC lookup requests for a line (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:READ_FILTER
                Filter on processor core initiated cacheable read requests (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:WRITE_FILTER
                Filter on processor core initiated cacheable write requests (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:EXTSNP_FILTER
                Filter on external snoop requests (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:ANY_FILTER
                Filter on any IRQ or IPQ initiated requests including
                uncacheable, non-coherent requests (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:i
                invert (*)

ivb_unc_cbo1::UNC_CBO_CACHE_LOOKUP:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE
                Snoop responses (must provide a snoop type and filter) (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:MISS
                Number of snoop misses (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:INVAL
                Number of snoop invalidates of a non-modified line (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:HIT
                Number of snoop hits of a non-modified line (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:HITM
                Number of snoop hits of a modified line (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:INVAL_M
                Number of snoop invalidates of a modified line (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:ANY_SNP
                Number of snoops (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:EXTERNAL_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                external snoop request (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:XCORE_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                processor core memory request (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:EVICTION_FILTER
                Filter on cross-core snoops initiated by this Cbox due to LLC
                eviction (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:i
                invert (*)

ivb_unc_cbo2::UNC_CBO_XSNP_RESPONSE:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP
                LLC cache lookups (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:STATE_M
                Number of LLC lookup requests for a line in modified state (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:STATE_E
                Number of LLC lookup requests for a line in exclusive state (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:STATE_S
                Number of LLC lookup requests for a line in shared state (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:STATE_I
                Number of LLC lookup requests for a line in invalid state (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:STATE_MESI
                Number of LLC lookup requests for a line (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:READ_FILTER
                Filter on processor core initiated cacheable read requests (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:WRITE_FILTER
                Filter on processor core initiated cacheable write requests (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:EXTSNP_FILTER
                Filter on external snoop requests (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:ANY_FILTER
                Filter on any IRQ or IPQ initiated requests including
                uncacheable, non-coherent requests (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:i
                invert (*)

ivb_unc_cbo2::UNC_CBO_CACHE_LOOKUP:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE
                Snoop responses (must provide a snoop type and filter) (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:MISS
                Number of snoop misses (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:INVAL
                Number of snoop invalidates of a non-modified line (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:HIT
                Number of snoop hits of a non-modified line (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:HITM
                Number of snoop hits of a modified line (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:INVAL_M
                Number of snoop invalidates of a modified line (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:ANY_SNP
                Number of snoops (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:EXTERNAL_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                external snoop request (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:XCORE_FILTER
                Filter on cross-core snoops initiated by this Cbox due to
                processor core memory request (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:EVICTION_FILTER
                Filter on cross-core snoops initiated by this Cbox due to LLC
                eviction (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:i
                invert (*)

ivb_unc_cbo3::UNC_CBO_XSNP_RESPONSE:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP
                LLC cache lookups (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:STATE_M
                Number of LLC lookup requests for a line in modified state (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:STATE_E
                Number of LLC lookup requests for a line in exclusive state (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:STATE_S
                Number of LLC lookup requests for a line in shared state (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:STATE_I
                Number of LLC lookup requests for a line in invalid state (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:STATE_MESI
                Number of LLC lookup requests for a line (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:READ_FILTER
                Filter on processor core initiated cacheable read requests (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:WRITE_FILTER
                Filter on processor core initiated cacheable write requests (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:EXTSNP_FILTER
                Filter on external snoop requests (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:ANY_FILTER
                Filter on any IRQ or IPQ initiated requests including
                uncacheable, non-coherent requests (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:e
                edge level (may require counter-mask >= 1) (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:i
                invert (*)

ivb_unc_cbo3::UNC_CBO_CACHE_LOOKUP:c
                counter-mask in range [0-255] (*)

---------------------------------------------------------------------------
rapl::RAPL_ENERGY_CORES
                Number of Joules consumed by all cores on the package. Unit is
                2^-32 Joules (*)

---------------------------------------------------------------------------
rapl::RAPL_ENERGY_PKG
                Number of Joules consumed by all cores and Last level cache on
                the package. Unit is 2^-32 Joules (*)

---------------------------------------------------------------------------
rapl::RAPL_ENERGY_GPU
                Number of Joules consumed by the builtin GPU. Unit is 2^-32
                Joules (*)

---------------------------------------------------------------------------
perf_raw::r0000 perf_events raw event syntax: r[0-9a-fA-F]+

(*) The counter may not be profilable.


===========================================================================
Available directed blame shifting preset events
===========================================================================
Name		Description
---------------------------------------------------------------------------
PTHREAD_WAIT	Shift the blame for waiting for a lock to the lock holder.
		Only suitable for threaded programs.

===========================================================================
Available Global Arrays events
===========================================================================
Name		Description
---------------------------------------------------------------------------
GA		Collect Global Arrays metrics by sampling GA operations;
		configurable sample period (default 293 ops/sample)

