Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1_isim_beh.exe" -prj "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1_beh.prj" "work.Test_Top_module_1" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Stop_bit_checker.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Start_bit_checker.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/SIPO.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/PISO.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Parity_generator.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Parity_checker_odd.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Mux_4_1.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/FSM_Tx.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/FSM_Rx.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Transmitter_module.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/seven_segment_driver.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Receiver_module.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Binary_to_BCD.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Baud_generator.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Top_Module_UART.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Binary_to_7segment.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Top_module_1.v" into library work
Analyzing Verilog file "C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Baud_generator
Compiling module FSM_Tx
Compiling module Parity_generator
Compiling module PISO
Compiling module Mux_4_1
Compiling module Transmitter_module
Compiling module Start_bit_checker
Compiling module FSM_Rx
Compiling module Parity_checker_odd
Compiling module SIPO
Compiling module Stop_bit_checker
Compiling module Receiver_module
Compiling module Top_Module_UART
Compiling module Binary_to_BCD
Compiling module seven_segment_driver
Compiling module Binary_to_7segment
Compiling module Top_module_1
Compiling module Test_Top_module_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 19 Verilog Units
Built simulation executable C:/Users/Hp/Desktop/Priya/Projects/UART/Test_Top_module_1_isim_beh.exe
Fuse Memory Usage: 27924 KB
Fuse CPU Usage: 1515 ms
