;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, 0
	SUB @6, @52
	SUB @121, 101
	SLT -1, <-20
	SPL -7, @-420
	SUB -0, 0
	SLT -1, <-20
	SUB #72, @200
	CMP #2, @220
	SUB @127, 100
	SUB @127, <106
	CMP -7, <-520
	SLT 121, 1
	SUB 12, @10
	SLT 270, 1
	CMP -7, <-420
	SLT 12, @10
	ADD 270, 2
	CMP 12, @10
	SUB @127, <106
	JMZ <121, 106
	CMP -7, <-420
	SUB 12, @10
	SUB #0, 0
	SUB @6, @52
	SUB @127, <106
	SUB @121, 100
	SUB @121, 100
	MOV -7, <-20
	SUB 0, @42
	ADD 210, 30
	ADD 270, 60
	ADD 210, 60
	SPL <100, 90
	ADD 270, 1
	ADD 270, 60
	ADD 210, 60
	ADD 210, 30
	ADD 270, 1
	ADD 270, 1
	SPL <100, 90
	MOV -1, <-20
	SLT #900, 199
	ADD 270, 1
	CMP -7, <-421
	MOV -1, <-20
