// Seed: 1939194441
module module_0 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd4
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout supply0 id_3;
  input wire _id_2;
  inout wire _id_1;
  assign id_3 = 1 || id_5;
  logic [7:0][1  ==?  -1 : id_2] id_7;
  assign id_7[id_1==""] = id_6;
  logic [1 'b0 : -1 'b0 ==  1] id_8;
  ;
  assign id_8[-1] = id_3 != -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd62,
    parameter id_4  = 32'd57,
    parameter id_9  = 32'd32
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input supply1 id_6;
  output wire id_5;
  output wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_9 = 1;
  logic _id_10[-1  -  id_9 : id_4];
  assign id_7 = id_9;
  wire [id_10 : 1] id_11;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_11,
      id_1,
      id_6,
      id_3
  );
endmodule
