$date
	Sat Oct 22 23:30:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#795915
b11 !
1"
#795918
b11 &
b11 %
1$
#795919
0"
#795922
b1010 &
b1010 %
#795926
b101 &
b101 %
#795930
b10000 &
b10000 %
#795934
b1000 &
b1000 %
#795938
b100 &
b100 %
#795942
b10 &
b10 %
#795946
b1 &
b1 %
1#
#795950
b0 &
0#
b0 %
0$
#1761412
b101 !
1"
#1761414
b101 &
b101 %
1$
#1761415
0"
#1761418
b10000 &
b10000 %
#1761422
b1000 &
b1000 %
#1761426
b100 &
b100 %
#1761430
b10 &
b10 %
#1761434
b1 &
b1 %
1#
#1761438
b0 &
0#
b0 %
0$
#2796478
b1101 &
b1101 %
1$
b1101 !
1"
#2796479
0"
#2796482
b101000 &
b101000 %
#2796486
b10100 &
b10100 %
#2796490
b1010 &
b1010 %
#2796494
b101 &
b101 %
#2796498
b10000 &
b10000 %
#2796502
b1000 &
b1000 %
#2796506
b100 &
b100 %
#2796510
b10 &
b10 %
#2796514
b1 &
b1 %
1#
#2796518
b0 &
0#
b0 %
0$
#4500012
