<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_eb64p.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_eb64p.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_eb64p.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the EB64+ and EB66.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_apecs.h&gt;</span>
<span class="cp">#include &lt;asm/core_lca.h&gt;</span>
<span class="cp">#include &lt;asm/hwrpb.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>


<span class="cm">/* Note mask bit is true for DISABLED irqs.  */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cached_irq_mask</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">eb64p_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">24</span> <span class="o">?</span> <span class="mi">24</span> <span class="o">:</span> <span class="mi">16</span><span class="p">),</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">24</span> <span class="o">?</span> <span class="mh">0x27</span> <span class="o">:</span> <span class="mh">0x26</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">eb64p_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">eb64p_update_irq_hw</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">eb64p_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">eb64p_update_irq_hw</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">eb64p_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;EB64P&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">eb64p_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">eb64p_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">eb64p_disable_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">eb64p_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pld</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Read the interrupt summary registers */</span>
	<span class="n">pld</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0x26</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="mh">0x27</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, for every possible bit set, work through</span>
<span class="cm">	 * them and call the appropriate interrupt handler.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">pld</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">ffz</span><span class="p">(</span><span class="o">~</span><span class="n">pld</span><span class="p">);</span>
		<span class="n">pld</span> <span class="o">&amp;=</span> <span class="n">pld</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* clear least bit set */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">isa_device_interrupt</span><span class="p">(</span><span class="n">vector</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">handle_irq</span><span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">eb64p_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_CABRIOLET)</span>
	<span class="cm">/*</span>
<span class="cm">	 * CABRIO SRM may not set variation correctly, so here we test</span>
<span class="cm">	 * the high word of the interrupt summary register for the RAZ</span>
<span class="cm">	 * bits, and hope that a true EB64+ would read all ones...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inw</span><span class="p">(</span><span class="mh">0x806</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">extern</span> <span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">cabriolet_mv</span><span class="p">;</span>

		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Detected Cabriolet: correcting HWRPB.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">hwrpb</span><span class="o">-&gt;</span><span class="n">sys_variation</span> <span class="o">|=</span> <span class="mi">2L</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">hwrpb_update_checksum</span><span class="p">(</span><span class="n">hwrpb</span><span class="p">);</span>

		<span class="n">alpha_mv</span> <span class="o">=</span> <span class="n">cabriolet_mv</span><span class="p">;</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">init_irq</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* GENERIC */</span><span class="cp"></span>

	<span class="n">outb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x26</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">);</span>

	<span class="n">init_i8259a_irqs</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eb64p_irq_type</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">common_init_isa_dma</span><span class="p">();</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isa_cascade_irqaction</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Fixup configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * There are two 8 bit external summary registers as follows:</span>
<span class="cm"> *</span>
<span class="cm"> * Summary @ 0x26:</span>
<span class="cm"> * Bit      Meaning</span>
<span class="cm"> * 0        Interrupt Line A from slot 0</span>
<span class="cm"> * 1        Interrupt Line A from slot 1</span>
<span class="cm"> * 2        Interrupt Line B from slot 0</span>
<span class="cm"> * 3        Interrupt Line B from slot 1</span>
<span class="cm"> * 4        Interrupt Line C from slot 0</span>
<span class="cm"> * 5        Interrupt line from the two ISA PICs</span>
<span class="cm"> * 6        Tulip</span>
<span class="cm"> * 7        NCR SCSI</span>
<span class="cm"> *</span>
<span class="cm"> * Summary @ 0x27</span>
<span class="cm"> * Bit      Meaning</span>
<span class="cm"> * 0        Interrupt Line C from slot 1</span>
<span class="cm"> * 1        Interrupt Line D from slot 0</span>
<span class="cm"> * 2        Interrupt Line D from slot 1</span>
<span class="cm"> * 3        RAZ</span>
<span class="cm"> * 4        RAZ</span>
<span class="cm"> * 5        RAZ</span>
<span class="cm"> * 6        RAZ</span>
<span class="cm"> * 7        RAZ</span>
<span class="cm"> *</span>
<span class="cm"> * The device to slot mapping looks like:</span>
<span class="cm"> *</span>
<span class="cm"> * Slot     Device</span>
<span class="cm"> *  5       NCR SCSI controller</span>
<span class="cm"> *  6       PCI on board slot 0</span>
<span class="cm"> *  7       PCI on board slot 1</span>
<span class="cm"> *  8       Intel SIO PCI-ISA bridge chip</span>
<span class="cm"> *  9       Tulip - DECchip 21040 Ethernet controller</span>
<span class="cm"> *   </span>
<span class="cm"> *</span>
<span class="cm"> * This two layered interrupt approach means that we allocate IRQ 16 and </span>
<span class="cm"> * above for PCI interrupts.  The IRQ relates to which bit the interrupt</span>
<span class="cm"> * comes in on.  This makes interrupt processing much easier.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">eb64p_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT  INTA  INTB  INTC   INTD */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">},</span>  <span class="cm">/* IdSel 5,  slot ?, ?? */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">9</span><span class="p">},</span>  <span class="cm">/* IdSel 6,  slot ?, ?? */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">},</span>  <span class="cm">/* IdSel 7,  slot ?, ?? */</span>
		<span class="p">{</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 8,  SIO */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">},</span>  <span class="cm">/* IdSel 9,  TULIP */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * The System Vector</span>
<span class="cm"> */</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EB64P)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">eb64p_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;EB64+&quot;</span><span class="p">,</span>
	<span class="n">DO_EV4_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_APECS_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">apecs_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">APECS_AND_LCA_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">eb64p_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">apecs_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">eb64p_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">common_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">eb64p_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">eb64p</span><span class="p">)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EB66)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">eb66_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;EB66&quot;</span><span class="p">,</span>
	<span class="n">DO_EV4_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_LCA_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">lca_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">APECS_AND_LCA_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">eb64p_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">lca_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">eb64p_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">common_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">eb64p_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">eb66</span><span class="p">)</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
