#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan  5 00:33:31 2019
# Process ID: 38844
# Current directory: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29880 D:\git\DMA-S2MM-and-MM2S-\project\DMA_test\DMA_test.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_User_DMA_0_0

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 852.277 ; gain = 160.836
update_compile_order -fileset sources_1
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 934.125 ; gain = 65.281
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  system_User_DMA_0_0] -log ip_upgrade.log
Upgrading 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_User_DMA_0_0 (User_DMA_v1.0 1.0) from revision 8 to revision 12
Wrote  : <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_User_DMA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /s00_entry_pipeline/s00_mmu/S_AXI(0) and /S00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /s00_entry_pipeline/s00_mmu/S_AXI(0) and /S00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block User_DMA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.527 ; gain = 214.828
catch { config_ip_cache -export [get_ips -all system_User_DMA_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 16a029a04169dc00; cache size = 18.091 MB.
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_User_DMA_0_0_synth_1
[Sat Jan  5 00:35:42 2019] Launched system_User_DMA_0_0_synth_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/system_User_DMA_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.586 ; gain = 10.043
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd] -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  5 00:36:13 2019] Launched system_User_DMA_0_0_synth_1, synth_1...
Run output will be captured here:
system_User_DMA_0_0_synth_1: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/system_User_DMA_0_0_synth_1/runme.log
synth_1: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/synth_1/runme.log
[Sat Jan  5 00:36:13 2019] Launched impl_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/runme.log
file copy -force D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854657
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210249854657.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249854657
close_hw
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  system_User_DMA_0_0] -log ip_upgrade.log
Upgrading 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_User_DMA_0_0 (User_DMA_v1.0 1.0) from revision 12 to revision 14
Wrote  : <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_User_DMA_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S-/project/ip_repo/User_DMA_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.469 ; gain = 6.891
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.520 ; gain = 119.941
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  system_User_DMA_0_0] -log ip_upgrade.log
Upgrading 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_User_DMA_0_0 (User_DMA_v1.0 1.0) from revision 14 to revision 15
Wrote  : <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_User_DMA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd]
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1378.277 ; gain = 0.000
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] system_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /s00_entry_pipeline/s00_mmu/S_AXI(0) and /S00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /s00_entry_pipeline/s00_mmu/S_AXI(0) and /S00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block User_DMA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1470.352 ; gain = 92.074
catch { config_ip_cache -export [get_ips -all system_User_DMA_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 16a029a04169dc00; cache size = 19.118 MB.
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_User_DMA_0_0_synth_1
[Sat Jan  5 02:38:58 2019] Launched system_User_DMA_0_0_synth_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/system_User_DMA_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd] -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan  5 02:42:48 2019] Launched synth_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/synth_1/runme.log
[Sat Jan  5 02:42:48 2019] Launched impl_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/runme.log
file copy -force D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  5 03:22:51 2019...
