[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=test
[Library]
test=.\test\test.lib
[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
[LocalVhdlSets]
CompileWithDebug=0
[$LibMap$]
test=.
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
[Folders]
Name3=Makefiles
Directory3=C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.sim\sim_1\behav\activehdl\test\
Extension3=mak
Name4=Memory
Directory4=C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.sim\sim_1\behav\activehdl\test\
Extension4=mem;mif;hex
Name5=Dll Libraries
Directory5=C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.sim\sim_1\behav\activehdl\test\
Extension5=dll
Name6=PDF
Directory6=C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.sim\sim_1\behav\activehdl\test\
Extension6=pdf
Name7=HTML
Directory7=C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.sim\sim_1\behav\activehdl\test\
Extension7=htm;html
