#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 30 21:32:56 2023
# Process ID: 17136
# Current directory: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2340 C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.xpr
# Log file: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/vivado.log
# Journal file: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 762.758 ; gain = 152.055
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 30 21:34:18 2023...
30427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:memory_for_processing:1.0 - memory_for_processing_0
Adding cell -- vlsilab:vlsilab:bram:1.02 - bram_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:VGA_TOP:1.0 - VGA_TOP_0
Adding cell -- xilinx.com:user:image_processor:1.3 - image_processor_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /VGA_TOP_0/clk_25mHz(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 900.109 ; gain = 72.703
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 30 21:52:19 2023...
