// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kalman_filter_kalman_filter_Pipeline_VITIS_LOOP_66_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_local_V_address0,
        out_local_V_ce0,
        out_local_V_we0,
        out_local_V_d0,
        out_local_V_address1,
        out_local_V_ce1,
        out_local_V_we1,
        out_local_V_d1,
        p_arr_1_V_address0,
        p_arr_1_V_ce0,
        p_arr_1_V_we0,
        p_arr_1_V_d0,
        p_arr_1_V_address1,
        p_arr_1_V_ce1,
        p_arr_1_V_we1,
        p_arr_1_V_d1,
        u_hat_arr_V_address0,
        u_hat_arr_V_ce0,
        u_hat_arr_V_we0,
        u_hat_arr_V_d0,
        u_hat_arr_V_address1,
        u_hat_arr_V_ce1,
        u_hat_arr_V_we1,
        u_hat_arr_V_d1,
        in_local_V_address0,
        in_local_V_ce0,
        in_local_V_q0,
        in_local_V_address1,
        in_local_V_ce1,
        in_local_V_q1,
        u_hat_arr_V_1_address0,
        u_hat_arr_V_1_ce0,
        u_hat_arr_V_1_we0,
        u_hat_arr_V_1_d0,
        u_hat_arr_V_1_address1,
        u_hat_arr_V_1_ce1,
        u_hat_arr_V_1_we1,
        u_hat_arr_V_1_d1,
        u_hat_arr_V_2_address0,
        u_hat_arr_V_2_ce0,
        u_hat_arr_V_2_we0,
        u_hat_arr_V_2_d0,
        u_hat_arr_V_2_address1,
        u_hat_arr_V_2_ce1,
        u_hat_arr_V_2_we1,
        u_hat_arr_V_2_d1,
        u_hat_arr_V_3_address0,
        u_hat_arr_V_3_ce0,
        u_hat_arr_V_3_we0,
        u_hat_arr_V_3_d0,
        u_hat_arr_V_3_address1,
        u_hat_arr_V_3_ce1,
        u_hat_arr_V_3_we1,
        u_hat_arr_V_3_d1,
        p_arr_1_V_1_address0,
        p_arr_1_V_1_ce0,
        p_arr_1_V_1_we0,
        p_arr_1_V_1_d0,
        p_arr_1_V_1_address1,
        p_arr_1_V_1_ce1,
        p_arr_1_V_1_we1,
        p_arr_1_V_1_d1,
        p_arr_1_V_2_address0,
        p_arr_1_V_2_ce0,
        p_arr_1_V_2_we0,
        p_arr_1_V_2_d0,
        p_arr_1_V_2_address1,
        p_arr_1_V_2_ce1,
        p_arr_1_V_2_we1,
        p_arr_1_V_2_d1,
        p_arr_1_V_3_address0,
        p_arr_1_V_3_ce0,
        p_arr_1_V_3_we0,
        p_arr_1_V_3_d0,
        p_arr_1_V_3_address1,
        p_arr_1_V_3_ce1,
        p_arr_1_V_3_we1,
        p_arr_1_V_3_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] out_local_V_address0;
output   out_local_V_ce0;
output   out_local_V_we0;
output  [18:0] out_local_V_d0;
output  [15:0] out_local_V_address1;
output   out_local_V_ce1;
output   out_local_V_we1;
output  [18:0] out_local_V_d1;
output  [3:0] p_arr_1_V_address0;
output   p_arr_1_V_ce0;
output   p_arr_1_V_we0;
output  [18:0] p_arr_1_V_d0;
output  [3:0] p_arr_1_V_address1;
output   p_arr_1_V_ce1;
output   p_arr_1_V_we1;
output  [18:0] p_arr_1_V_d1;
output  [3:0] u_hat_arr_V_address0;
output   u_hat_arr_V_ce0;
output   u_hat_arr_V_we0;
output  [18:0] u_hat_arr_V_d0;
output  [3:0] u_hat_arr_V_address1;
output   u_hat_arr_V_ce1;
output   u_hat_arr_V_we1;
output  [18:0] u_hat_arr_V_d1;
output  [15:0] in_local_V_address0;
output   in_local_V_ce0;
input  [18:0] in_local_V_q0;
output  [15:0] in_local_V_address1;
output   in_local_V_ce1;
input  [18:0] in_local_V_q1;
output  [3:0] u_hat_arr_V_1_address0;
output   u_hat_arr_V_1_ce0;
output   u_hat_arr_V_1_we0;
output  [18:0] u_hat_arr_V_1_d0;
output  [3:0] u_hat_arr_V_1_address1;
output   u_hat_arr_V_1_ce1;
output   u_hat_arr_V_1_we1;
output  [18:0] u_hat_arr_V_1_d1;
output  [3:0] u_hat_arr_V_2_address0;
output   u_hat_arr_V_2_ce0;
output   u_hat_arr_V_2_we0;
output  [18:0] u_hat_arr_V_2_d0;
output  [3:0] u_hat_arr_V_2_address1;
output   u_hat_arr_V_2_ce1;
output   u_hat_arr_V_2_we1;
output  [18:0] u_hat_arr_V_2_d1;
output  [3:0] u_hat_arr_V_3_address0;
output   u_hat_arr_V_3_ce0;
output   u_hat_arr_V_3_we0;
output  [18:0] u_hat_arr_V_3_d0;
output  [3:0] u_hat_arr_V_3_address1;
output   u_hat_arr_V_3_ce1;
output   u_hat_arr_V_3_we1;
output  [18:0] u_hat_arr_V_3_d1;
output  [3:0] p_arr_1_V_1_address0;
output   p_arr_1_V_1_ce0;
output   p_arr_1_V_1_we0;
output  [18:0] p_arr_1_V_1_d0;
output  [3:0] p_arr_1_V_1_address1;
output   p_arr_1_V_1_ce1;
output   p_arr_1_V_1_we1;
output  [18:0] p_arr_1_V_1_d1;
output  [3:0] p_arr_1_V_2_address0;
output   p_arr_1_V_2_ce0;
output   p_arr_1_V_2_we0;
output  [18:0] p_arr_1_V_2_d0;
output  [3:0] p_arr_1_V_2_address1;
output   p_arr_1_V_2_ce1;
output   p_arr_1_V_2_we1;
output  [18:0] p_arr_1_V_2_d1;
output  [3:0] p_arr_1_V_3_address0;
output   p_arr_1_V_3_ce0;
output   p_arr_1_V_3_we0;
output  [18:0] p_arr_1_V_3_d0;
output  [3:0] p_arr_1_V_3_address1;
output   p_arr_1_V_3_ce1;
output   p_arr_1_V_3_we1;
output  [18:0] p_arr_1_V_3_d1;

reg ap_idle;
reg[15:0] out_local_V_address0;
reg out_local_V_ce0;
reg out_local_V_we0;
reg[15:0] out_local_V_address1;
reg out_local_V_ce1;
reg out_local_V_we1;
reg[3:0] p_arr_1_V_address0;
reg p_arr_1_V_ce0;
reg p_arr_1_V_we0;
reg[3:0] p_arr_1_V_address1;
reg p_arr_1_V_ce1;
reg p_arr_1_V_we1;
reg[3:0] u_hat_arr_V_address0;
reg u_hat_arr_V_ce0;
reg u_hat_arr_V_we0;
reg[3:0] u_hat_arr_V_address1;
reg u_hat_arr_V_ce1;
reg u_hat_arr_V_we1;
reg[15:0] in_local_V_address0;
reg in_local_V_ce0;
reg[15:0] in_local_V_address1;
reg in_local_V_ce1;
reg[3:0] u_hat_arr_V_1_address0;
reg u_hat_arr_V_1_ce0;
reg u_hat_arr_V_1_we0;
reg[3:0] u_hat_arr_V_1_address1;
reg u_hat_arr_V_1_ce1;
reg u_hat_arr_V_1_we1;
reg[3:0] u_hat_arr_V_2_address0;
reg u_hat_arr_V_2_ce0;
reg u_hat_arr_V_2_we0;
reg[3:0] u_hat_arr_V_2_address1;
reg u_hat_arr_V_2_ce1;
reg u_hat_arr_V_2_we1;
reg[3:0] u_hat_arr_V_3_address0;
reg u_hat_arr_V_3_ce0;
reg u_hat_arr_V_3_we0;
reg[3:0] u_hat_arr_V_3_address1;
reg u_hat_arr_V_3_ce1;
reg u_hat_arr_V_3_we1;
reg[3:0] p_arr_1_V_1_address0;
reg p_arr_1_V_1_ce0;
reg p_arr_1_V_1_we0;
reg[3:0] p_arr_1_V_1_address1;
reg p_arr_1_V_1_ce1;
reg p_arr_1_V_1_we1;
reg[3:0] p_arr_1_V_2_address0;
reg p_arr_1_V_2_ce0;
reg p_arr_1_V_2_we0;
reg[3:0] p_arr_1_V_2_address1;
reg p_arr_1_V_2_ce1;
reg p_arr_1_V_2_we1;
reg[3:0] p_arr_1_V_3_address0;
reg p_arr_1_V_3_ce0;
reg p_arr_1_V_3_we0;
reg[3:0] p_arr_1_V_3_address1;
reg p_arr_1_V_3_ce1;
reg p_arr_1_V_3_we1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_511_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] tmp_reg_666;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] empty_102_fu_519_p1;
reg   [3:0] empty_102_reg_670;
reg   [3:0] u_hat_arr_V_addr_reg_681;
reg   [3:0] u_hat_arr_V_1_addr_reg_686;
reg   [3:0] u_hat_arr_V_2_addr_reg_691;
reg   [3:0] u_hat_arr_V_3_addr_reg_696;
wire   [1:0] trunc_ln7_fu_553_p4;
reg   [1:0] trunc_ln7_reg_701;
reg   [15:0] out_local_V_addr_reg_705;
wire   [15:0] shl_ln68_1_fu_575_p3;
reg   [15:0] shl_ln68_1_reg_710;
wire   [63:0] zext_ln70_fu_583_p1;
reg   [63:0] zext_ln70_reg_716;
reg   [15:0] out_local_V_addr_2_reg_729;
wire    ap_block_pp0_stage1_11001;
reg   [15:0] out_local_V_addr_1_reg_739;
wire   [63:0] zext_ln68_4_fu_641_p1;
reg   [63:0] zext_ln68_4_reg_744;
wire   [63:0] zext_ln68_5_fu_651_p1;
reg   [63:0] zext_ln68_5_reg_754;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln68_fu_535_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln68_1_fu_541_p1;
wire   [63:0] zext_ln68_3_fu_597_p1;
wire   [63:0] zext_ln68_2_fu_614_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln70_1_fu_624_p1;
reg   [6:0] i_1_fu_78;
wire   [6:0] add_ln66_fu_603_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i;
wire   [5:0] empty_103_fu_523_p1;
wire   [15:0] shl_ln_fu_527_p3;
wire   [5:0] or_ln66_fu_563_p2;
wire   [3:0] or_ln68_3_fu_569_p2;
wire   [15:0] add_ln68_fu_591_p2;
wire   [3:0] or_ln68_fu_619_p2;
wire   [15:0] or_ln68_1_fu_636_p2;
wire   [3:0] or_ln68_2_fu_646_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kalman_filter_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_511_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_1_fu_78 <= add_ln66_fu_603_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_78 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_102_reg_670 <= empty_102_fu_519_p1;
        out_local_V_addr_2_reg_729[15 : 11] <= zext_ln68_3_fu_597_p1[15 : 11];
        out_local_V_addr_reg_705[15 : 10] <= zext_ln68_fu_535_p1[15 : 10];
        shl_ln68_1_reg_710[15 : 11] <= shl_ln68_1_fu_575_p3[15 : 11];
        trunc_ln7_reg_701 <= {{ap_sig_allocacmp_i[5:4]}};
        u_hat_arr_V_1_addr_reg_686 <= zext_ln68_1_fu_541_p1;
        u_hat_arr_V_2_addr_reg_691 <= zext_ln68_1_fu_541_p1;
        u_hat_arr_V_3_addr_reg_696 <= zext_ln68_1_fu_541_p1;
        u_hat_arr_V_addr_reg_681 <= zext_ln68_1_fu_541_p1;
        zext_ln70_reg_716[3 : 1] <= zext_ln70_fu_583_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_666 == 1'd0))) begin
        out_local_V_addr_1_reg_739[15 : 11] <= zext_ln68_2_fu_614_p1[15 : 11];
        zext_ln68_4_reg_744[15 : 12] <= zext_ln68_4_fu_641_p1[15 : 12];
        zext_ln68_5_reg_754[3 : 2] <= zext_ln68_5_fu_651_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_666 <= ap_sig_allocacmp_i[32'd6];
    end
end

always @ (*) begin
    if (((tmp_fu_511_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 7'd0;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_78;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            in_local_V_address0 = zext_ln68_4_fu_641_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            in_local_V_address0 = zext_ln68_3_fu_597_p1;
        end else begin
            in_local_V_address0 = 'bx;
        end
    end else begin
        in_local_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            in_local_V_address1 = zext_ln68_2_fu_614_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            in_local_V_address1 = zext_ln68_fu_535_p1;
        end else begin
            in_local_V_address1 = 'bx;
        end
    end else begin
        in_local_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_local_V_ce0 = 1'b1;
    end else begin
        in_local_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_local_V_ce1 = 1'b1;
    end else begin
        in_local_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_local_V_address0 = zext_ln68_4_reg_744;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)))) begin
        out_local_V_address0 = out_local_V_addr_2_reg_729;
    end else begin
        out_local_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd2)))) begin
        out_local_V_address1 = out_local_V_addr_1_reg_739;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)))) begin
        out_local_V_address1 = out_local_V_addr_reg_705;
    end else begin
        out_local_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_local_V_ce0 = 1'b1;
    end else begin
        out_local_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd2)))) begin
        out_local_V_ce1 = 1'b1;
    end else begin
        out_local_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_local_V_we0 = 1'b1;
    end else begin
        out_local_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd2)))) begin
        out_local_V_we1 = 1'b1;
    end else begin
        out_local_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_1_address0 = zext_ln68_5_fu_651_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_1_address0 = zext_ln70_fu_583_p1;
        end else begin
            p_arr_1_V_1_address0 = 'bx;
        end
    end else begin
        p_arr_1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_1_address1 = zext_ln70_1_fu_624_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_1_address1 = zext_ln68_1_fu_541_p1;
        end else begin
            p_arr_1_V_1_address1 = 'bx;
        end
    end else begin
        p_arr_1_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_1_ce0 = 1'b1;
    end else begin
        p_arr_1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_1_ce1 = 1'b1;
    end else begin
        p_arr_1_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd1)))) begin
        p_arr_1_V_1_we0 = 1'b1;
    end else begin
        p_arr_1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd1)))) begin
        p_arr_1_V_1_we1 = 1'b1;
    end else begin
        p_arr_1_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_2_address0 = zext_ln68_5_fu_651_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_2_address0 = zext_ln70_fu_583_p1;
        end else begin
            p_arr_1_V_2_address0 = 'bx;
        end
    end else begin
        p_arr_1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_2_address1 = zext_ln70_1_fu_624_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_2_address1 = zext_ln68_1_fu_541_p1;
        end else begin
            p_arr_1_V_2_address1 = 'bx;
        end
    end else begin
        p_arr_1_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_2_ce0 = 1'b1;
    end else begin
        p_arr_1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_2_ce1 = 1'b1;
    end else begin
        p_arr_1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd2)))) begin
        p_arr_1_V_2_we0 = 1'b1;
    end else begin
        p_arr_1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd2)))) begin
        p_arr_1_V_2_we1 = 1'b1;
    end else begin
        p_arr_1_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_3_address0 = zext_ln68_5_fu_651_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_3_address0 = zext_ln70_fu_583_p1;
        end else begin
            p_arr_1_V_3_address0 = 'bx;
        end
    end else begin
        p_arr_1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_3_address1 = zext_ln70_1_fu_624_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_3_address1 = zext_ln68_1_fu_541_p1;
        end else begin
            p_arr_1_V_3_address1 = 'bx;
        end
    end else begin
        p_arr_1_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_3_ce0 = 1'b1;
    end else begin
        p_arr_1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_3_ce1 = 1'b1;
    end else begin
        p_arr_1_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd3)))) begin
        p_arr_1_V_3_we0 = 1'b1;
    end else begin
        p_arr_1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd3)))) begin
        p_arr_1_V_3_we1 = 1'b1;
    end else begin
        p_arr_1_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_address0 = zext_ln68_5_fu_651_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_address0 = zext_ln70_fu_583_p1;
        end else begin
            p_arr_1_V_address0 = 'bx;
        end
    end else begin
        p_arr_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_arr_1_V_address1 = zext_ln70_1_fu_624_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_arr_1_V_address1 = zext_ln68_1_fu_541_p1;
        end else begin
            p_arr_1_V_address1 = 'bx;
        end
    end else begin
        p_arr_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_ce0 = 1'b1;
    end else begin
        p_arr_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_arr_1_V_ce1 = 1'b1;
    end else begin
        p_arr_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd0)))) begin
        p_arr_1_V_we0 = 1'b1;
    end else begin
        p_arr_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((tmp_fu_511_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_fu_553_p4 == 2'd0)))) begin
        p_arr_1_V_we1 = 1'b1;
    end else begin
        p_arr_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_1_address0 = zext_ln68_5_reg_754;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_1_address0 = zext_ln70_1_fu_624_p1;
    end else begin
        u_hat_arr_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_1_address1 = zext_ln70_reg_716;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_1_address1 = u_hat_arr_V_1_addr_reg_686;
    end else begin
        u_hat_arr_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_1_ce0 = 1'b1;
    end else begin
        u_hat_arr_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_1_ce1 = 1'b1;
    end else begin
        u_hat_arr_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd1)))) begin
        u_hat_arr_V_1_we0 = 1'b1;
    end else begin
        u_hat_arr_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd1) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd1)))) begin
        u_hat_arr_V_1_we1 = 1'b1;
    end else begin
        u_hat_arr_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_2_address0 = zext_ln68_5_reg_754;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_2_address0 = zext_ln70_1_fu_624_p1;
    end else begin
        u_hat_arr_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_2_address1 = zext_ln70_reg_716;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_2_address1 = u_hat_arr_V_2_addr_reg_691;
    end else begin
        u_hat_arr_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_2_ce0 = 1'b1;
    end else begin
        u_hat_arr_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_2_ce1 = 1'b1;
    end else begin
        u_hat_arr_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd2)))) begin
        u_hat_arr_V_2_we0 = 1'b1;
    end else begin
        u_hat_arr_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd2) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd2)))) begin
        u_hat_arr_V_2_we1 = 1'b1;
    end else begin
        u_hat_arr_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_3_address0 = zext_ln68_5_reg_754;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_3_address0 = zext_ln70_1_fu_624_p1;
    end else begin
        u_hat_arr_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_3_address1 = zext_ln70_reg_716;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_3_address1 = u_hat_arr_V_3_addr_reg_696;
    end else begin
        u_hat_arr_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_3_ce0 = 1'b1;
    end else begin
        u_hat_arr_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_3_ce1 = 1'b1;
    end else begin
        u_hat_arr_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd3)))) begin
        u_hat_arr_V_3_we0 = 1'b1;
    end else begin
        u_hat_arr_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd3) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd3)))) begin
        u_hat_arr_V_3_we1 = 1'b1;
    end else begin
        u_hat_arr_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_address0 = zext_ln68_5_reg_754;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_address0 = zext_ln70_1_fu_624_p1;
    end else begin
        u_hat_arr_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_hat_arr_V_address1 = zext_ln70_reg_716;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_hat_arr_V_address1 = u_hat_arr_V_addr_reg_681;
    end else begin
        u_hat_arr_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_ce0 = 1'b1;
    end else begin
        u_hat_arr_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_hat_arr_V_ce1 = 1'b1;
    end else begin
        u_hat_arr_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd0)))) begin
        u_hat_arr_V_we0 = 1'b1;
    end else begin
        u_hat_arr_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln7_reg_701 == 2'd0) & (tmp_reg_666 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln7_reg_701 == 2'd0)))) begin
        u_hat_arr_V_we1 = 1'b1;
    end else begin
        u_hat_arr_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln66_fu_603_p2 = (ap_sig_allocacmp_i + 7'd4);

assign add_ln68_fu_591_p2 = (shl_ln68_1_fu_575_p3 + 16'd1024);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_102_fu_519_p1 = ap_sig_allocacmp_i[3:0];

assign empty_103_fu_523_p1 = ap_sig_allocacmp_i[5:0];

assign or_ln66_fu_563_p2 = (empty_103_fu_523_p1 | 6'd1);

assign or_ln68_1_fu_636_p2 = (shl_ln68_1_reg_710 | 16'd2048);

assign or_ln68_2_fu_646_p2 = (empty_102_reg_670 | 4'd3);

assign or_ln68_3_fu_569_p2 = (empty_102_fu_519_p1 | 4'd1);

assign or_ln68_fu_619_p2 = (empty_102_reg_670 | 4'd2);

assign out_local_V_d0 = in_local_V_q0;

assign out_local_V_d1 = in_local_V_q1;

assign p_arr_1_V_1_d0 = 19'd32;

assign p_arr_1_V_1_d1 = 19'd32;

assign p_arr_1_V_2_d0 = 19'd32;

assign p_arr_1_V_2_d1 = 19'd32;

assign p_arr_1_V_3_d0 = 19'd32;

assign p_arr_1_V_3_d1 = 19'd32;

assign p_arr_1_V_d0 = 19'd32;

assign p_arr_1_V_d1 = 19'd32;

assign shl_ln68_1_fu_575_p3 = {{or_ln66_fu_563_p2}, {10'd0}};

assign shl_ln_fu_527_p3 = {{empty_103_fu_523_p1}, {10'd0}};

assign tmp_fu_511_p3 = ap_sig_allocacmp_i[32'd6];

assign trunc_ln7_fu_553_p4 = {{ap_sig_allocacmp_i[5:4]}};

assign u_hat_arr_V_1_d0 = in_local_V_q0;

assign u_hat_arr_V_1_d1 = in_local_V_q1;

assign u_hat_arr_V_2_d0 = in_local_V_q0;

assign u_hat_arr_V_2_d1 = in_local_V_q1;

assign u_hat_arr_V_3_d0 = in_local_V_q0;

assign u_hat_arr_V_3_d1 = in_local_V_q1;

assign u_hat_arr_V_d0 = in_local_V_q0;

assign u_hat_arr_V_d1 = in_local_V_q1;

assign zext_ln68_1_fu_541_p1 = empty_102_fu_519_p1;

assign zext_ln68_2_fu_614_p1 = shl_ln68_1_reg_710;

assign zext_ln68_3_fu_597_p1 = add_ln68_fu_591_p2;

assign zext_ln68_4_fu_641_p1 = or_ln68_1_fu_636_p2;

assign zext_ln68_5_fu_651_p1 = or_ln68_2_fu_646_p2;

assign zext_ln68_fu_535_p1 = shl_ln_fu_527_p3;

assign zext_ln70_1_fu_624_p1 = or_ln68_fu_619_p2;

assign zext_ln70_fu_583_p1 = or_ln68_3_fu_569_p2;

always @ (posedge ap_clk) begin
    out_local_V_addr_reg_705[9:0] <= 10'b0000000000;
    shl_ln68_1_reg_710[10:0] <= 11'b10000000000;
    zext_ln70_reg_716[0] <= 1'b1;
    zext_ln70_reg_716[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    out_local_V_addr_2_reg_729[10:0] <= 11'b00000000000;
    out_local_V_addr_1_reg_739[10:0] <= 11'b10000000000;
    zext_ln68_4_reg_744[11:0] <= 12'b110000000000;
    zext_ln68_4_reg_744[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln68_5_reg_754[1:0] <= 2'b11;
    zext_ln68_5_reg_754[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //kalman_filter_kalman_filter_Pipeline_VITIS_LOOP_66_3
