
*** Running vivado
    with args -log CORDIC_FP_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CORDIC_FP_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CORDIC_FP_top.tcl -notrace
Command: synth_design -top CORDIC_FP_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 245.148 ; gain = 68.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_FP_top' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:16]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:4' bound to instance 'muxX' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:4' bound to instance 'muxY' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:90]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:4' bound to instance 'muxZ' of component 'mux_2to1' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mux_2to1__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:12]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1__parameterized2' (1#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/mux_2to1.vhd:12]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:17' bound to instance 'data_X_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:17' bound to instance 'data_Y_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:117]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:17' bound to instance 'data_Z_reg' of component 'my_rege' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'my_rege__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege__parameterized2' (2#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:14' bound to instance 'X_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:14' bound to instance 'Y_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:148]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:14' bound to instance 'Z_addsub' of component 'my_addsub' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized2' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/fulladd.vhd:14' bound to instance 'fi' of component 'fulladd' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized2' (4#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'my4to1LUT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my4to1LUT_atan.vhd:14' bound to instance 'LUT_aTan' of component 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'my4to1LUT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my4to1LUT_atan.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'my4to1LUT' (5#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/my4to1LUT_atan.vhd:19]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/lpm_clshift.vhd:23' bound to instance 'X_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-256] done synthesizing module 'LPM_CLSHIFT' (6#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/lpm_clshift.vhd:56]
	Parameter lpm_width bound to: 20 - type: integer 
	Parameter lpm_widthdist bound to: 5 - type: integer 
	Parameter lpm_shifttype bound to: ARITHMETIC - type: string 
	Parameter lpm_type bound to: LPM_CLSHIFT - type: string 
	Parameter lpm_hint bound to: UNUSED - type: string 
INFO: [Synth 8-3491] module 'LPM_CLSHIFT' declared at 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/lpm_clshift.vhd:23' bound to instance 'Y_barrel_shifter' of component 'LPM_CLSHIFT' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_FP_top' (7#1) [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 279.461 ; gain = 102.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 279.461 ; gain = 102.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 279.461 ; gain = 102.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 's_xyz_reg' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'as_reg' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'di_reg' [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab3/CORDIC_FP_top.vhd:150]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.000 ; gain = 153.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 78    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 56    
	   2 Input      1 Bit         XORs := 59    
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 89    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CORDIC_FP_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module mux_2to1__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module my_rege__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module my_addsub__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module my4to1LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module LPM_CLSHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 419.469 ; gain = 242.793
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 420.742 ; gain = 244.066
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 420.742 ; gain = 244.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 454.246 ; gain = 277.570

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     4|
|3     |LUT2 |     4|
|4     |LUT3 |    48|
|5     |LUT4 |    19|
|6     |LUT5 |    67|
|7     |LUT6 |   120|
|8     |FDCE |    58|
|9     |FDRE |     5|
|10    |LD   |     3|
|11    |IBUF |    52|
|12    |OBUF |    49|
+------+-----+------+

Report Instance Areas: 
+------+-------------+------------------------+------+
|      |Instance     |Module                  |Cells |
+------+-------------+------------------------+------+
|1     |top          |                        |   431|
|2     |  data_X_reg |my_rege                 |   117|
|3     |  data_Y_reg |my_rege_0               |   118|
|4     |  data_Z_reg |my_rege__parameterized2 |    70|
+------+-------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 454.246 ; gain = 262.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 454.246 ; gain = 277.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 503.793 ; gain = 313.031
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 503.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 28 16:30:21 2015...
