// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Bert_layer_PE274.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Bert_layer_PE274::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Bert_layer_PE274::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Bert_layer_PE274::ap_ST_fsm_state1 = "1";
const sc_lv<3> Bert_layer_PE274::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Bert_layer_PE274::ap_ST_fsm_state7 = "100";
const sc_lv<32> Bert_layer_PE274::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Bert_layer_PE274::ap_const_boolean_1 = true;
const sc_lv<32> Bert_layer_PE274::ap_const_lv32_1 = "1";
const bool Bert_layer_PE274::ap_const_boolean_0 = false;
const sc_lv<1> Bert_layer_PE274::ap_const_lv1_0 = "0";
const sc_lv<32> Bert_layer_PE274::ap_const_lv32_2 = "10";
const sc_lv<1> Bert_layer_PE274::ap_const_lv1_1 = "1";
const sc_lv<10> Bert_layer_PE274::ap_const_lv10_0 = "0000000000";
const sc_lv<10> Bert_layer_PE274::ap_const_lv10_300 = "1100000000";
const sc_lv<10> Bert_layer_PE274::ap_const_lv10_1 = "1";
const sc_lv<16> Bert_layer_PE274::ap_const_lv16_0 = "0000000000000000";
const sc_lv<32> Bert_layer_PE274::ap_const_lv32_10 = "10000";
const sc_lv<32> Bert_layer_PE274::ap_const_lv32_27 = "100111";

Bert_layer_PE274::Bert_layer_PE274(sc_module_name name) : sc_module(name), mVcdFile(0) {
    Bert_layer_add_10ns_10ns_10_1_1_U1148 = new Bert_layer_Bert_layer_add_10ns_10ns_10_1_1<1,1,10,10,10>("Bert_layer_add_10ns_10ns_10_1_1_U1148");
    Bert_layer_add_10ns_10ns_10_1_1_U1148->din0(k_reg_108);
    Bert_layer_add_10ns_10ns_10_1_1_U1148->din1(ap_var_for_const0);
    Bert_layer_add_10ns_10ns_10_1_1_U1148->dout(k_165_fu_125_p2);
    Bert_layer_mul_24s_24s_40_2_1_U1149 = new Bert_layer_Bert_layer_mul_24s_24s_40_2_1<1,2,24,24,40>("Bert_layer_mul_24s_24s_40_2_1_U1149");
    Bert_layer_mul_24s_24s_40_2_1_U1149->clk(ap_clk);
    Bert_layer_mul_24s_24s_40_2_1_U1149->reset(ap_rst);
    Bert_layer_mul_24s_24s_40_2_1_U1149->din0(A_in_V_V_read_reg_175);
    Bert_layer_mul_24s_24s_40_2_1_U1149->din1(B_in_V_V_read_reg_180);
    Bert_layer_mul_24s_24s_40_2_1_U1149->ce(grp_fu_137_ce);
    Bert_layer_mul_24s_24s_40_2_1_U1149->dout(grp_fu_137_p2);
    Bert_layer_add_40ns_40ns_40_1_1_U1150 = new Bert_layer_Bert_layer_add_40ns_40ns_40_1_1<1,1,40,40,40>("Bert_layer_add_40ns_40ns_40_1_1_U1150");
    Bert_layer_add_40ns_40ns_40_1_1_U1150->din0(add_ln1146_fu_151_p0);
    Bert_layer_add_40ns_40ns_40_1_1_U1150->din1(mul_ln1146_reg_195);
    Bert_layer_add_40ns_40ns_40_1_1_U1150->dout(add_ln1146_fu_151_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_A_in_V_V_blk_n);
    sensitive << ( A_in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_A_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_A_out_V_V_blk_n);
    sensitive << ( A_out_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_A_out_V_V_din);
    sensitive << ( A_in_V_V_dout );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_A_out_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_B_in_V_V_blk_n);
    sensitive << ( B_in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_B_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_B_out_V_V_blk_n);
    sensitive << ( B_out_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_B_out_V_V_din);
    sensitive << ( B_in_V_V_dout );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_B_out_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_C_out_V_out_blk_n);
    sensitive << ( C_out_V_out_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_C_out_V_out_din);
    sensitive << ( C_out_V_out_full_n );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( C_out_V_dc_01_reg_95 );

    SC_METHOD(thread_C_out_V_out_write);
    sensitive << ( C_out_V_out_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_add_ln1146_fu_151_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( C_out_V_dc_01_reg_95 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( A_in_V_V_empty_n );
    sensitive << ( A_out_V_V_full_n );
    sensitive << ( B_in_V_V_empty_n );
    sensitive << ( B_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( A_in_V_V_empty_n );
    sensitive << ( A_out_V_V_full_n );
    sensitive << ( B_in_V_V_empty_n );
    sensitive << ( B_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( A_in_V_V_empty_n );
    sensitive << ( A_out_V_V_full_n );
    sensitive << ( B_in_V_V_empty_n );
    sensitive << ( B_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( A_in_V_V_empty_n );
    sensitive << ( A_out_V_V_full_n );
    sensitive << ( B_in_V_V_empty_n );
    sensitive << ( B_out_V_V_full_n );
    sensitive << ( icmp_ln8_reg_166 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln8_fu_119_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( C_out_V_out_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( C_out_V_out_full_n );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_grp_fu_137_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_icmp_ln8_fu_119_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( k_reg_108 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( C_out_V_out_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( icmp_ln8_fu_119_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Bert_layer_PE274_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, A_in_V_V_dout, "(port)A_in_V_V_dout");
    sc_trace(mVcdFile, A_in_V_V_empty_n, "(port)A_in_V_V_empty_n");
    sc_trace(mVcdFile, A_in_V_V_read, "(port)A_in_V_V_read");
    sc_trace(mVcdFile, A_out_V_V_din, "(port)A_out_V_V_din");
    sc_trace(mVcdFile, A_out_V_V_full_n, "(port)A_out_V_V_full_n");
    sc_trace(mVcdFile, A_out_V_V_write, "(port)A_out_V_V_write");
    sc_trace(mVcdFile, B_in_V_V_dout, "(port)B_in_V_V_dout");
    sc_trace(mVcdFile, B_in_V_V_empty_n, "(port)B_in_V_V_empty_n");
    sc_trace(mVcdFile, B_in_V_V_read, "(port)B_in_V_V_read");
    sc_trace(mVcdFile, B_out_V_V_din, "(port)B_out_V_V_din");
    sc_trace(mVcdFile, B_out_V_V_full_n, "(port)B_out_V_V_full_n");
    sc_trace(mVcdFile, B_out_V_V_write, "(port)B_out_V_V_write");
    sc_trace(mVcdFile, C_out_V_out_din, "(port)C_out_V_out_din");
    sc_trace(mVcdFile, C_out_V_out_full_n, "(port)C_out_V_out_full_n");
    sc_trace(mVcdFile, C_out_V_out_write, "(port)C_out_V_out_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, A_in_V_V_blk_n, "A_in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln8_reg_166, "icmp_ln8_reg_166");
    sc_trace(mVcdFile, A_out_V_V_blk_n, "A_out_V_V_blk_n");
    sc_trace(mVcdFile, B_in_V_V_blk_n, "B_in_V_V_blk_n");
    sc_trace(mVcdFile, B_out_V_V_blk_n, "B_out_V_V_blk_n");
    sc_trace(mVcdFile, C_out_V_out_blk_n, "C_out_V_out_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, C_out_V_dc_01_reg_95, "C_out_V_dc_01_reg_95");
    sc_trace(mVcdFile, k_reg_108, "k_reg_108");
    sc_trace(mVcdFile, icmp_ln8_fu_119_p2, "icmp_ln8_fu_119_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln8_reg_166_pp0_iter1_reg, "icmp_ln8_reg_166_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln8_reg_166_pp0_iter2_reg, "icmp_ln8_reg_166_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln8_reg_166_pp0_iter3_reg, "icmp_ln8_reg_166_pp0_iter3_reg");
    sc_trace(mVcdFile, k_165_fu_125_p2, "k_165_fu_125_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, A_in_V_V_read_reg_175, "A_in_V_V_read_reg_175");
    sc_trace(mVcdFile, B_in_V_V_read_reg_180, "B_in_V_V_read_reg_180");
    sc_trace(mVcdFile, grp_fu_137_p2, "grp_fu_137_p2");
    sc_trace(mVcdFile, mul_ln1146_reg_195, "mul_ln1146_reg_195");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, add_ln1146_fu_151_p0, "add_ln1146_fu_151_p0");
    sc_trace(mVcdFile, add_ln1146_fu_151_p2, "add_ln1146_fu_151_p2");
    sc_trace(mVcdFile, grp_fu_137_ce, "grp_fu_137_ce");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Bert_layer_PE274::~Bert_layer_PE274() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete Bert_layer_add_10ns_10ns_10_1_1_U1148;
    delete Bert_layer_mul_24s_24s_40_2_1_U1149;
    delete Bert_layer_add_40ns_40ns_40_1_1_U1150;
}

void Bert_layer_PE274::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv10_1;
}

void Bert_layer_PE274::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                    esl_seteq<1,1,1>(C_out_V_out_full_n.read(), ap_const_logic_1))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln8_fu_119_p2.read()))) {
        k_reg_108 = k_165_fu_125_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        k_reg_108 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        A_in_V_V_read_reg_175 = A_in_V_V_dout.read();
        B_in_V_V_read_reg_180 = B_in_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln8_reg_166_pp0_iter3_reg.read()))) {
        C_out_V_dc_01_reg_95 = add_ln1146_fu_151_p2.read().range(39, 16);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln8_reg_166 = icmp_ln8_fu_119_p2.read();
        icmp_ln8_reg_166_pp0_iter1_reg = icmp_ln8_reg_166.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln8_reg_166_pp0_iter2_reg = icmp_ln8_reg_166_pp0_iter1_reg.read();
        icmp_ln8_reg_166_pp0_iter3_reg = icmp_ln8_reg_166_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln8_reg_166_pp0_iter2_reg.read()))) {
        mul_ln1146_reg_195 = grp_fu_137_p2.read();
    }
}

void Bert_layer_PE274::thread_A_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0))) {
        A_in_V_V_blk_n = A_in_V_V_empty_n.read();
    } else {
        A_in_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_PE274::thread_A_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        A_in_V_V_read = ap_const_logic_1;
    } else {
        A_in_V_V_read = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_A_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0))) {
        A_out_V_V_blk_n = A_out_V_V_full_n.read();
    } else {
        A_out_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_PE274::thread_A_out_V_V_din() {
    A_out_V_V_din = A_in_V_V_dout.read();
}

void Bert_layer_PE274::thread_A_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        A_out_V_V_write = ap_const_logic_1;
    } else {
        A_out_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_B_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0))) {
        B_in_V_V_blk_n = B_in_V_V_empty_n.read();
    } else {
        B_in_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_PE274::thread_B_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        B_in_V_V_read = ap_const_logic_1;
    } else {
        B_in_V_V_read = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_B_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0))) {
        B_out_V_V_blk_n = B_out_V_V_full_n.read();
    } else {
        B_out_V_V_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_PE274::thread_B_out_V_V_din() {
    B_out_V_V_din = B_in_V_V_dout.read();
}

void Bert_layer_PE274::thread_B_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        B_out_V_V_write = ap_const_logic_1;
    } else {
        B_out_V_V_write = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_C_out_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        C_out_V_out_blk_n = C_out_V_out_full_n.read();
    } else {
        C_out_V_out_blk_n = ap_const_logic_1;
    }
}

void Bert_layer_PE274::thread_C_out_V_out_din() {
    C_out_V_out_din = C_out_V_dc_01_reg_95.read();
}

void Bert_layer_PE274::thread_C_out_V_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(C_out_V_out_full_n.read(), ap_const_logic_1))) {
        C_out_V_out_write = ap_const_logic_1;
    } else {
        C_out_V_out_write = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_add_ln1146_fu_151_p0() {
    add_ln1146_fu_151_p0 = esl_concat<24,16>(C_out_V_dc_01_reg_95.read(), ap_const_lv16_0);
}

void Bert_layer_PE274::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Bert_layer_PE274::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Bert_layer_PE274::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Bert_layer_PE274::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_PE274::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, A_in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, B_in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, A_out_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, B_out_V_V_full_n.read()))));
}

void Bert_layer_PE274::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, A_in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, B_in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, A_out_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, B_out_V_V_full_n.read()))));
}

void Bert_layer_PE274::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && ((esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, A_in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, B_in_V_V_empty_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, A_out_V_V_full_n.read())) || 
  (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
   esl_seteq<1,1,1>(ap_const_logic_0, B_out_V_V_full_n.read()))));
}

void Bert_layer_PE274::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Bert_layer_PE274::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_PE274::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = ((esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, A_in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, B_in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, A_out_V_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln8_reg_166.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, B_out_V_V_full_n.read())));
}

void Bert_layer_PE274::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_PE274::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_PE274::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Bert_layer_PE274::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln8_fu_119_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(C_out_V_out_full_n.read(), ap_const_logic_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Bert_layer_PE274::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Bert_layer_PE274::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(C_out_V_out_full_n.read(), ap_const_logic_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_grp_fu_137_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_137_ce = ap_const_logic_1;
    } else {
        grp_fu_137_ce = ap_const_logic_0;
    }
}

void Bert_layer_PE274::thread_icmp_ln8_fu_119_p2() {
    icmp_ln8_fu_119_p2 = (!k_reg_108.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(k_reg_108.read() == ap_const_lv10_300);
}

void Bert_layer_PE274::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln8_fu_119_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln8_fu_119_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(C_out_V_out_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

