-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clu_ddr_write_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_ps_ddr_AWVALID : OUT STD_LOGIC;
    m_axi_ps_ddr_AWREADY : IN STD_LOGIC;
    m_axi_ps_ddr_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_ps_ddr_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ps_ddr_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_ddr_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ddr_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ddr_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ddr_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_ddr_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ddr_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ddr_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_WVALID : OUT STD_LOGIC;
    m_axi_ps_ddr_WREADY : IN STD_LOGIC;
    m_axi_ps_ddr_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ps_ddr_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_WLAST : OUT STD_LOGIC;
    m_axi_ps_ddr_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_ARVALID : OUT STD_LOGIC;
    m_axi_ps_ddr_ARREADY : IN STD_LOGIC;
    m_axi_ps_ddr_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_ps_ddr_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_ps_ddr_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_ddr_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ddr_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ddr_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ddr_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_ps_ddr_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ddr_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_ps_ddr_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_RVALID : IN STD_LOGIC;
    m_axi_ps_ddr_RREADY : OUT STD_LOGIC;
    m_axi_ps_ddr_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_ps_ddr_RLAST : IN STD_LOGIC;
    m_axi_ps_ddr_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_ps_ddr_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ddr_BVALID : IN STD_LOGIC;
    m_axi_ps_ddr_BREADY : OUT STD_LOGIC;
    m_axi_ps_ddr_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_ps_ddr_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_ps_ddr_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ddr_header : IN STD_LOGIC_VECTOR (63 downto 0);
    device_id : IN STD_LOGIC_VECTOR (2 downto 0);
    uart_fifo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    uart_fifo_ce0 : OUT STD_LOGIC;
    uart_fifo_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    PL_Ctrl_fifo_index_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    PL_Ctrl_fifo_index_ce0 : OUT STD_LOGIC;
    PL_Ctrl_fifo_index_we0 : OUT STD_LOGIC;
    PL_Ctrl_fifo_index_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    PL_Header_pkt_len_bytes_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    PL_Header_pkt_len_bytes_ce0 : OUT STD_LOGIC;
    PL_Header_pkt_len_bytes_we0 : OUT STD_LOGIC;
    PL_Header_pkt_len_bytes_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    PL_Ctrl_first_time_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    PL_Ctrl_first_time_ce0 : OUT STD_LOGIC;
    PL_Ctrl_first_time_we0 : OUT STD_LOGIC;
    PL_Ctrl_first_time_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    PL_Ctrl_first_timestamp_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    PL_Ctrl_first_timestamp_ce0 : OUT STD_LOGIC;
    PL_Ctrl_first_timestamp_we0 : OUT STD_LOGIC;
    PL_Ctrl_first_timestamp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of clu_ddr_write_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (70 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (70 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (70 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (70 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (70 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (70 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (70 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (70 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (70 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (70 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (70 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_CC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv33_1C : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000011100";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv11_CC : STD_LOGIC_VECTOR (10 downto 0) := "00011001100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dropped_uart_counter : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_ddr_blk_n_AR : STD_LOGIC;
    signal ps_ddr_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ps_ddr_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ps_ddr_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ps_ddr_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal icmp_ln147_reg_754 : STD_LOGIC_VECTOR (0 downto 0);
    signal ringbuffer_header_bytes_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ringbuffer_header_bytes_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal loop_index9_cast_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index9_cast_reg_638 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal exitcond116_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ps_ddr_addr_read_reg_656 : STD_LOGIC_VECTOR (7 downto 0);
    signal ringbuffer_header_bytes_load_24_reg_671 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ringbuffer_header_bytes_load_25_reg_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal ringbuffer_header_bytes_load_30_reg_691 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ringbuffer_header_bytes_load_31_reg_696 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal writeUartIndex_fu_443_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeUartIndex_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_fu_459_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal nextWriteUartIndex_reg_746 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal icmp_ln147_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln154_1_fu_509_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln154_1_reg_758 : STD_LOGIC_VECTOR (63 downto 0);
    signal ps_ddr_addr_7_reg_764 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_78_fu_534_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_78_reg_775 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal add_ln17_fu_541_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln17_reg_780 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal write_index_array_0_reg_791 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal write_index_array_1_reg_796 : STD_LOGIC_VECTOR (7 downto 0);
    signal write_index_array_2_reg_801 : STD_LOGIC_VECTOR (7 downto 0);
    signal write_index_array_3_fu_582_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal write_index_array_3_reg_806 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_1_fu_606_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_1_reg_811 : STD_LOGIC_VECTOR (7 downto 0);
    signal ringbuffer_header_bytes_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal ringbuffer_header_bytes_ce0 : STD_LOGIC;
    signal ringbuffer_header_bytes_we0 : STD_LOGIC;
    signal ringbuffer_header_bytes_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ringbuffer_header_bytes_ce1 : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_ap_start : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_ap_done : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_ap_idle : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_ap_ready : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWVALID : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WVALID : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WLAST : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARVALID : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_RREADY : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_BREADY : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_uart_fifo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_ddr_write_1_Pipeline_1_fu_366_uart_fifo_ce0 : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_ap_start : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_ap_done : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_ap_idle : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_ap_ready : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWVALID : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WVALID : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WLAST : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARVALID : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_RREADY : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_BREADY : STD_LOGIC;
    signal grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln155_1_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln149_fu_514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state64 : BOOLEAN;
    signal add_ln148_fu_594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal loop_index9_fu_134 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_77_fu_422_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_459_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_459_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal readUartIndex_fu_465_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln154_fu_483_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln154_fu_483_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln155_fu_488_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln154_fu_499_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln154_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_78_fu_534_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_78_fu_534_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln148_fu_590_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_459_ap_start : STD_LOGIC;
    signal grp_fu_459_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (70 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal empty_78_fu_534_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component clu_ddr_write_1_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_ps_ddr_AWVALID : OUT STD_LOGIC;
        m_axi_ps_ddr_AWREADY : IN STD_LOGIC;
        m_axi_ps_ddr_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_ddr_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_ddr_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_WVALID : OUT STD_LOGIC;
        m_axi_ps_ddr_WREADY : IN STD_LOGIC;
        m_axi_ps_ddr_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ps_ddr_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_WLAST : OUT STD_LOGIC;
        m_axi_ps_ddr_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_ARVALID : OUT STD_LOGIC;
        m_axi_ps_ddr_ARREADY : IN STD_LOGIC;
        m_axi_ps_ddr_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_ddr_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_ddr_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_RVALID : IN STD_LOGIC;
        m_axi_ps_ddr_RREADY : OUT STD_LOGIC;
        m_axi_ps_ddr_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ps_ddr_RLAST : IN STD_LOGIC;
        m_axi_ps_ddr_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_ps_ddr_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_BVALID : IN STD_LOGIC;
        m_axi_ps_ddr_BREADY : OUT STD_LOGIC;
        m_axi_ps_ddr_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln154_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (10 downto 0);
        uart_fifo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        uart_fifo_ce0 : OUT STD_LOGIC;
        uart_fifo_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clu_ddr_write_1_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_ps_ddr_AWVALID : OUT STD_LOGIC;
        m_axi_ps_ddr_AWREADY : IN STD_LOGIC;
        m_axi_ps_ddr_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_ddr_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_ddr_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_WVALID : OUT STD_LOGIC;
        m_axi_ps_ddr_WREADY : IN STD_LOGIC;
        m_axi_ps_ddr_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ps_ddr_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_WLAST : OUT STD_LOGIC;
        m_axi_ps_ddr_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_ARVALID : OUT STD_LOGIC;
        m_axi_ps_ddr_ARREADY : IN STD_LOGIC;
        m_axi_ps_ddr_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_ps_ddr_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_ps_ddr_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_ps_ddr_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_ps_ddr_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_RVALID : IN STD_LOGIC;
        m_axi_ps_ddr_RREADY : OUT STD_LOGIC;
        m_axi_ps_ddr_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_ps_ddr_RLAST : IN STD_LOGIC;
        m_axi_ps_ddr_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_ps_ddr_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_BVALID : IN STD_LOGIC;
        m_axi_ps_ddr_BREADY : OUT STD_LOGIC;
        m_axi_ps_ddr_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_ps_ddr_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_ps_ddr_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln17 : IN STD_LOGIC_VECTOR (63 downto 0);
        write_index_array_0 : IN STD_LOGIC_VECTOR (7 downto 0);
        write_index_array_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        write_index_array_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        write_index_array_3 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clu_urem_32ns_32ns_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component clu_mul_32s_9ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component clu_mul_3ns_9ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    ringbuffer_header_bytes_U : component clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ringbuffer_header_bytes_address0,
        ce0 => ringbuffer_header_bytes_ce0,
        we0 => ringbuffer_header_bytes_we0,
        d0 => ps_ddr_addr_read_reg_656,
        q0 => ringbuffer_header_bytes_q0,
        address1 => ringbuffer_header_bytes_address1,
        ce1 => ringbuffer_header_bytes_ce1,
        q1 => ringbuffer_header_bytes_q1);

    grp_ddr_write_1_Pipeline_1_fu_366 : component clu_ddr_write_1_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ddr_write_1_Pipeline_1_fu_366_ap_start,
        ap_done => grp_ddr_write_1_Pipeline_1_fu_366_ap_done,
        ap_idle => grp_ddr_write_1_Pipeline_1_fu_366_ap_idle,
        ap_ready => grp_ddr_write_1_Pipeline_1_fu_366_ap_ready,
        m_axi_ps_ddr_AWVALID => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWVALID,
        m_axi_ps_ddr_AWREADY => m_axi_ps_ddr_AWREADY,
        m_axi_ps_ddr_AWADDR => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWADDR,
        m_axi_ps_ddr_AWID => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWID,
        m_axi_ps_ddr_AWLEN => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLEN,
        m_axi_ps_ddr_AWSIZE => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWSIZE,
        m_axi_ps_ddr_AWBURST => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWBURST,
        m_axi_ps_ddr_AWLOCK => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLOCK,
        m_axi_ps_ddr_AWCACHE => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWCACHE,
        m_axi_ps_ddr_AWPROT => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWPROT,
        m_axi_ps_ddr_AWQOS => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWQOS,
        m_axi_ps_ddr_AWREGION => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWREGION,
        m_axi_ps_ddr_AWUSER => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWUSER,
        m_axi_ps_ddr_WVALID => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WVALID,
        m_axi_ps_ddr_WREADY => m_axi_ps_ddr_WREADY,
        m_axi_ps_ddr_WDATA => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WDATA,
        m_axi_ps_ddr_WSTRB => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WSTRB,
        m_axi_ps_ddr_WLAST => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WLAST,
        m_axi_ps_ddr_WID => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WID,
        m_axi_ps_ddr_WUSER => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WUSER,
        m_axi_ps_ddr_ARVALID => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARVALID,
        m_axi_ps_ddr_ARREADY => ap_const_logic_0,
        m_axi_ps_ddr_ARADDR => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARADDR,
        m_axi_ps_ddr_ARID => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARID,
        m_axi_ps_ddr_ARLEN => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARLEN,
        m_axi_ps_ddr_ARSIZE => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARSIZE,
        m_axi_ps_ddr_ARBURST => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARBURST,
        m_axi_ps_ddr_ARLOCK => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARLOCK,
        m_axi_ps_ddr_ARCACHE => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARCACHE,
        m_axi_ps_ddr_ARPROT => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARPROT,
        m_axi_ps_ddr_ARQOS => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARQOS,
        m_axi_ps_ddr_ARREGION => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARREGION,
        m_axi_ps_ddr_ARUSER => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_ARUSER,
        m_axi_ps_ddr_RVALID => ap_const_logic_0,
        m_axi_ps_ddr_RREADY => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_RREADY,
        m_axi_ps_ddr_RDATA => ap_const_lv8_0,
        m_axi_ps_ddr_RLAST => ap_const_logic_0,
        m_axi_ps_ddr_RID => ap_const_lv1_0,
        m_axi_ps_ddr_RFIFONUM => ap_const_lv11_0,
        m_axi_ps_ddr_RUSER => ap_const_lv1_0,
        m_axi_ps_ddr_RRESP => ap_const_lv2_0,
        m_axi_ps_ddr_BVALID => m_axi_ps_ddr_BVALID,
        m_axi_ps_ddr_BREADY => grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_BREADY,
        m_axi_ps_ddr_BRESP => m_axi_ps_ddr_BRESP,
        m_axi_ps_ddr_BID => m_axi_ps_ddr_BID,
        m_axi_ps_ddr_BUSER => m_axi_ps_ddr_BUSER,
        add_ln154_1 => add_ln154_1_reg_758,
        empty => empty_78_reg_775,
        uart_fifo_address0 => grp_ddr_write_1_Pipeline_1_fu_366_uart_fifo_address0,
        uart_fifo_ce0 => grp_ddr_write_1_Pipeline_1_fu_366_uart_fifo_ce0,
        uart_fifo_q0 => uart_fifo_q0);

    grp_ddr_write_1_Pipeline_2_fu_376 : component clu_ddr_write_1_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ddr_write_1_Pipeline_2_fu_376_ap_start,
        ap_done => grp_ddr_write_1_Pipeline_2_fu_376_ap_done,
        ap_idle => grp_ddr_write_1_Pipeline_2_fu_376_ap_idle,
        ap_ready => grp_ddr_write_1_Pipeline_2_fu_376_ap_ready,
        m_axi_ps_ddr_AWVALID => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWVALID,
        m_axi_ps_ddr_AWREADY => m_axi_ps_ddr_AWREADY,
        m_axi_ps_ddr_AWADDR => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWADDR,
        m_axi_ps_ddr_AWID => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWID,
        m_axi_ps_ddr_AWLEN => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLEN,
        m_axi_ps_ddr_AWSIZE => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWSIZE,
        m_axi_ps_ddr_AWBURST => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWBURST,
        m_axi_ps_ddr_AWLOCK => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLOCK,
        m_axi_ps_ddr_AWCACHE => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWCACHE,
        m_axi_ps_ddr_AWPROT => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWPROT,
        m_axi_ps_ddr_AWQOS => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWQOS,
        m_axi_ps_ddr_AWREGION => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWREGION,
        m_axi_ps_ddr_AWUSER => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWUSER,
        m_axi_ps_ddr_WVALID => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WVALID,
        m_axi_ps_ddr_WREADY => m_axi_ps_ddr_WREADY,
        m_axi_ps_ddr_WDATA => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WDATA,
        m_axi_ps_ddr_WSTRB => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WSTRB,
        m_axi_ps_ddr_WLAST => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WLAST,
        m_axi_ps_ddr_WID => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WID,
        m_axi_ps_ddr_WUSER => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WUSER,
        m_axi_ps_ddr_ARVALID => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARVALID,
        m_axi_ps_ddr_ARREADY => ap_const_logic_0,
        m_axi_ps_ddr_ARADDR => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARADDR,
        m_axi_ps_ddr_ARID => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARID,
        m_axi_ps_ddr_ARLEN => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARLEN,
        m_axi_ps_ddr_ARSIZE => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARSIZE,
        m_axi_ps_ddr_ARBURST => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARBURST,
        m_axi_ps_ddr_ARLOCK => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARLOCK,
        m_axi_ps_ddr_ARCACHE => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARCACHE,
        m_axi_ps_ddr_ARPROT => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARPROT,
        m_axi_ps_ddr_ARQOS => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARQOS,
        m_axi_ps_ddr_ARREGION => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARREGION,
        m_axi_ps_ddr_ARUSER => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_ARUSER,
        m_axi_ps_ddr_RVALID => ap_const_logic_0,
        m_axi_ps_ddr_RREADY => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_RREADY,
        m_axi_ps_ddr_RDATA => ap_const_lv8_0,
        m_axi_ps_ddr_RLAST => ap_const_logic_0,
        m_axi_ps_ddr_RID => ap_const_lv1_0,
        m_axi_ps_ddr_RFIFONUM => ap_const_lv11_0,
        m_axi_ps_ddr_RUSER => ap_const_lv1_0,
        m_axi_ps_ddr_RRESP => ap_const_lv2_0,
        m_axi_ps_ddr_BVALID => m_axi_ps_ddr_BVALID,
        m_axi_ps_ddr_BREADY => grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_BREADY,
        m_axi_ps_ddr_BRESP => m_axi_ps_ddr_BRESP,
        m_axi_ps_ddr_BID => m_axi_ps_ddr_BID,
        m_axi_ps_ddr_BUSER => m_axi_ps_ddr_BUSER,
        add_ln17 => add_ln17_reg_780,
        write_index_array_0 => write_index_array_0_reg_791,
        write_index_array_1 => write_index_array_1_reg_796,
        write_index_array_2 => write_index_array_2_reg_801,
        write_index_array_3 => write_index_array_3_reg_806);

    urem_32ns_32ns_32_36_seq_1_U13 : component clu_urem_32ns_32ns_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_459_ap_start,
        done => grp_fu_459_ap_done,
        din0 => grp_fu_459_p0,
        din1 => grp_fu_459_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_459_p2);

    mul_32s_9ns_32_1_1_U14 : component clu_mul_32s_9ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 9,
        dout_WIDTH => 32)
    port map (
        din0 => writeUartIndex_reg_716,
        din1 => mul_ln154_fu_483_p1,
        dout => mul_ln154_fu_483_p2);

    mul_3ns_9ns_11_1_1_U15 : component clu_mul_3ns_9ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => empty_78_fu_534_p0,
        din1 => empty_78_fu_534_p1,
        dout => empty_78_fu_534_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                    grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ddr_write_1_Pipeline_1_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ddr_write_1_Pipeline_2_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    loop_index9_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (m_axi_ps_ddr_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                loop_index9_fu_134 <= ap_const_lv5_0;
            elsif (((exitcond116_fu_416_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                loop_index9_fu_134 <= empty_77_fu_422_p2;
            end if; 
        end if;
    end process;

    reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                reg_387 <= ringbuffer_header_bytes_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                reg_387 <= ringbuffer_header_bytes_q1;
            end if; 
        end if;
    end process;

    reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                reg_392 <= ringbuffer_header_bytes_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                reg_392 <= ringbuffer_header_bytes_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                add_ln149_1_reg_811 <= add_ln149_1_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln147_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                add_ln154_1_reg_758 <= add_ln154_1_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                add_ln17_reg_780 <= add_ln17_fu_541_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then
                dropped_uart_counter <= add_ln148_fu_594_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                empty_78_reg_775 <= empty_78_fu_534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                icmp_ln147_reg_754 <= icmp_ln147_fu_477_p2;
                nextWriteUartIndex_reg_746 <= grp_fu_459_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    loop_index9_cast_reg_638(4 downto 0) <= loop_index9_cast_fu_412_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln147_fu_477_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                ps_ddr_addr_7_reg_764 <= add_ln149_fu_514_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                ps_ddr_addr_read_reg_656 <= m_axi_ps_ddr_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                ringbuffer_header_bytes_load_24_reg_671 <= ringbuffer_header_bytes_q0;
                ringbuffer_header_bytes_load_25_reg_676 <= ringbuffer_header_bytes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ringbuffer_header_bytes_load_30_reg_691 <= ringbuffer_header_bytes_q0;
                ringbuffer_header_bytes_load_31_reg_696 <= ringbuffer_header_bytes_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                writeUartIndex_reg_716 <= writeUartIndex_fu_443_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                write_index_array_0_reg_791 <= nextWriteUartIndex_reg_746(31 downto 24);
                write_index_array_1_reg_796 <= nextWriteUartIndex_reg_746(23 downto 16);
                write_index_array_2_reg_801 <= nextWriteUartIndex_reg_746(15 downto 8);
                write_index_array_3_reg_806 <= write_index_array_3_fu_582_p1;
            end if;
        end if;
    end process;
    loop_index9_cast_reg_638(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_ps_ddr_AWREADY, m_axi_ps_ddr_WREADY, m_axi_ps_ddr_ARREADY, m_axi_ps_ddr_RVALID, m_axi_ps_ddr_BVALID, ap_CS_fsm_state9, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state71, ap_CS_fsm_state50, ap_CS_fsm_state57, ap_CS_fsm_state64, icmp_ln147_reg_754, ap_CS_fsm_state8, exitcond116_fu_416_p2, ap_CS_fsm_state49, icmp_ln147_fu_477_p2, grp_ddr_write_1_Pipeline_1_fu_366_ap_done, grp_ddr_write_1_Pipeline_2_fu_376_ap_done, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (m_axi_ps_ddr_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((exitcond116_fu_416_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (m_axi_ps_ddr_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((icmp_ln147_fu_477_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state50 => 
                if (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((grp_ddr_write_1_Pipeline_1_fu_366_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if ((not(((m_axi_ps_ddr_AWREADY = ap_const_logic_0) or (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((grp_ddr_write_1_Pipeline_2_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                if ((not(((icmp_ln147_reg_754 = ap_const_lv1_0) and (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                if (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state66) and (m_axi_ps_ddr_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (m_axi_ps_ddr_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    PL_Ctrl_fifo_index_address0 <= zext_ln155_1_fu_492_p1(3 - 1 downto 0);

    PL_Ctrl_fifo_index_ce0_assign_proc : process(ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            PL_Ctrl_fifo_index_ce0 <= ap_const_logic_1;
        else 
            PL_Ctrl_fifo_index_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Ctrl_fifo_index_d0 <= ap_const_lv32_C;

    PL_Ctrl_fifo_index_we0_assign_proc : process(ap_CS_fsm_state49, icmp_ln147_fu_477_p2)
    begin
        if (((icmp_ln147_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            PL_Ctrl_fifo_index_we0 <= ap_const_logic_1;
        else 
            PL_Ctrl_fifo_index_we0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Ctrl_first_time_address0 <= zext_ln155_1_fu_492_p1(3 - 1 downto 0);

    PL_Ctrl_first_time_ce0_assign_proc : process(ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            PL_Ctrl_first_time_ce0 <= ap_const_logic_1;
        else 
            PL_Ctrl_first_time_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Ctrl_first_time_d0 <= ap_const_lv1_1;

    PL_Ctrl_first_time_we0_assign_proc : process(ap_CS_fsm_state49, icmp_ln147_fu_477_p2)
    begin
        if (((icmp_ln147_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            PL_Ctrl_first_time_we0 <= ap_const_logic_1;
        else 
            PL_Ctrl_first_time_we0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Ctrl_first_timestamp_address0 <= zext_ln155_1_fu_492_p1(3 - 1 downto 0);

    PL_Ctrl_first_timestamp_ce0_assign_proc : process(ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            PL_Ctrl_first_timestamp_ce0 <= ap_const_logic_1;
        else 
            PL_Ctrl_first_timestamp_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Ctrl_first_timestamp_d0 <= ap_const_lv64_0;

    PL_Ctrl_first_timestamp_we0_assign_proc : process(ap_CS_fsm_state49, icmp_ln147_fu_477_p2)
    begin
        if (((icmp_ln147_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            PL_Ctrl_first_timestamp_we0 <= ap_const_logic_1;
        else 
            PL_Ctrl_first_timestamp_we0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Header_pkt_len_bytes_address0 <= zext_ln155_1_fu_492_p1(3 - 1 downto 0);

    PL_Header_pkt_len_bytes_ce0_assign_proc : process(ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            PL_Header_pkt_len_bytes_ce0 <= ap_const_logic_1;
        else 
            PL_Header_pkt_len_bytes_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PL_Header_pkt_len_bytes_d0 <= ap_const_lv16_0;

    PL_Header_pkt_len_bytes_we0_assign_proc : process(ap_CS_fsm_state49, icmp_ln147_fu_477_p2)
    begin
        if (((icmp_ln147_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            PL_Header_pkt_len_bytes_we0 <= ap_const_logic_1;
        else 
            PL_Header_pkt_len_bytes_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln148_fu_594_p2 <= std_logic_vector(unsigned(dropped_uart_counter) + unsigned(ap_const_lv16_1));
    add_ln149_1_fu_606_p2 <= std_logic_vector(unsigned(trunc_ln148_fu_590_p1) + unsigned(ap_const_lv8_1));
    add_ln149_fu_514_p2 <= std_logic_vector(unsigned(ddr_header) + unsigned(ap_const_lv64_4));
    add_ln154_1_fu_509_p2 <= std_logic_vector(unsigned(zext_ln154_fu_505_p1) + unsigned(ddr_header));
    add_ln154_fu_499_p2 <= std_logic_vector(unsigned(zext_ln155_fu_488_p1) + unsigned(ap_const_lv33_1C));
    add_ln17_fu_541_p2 <= std_logic_vector(unsigned(ddr_header) + unsigned(ap_const_lv64_18));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, m_axi_ps_ddr_ARREADY)
    begin
        if (((ap_start = ap_const_logic_0) or (m_axi_ps_ddr_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state50_blk_assign_proc : process(m_axi_ps_ddr_AWREADY)
    begin
        if ((m_axi_ps_ddr_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(grp_ddr_write_1_Pipeline_1_fu_366_ap_done)
    begin
        if ((grp_ddr_write_1_Pipeline_1_fu_366_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(m_axi_ps_ddr_AWREADY, m_axi_ps_ddr_BVALID)
    begin
        if (((m_axi_ps_ddr_AWREADY = ap_const_logic_0) or (m_axi_ps_ddr_BVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;

    ap_ST_fsm_state59_blk_assign_proc : process(grp_ddr_write_1_Pipeline_2_fu_376_ap_done)
    begin
        if ((grp_ddr_write_1_Pipeline_2_fu_376_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;

    ap_ST_fsm_state64_blk_assign_proc : process(m_axi_ps_ddr_BVALID, icmp_ln147_reg_754)
    begin
        if (((icmp_ln147_reg_754 = ap_const_lv1_0) and (m_axi_ps_ddr_BVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state65_blk_assign_proc : process(m_axi_ps_ddr_AWREADY)
    begin
        if ((m_axi_ps_ddr_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state66_blk_assign_proc : process(m_axi_ps_ddr_WREADY)
    begin
        if ((m_axi_ps_ddr_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;

    ap_ST_fsm_state71_blk_assign_proc : process(m_axi_ps_ddr_BVALID)
    begin
        if ((m_axi_ps_ddr_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_ps_ddr_RVALID)
    begin
        if ((m_axi_ps_ddr_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state64_assign_proc : process(m_axi_ps_ddr_BVALID, icmp_ln147_reg_754)
    begin
                ap_block_state64 <= ((icmp_ln147_reg_754 = ap_const_lv1_0) and (m_axi_ps_ddr_BVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_ps_ddr_BVALID, ap_CS_fsm_state64, icmp_ln147_reg_754)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((icmp_ln147_reg_754 = ap_const_lv1_0) and (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_ps_ddr_BVALID, ap_CS_fsm_state64, icmp_ln147_reg_754)
    begin
        if ((not(((icmp_ln147_reg_754 = ap_const_lv1_0) and (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_77_fu_422_p2 <= std_logic_vector(unsigned(loop_index9_fu_134) + unsigned(ap_const_lv5_1));
    empty_78_fu_534_p0 <= empty_78_fu_534_p00(3 - 1 downto 0);
    empty_78_fu_534_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(device_id),11));
    empty_78_fu_534_p1 <= ap_const_lv11_CC(9 - 1 downto 0);
    exitcond116_fu_416_p2 <= "1" when (loop_index9_fu_134 = ap_const_lv5_1C) else "0";
    grp_ddr_write_1_Pipeline_1_fu_366_ap_start <= grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg;
    grp_ddr_write_1_Pipeline_2_fu_376_ap_start <= grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg;

    grp_fu_459_ap_start_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_459_ap_start <= ap_const_logic_1;
        else 
            grp_fu_459_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_459_p0 <= std_logic_vector(signed(writeUartIndex_fu_443_p5) + signed(ap_const_lv32_1));
    grp_fu_459_p1 <= (((reg_387 & reg_392) & ringbuffer_header_bytes_load_24_reg_671) & ringbuffer_header_bytes_load_25_reg_676);
    icmp_ln147_fu_477_p2 <= "1" when (grp_fu_459_p2 = readUartIndex_fu_465_p5) else "0";
    loop_index9_cast_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index9_fu_134),64));
    m_axi_ps_ddr_ARADDR <= ddr_header;
    m_axi_ps_ddr_ARBURST <= ap_const_lv2_0;
    m_axi_ps_ddr_ARCACHE <= ap_const_lv4_0;
    m_axi_ps_ddr_ARID <= ap_const_lv1_0;
    m_axi_ps_ddr_ARLEN <= ap_const_lv32_1C;
    m_axi_ps_ddr_ARLOCK <= ap_const_lv2_0;
    m_axi_ps_ddr_ARPROT <= ap_const_lv3_0;
    m_axi_ps_ddr_ARQOS <= ap_const_lv4_0;
    m_axi_ps_ddr_ARREGION <= ap_const_lv4_0;
    m_axi_ps_ddr_ARSIZE <= ap_const_lv3_0;
    m_axi_ps_ddr_ARUSER <= ap_const_lv1_0;

    m_axi_ps_ddr_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_ps_ddr_ARREADY)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (m_axi_ps_ddr_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_ps_ddr_ARVALID <= ap_const_logic_1;
        else 
            m_axi_ps_ddr_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWADDR_assign_proc : process(m_axi_ps_ddr_AWREADY, m_axi_ps_ddr_BVALID, ap_CS_fsm_state65, ap_CS_fsm_state50, ap_CS_fsm_state57, add_ln154_1_reg_758, ps_ddr_addr_7_reg_764, ap_CS_fsm_state51, add_ln17_reg_780, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWADDR, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWADDR, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            m_axi_ps_ddr_AWADDR <= ps_ddr_addr_7_reg_764;
        elsif ((not(((m_axi_ps_ddr_AWREADY = ap_const_logic_0) or (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            m_axi_ps_ddr_AWADDR <= add_ln17_reg_780;
        elsif (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            m_axi_ps_ddr_AWADDR <= add_ln154_1_reg_758;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWADDR <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWADDR <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWADDR;
        else 
            m_axi_ps_ddr_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_ps_ddr_AWBURST_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWBURST, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWBURST, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWBURST <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWBURST <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWBURST;
        else 
            m_axi_ps_ddr_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWCACHE_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWCACHE, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWCACHE, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWCACHE <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWCACHE <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWCACHE;
        else 
            m_axi_ps_ddr_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWID_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWID, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWID, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWID <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWID <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWID;
        else 
            m_axi_ps_ddr_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWLEN_assign_proc : process(m_axi_ps_ddr_AWREADY, m_axi_ps_ddr_BVALID, ap_CS_fsm_state65, ap_CS_fsm_state50, ap_CS_fsm_state57, ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLEN, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLEN, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            m_axi_ps_ddr_AWLEN <= ap_const_lv32_1;
        elsif ((not(((m_axi_ps_ddr_AWREADY = ap_const_logic_0) or (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            m_axi_ps_ddr_AWLEN <= ap_const_lv32_4;
        elsif (((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            m_axi_ps_ddr_AWLEN <= ap_const_lv32_CC;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWLEN <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWLEN <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLEN;
        else 
            m_axi_ps_ddr_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_ps_ddr_AWLOCK_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLOCK, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLOCK, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWLOCK <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWLOCK <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWLOCK;
        else 
            m_axi_ps_ddr_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWPROT_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWPROT, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWPROT, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWPROT <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWPROT <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWPROT;
        else 
            m_axi_ps_ddr_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWQOS_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWQOS, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWQOS, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWQOS <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWQOS <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWQOS;
        else 
            m_axi_ps_ddr_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWREGION_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWREGION, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWREGION, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWREGION <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWREGION <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWREGION;
        else 
            m_axi_ps_ddr_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWSIZE_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWSIZE, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWSIZE, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWSIZE <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWSIZE <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWSIZE;
        else 
            m_axi_ps_ddr_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWUSER_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWUSER, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWUSER, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWUSER <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWUSER <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWUSER;
        else 
            m_axi_ps_ddr_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_ps_ddr_AWVALID_assign_proc : process(m_axi_ps_ddr_AWREADY, m_axi_ps_ddr_BVALID, ap_CS_fsm_state65, ap_CS_fsm_state50, ap_CS_fsm_state57, ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWVALID, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWVALID, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((not(((m_axi_ps_ddr_AWREADY = ap_const_logic_0) or (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50)) or ((m_axi_ps_ddr_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65)))) then 
            m_axi_ps_ddr_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_AWVALID <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_AWVALID <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_AWVALID;
        else 
            m_axi_ps_ddr_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_ps_ddr_BREADY_assign_proc : process(m_axi_ps_ddr_AWREADY, m_axi_ps_ddr_BVALID, ap_CS_fsm_state71, ap_CS_fsm_state57, ap_CS_fsm_state64, icmp_ln147_reg_754, ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_BREADY, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_BREADY, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((not(((icmp_ln147_reg_754 = ap_const_lv1_0) and (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (icmp_ln147_reg_754 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state64)) or (not(((m_axi_ps_ddr_AWREADY = ap_const_logic_0) or (m_axi_ps_ddr_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state57)) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (m_axi_ps_ddr_BVALID = ap_const_logic_1)))) then 
            m_axi_ps_ddr_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_BREADY <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_BREADY <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_BREADY;
        else 
            m_axi_ps_ddr_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_ps_ddr_RREADY_assign_proc : process(m_axi_ps_ddr_RVALID, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (m_axi_ps_ddr_RVALID = ap_const_logic_1))) then 
            m_axi_ps_ddr_RREADY <= ap_const_logic_1;
        else 
            m_axi_ps_ddr_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_ps_ddr_WDATA_assign_proc : process(ap_CS_fsm_state66, ap_CS_fsm_state51, ap_CS_fsm_state58, add_ln149_1_reg_811, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WDATA, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WDATA, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            m_axi_ps_ddr_WDATA <= add_ln149_1_reg_811;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_WDATA <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_WDATA <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WDATA;
        else 
            m_axi_ps_ddr_WDATA <= "XXXXXXXX";
        end if; 
    end process;


    m_axi_ps_ddr_WID_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WID, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WID, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_WID <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_WID <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WID;
        else 
            m_axi_ps_ddr_WID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_ps_ddr_WLAST_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WLAST, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WLAST, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_WLAST <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_WLAST <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WLAST;
        else 
            m_axi_ps_ddr_WLAST <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_ps_ddr_WSTRB_assign_proc : process(ap_CS_fsm_state66, ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WSTRB, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WSTRB, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            m_axi_ps_ddr_WSTRB <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_WSTRB <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_WSTRB <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WSTRB;
        else 
            m_axi_ps_ddr_WSTRB <= "X";
        end if; 
    end process;


    m_axi_ps_ddr_WUSER_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WUSER, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WUSER, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_WUSER <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_WUSER <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WUSER;
        else 
            m_axi_ps_ddr_WUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_ps_ddr_WVALID_assign_proc : process(m_axi_ps_ddr_WREADY, ap_CS_fsm_state66, ap_CS_fsm_state51, ap_CS_fsm_state58, grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WVALID, grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WVALID, ap_CS_fsm_state52, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) and (m_axi_ps_ddr_WREADY = ap_const_logic_1))) then 
            m_axi_ps_ddr_WVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            m_axi_ps_ddr_WVALID <= grp_ddr_write_1_Pipeline_2_fu_376_m_axi_ps_ddr_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            m_axi_ps_ddr_WVALID <= grp_ddr_write_1_Pipeline_1_fu_366_m_axi_ps_ddr_WVALID;
        else 
            m_axi_ps_ddr_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln154_fu_483_p1 <= ap_const_lv32_CC(9 - 1 downto 0);

    ps_ddr_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_ps_ddr_ARREADY)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ps_ddr_blk_n_AR <= m_axi_ps_ddr_ARREADY;
        else 
            ps_ddr_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    ps_ddr_blk_n_AW_assign_proc : process(m_axi_ps_ddr_AWREADY, ap_CS_fsm_state65, ap_CS_fsm_state50, ap_CS_fsm_state57)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            ps_ddr_blk_n_AW <= m_axi_ps_ddr_AWREADY;
        else 
            ps_ddr_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    ps_ddr_blk_n_B_assign_proc : process(m_axi_ps_ddr_BVALID, ap_CS_fsm_state71, ap_CS_fsm_state57, ap_CS_fsm_state64, icmp_ln147_reg_754)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state71) or ((icmp_ln147_reg_754 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state64)))) then 
            ps_ddr_blk_n_B <= m_axi_ps_ddr_BVALID;
        else 
            ps_ddr_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    ps_ddr_blk_n_R_assign_proc : process(m_axi_ps_ddr_RVALID, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ps_ddr_blk_n_R <= m_axi_ps_ddr_RVALID;
        else 
            ps_ddr_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    ps_ddr_blk_n_W_assign_proc : process(m_axi_ps_ddr_WREADY, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            ps_ddr_blk_n_W <= m_axi_ps_ddr_WREADY;
        else 
            ps_ddr_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    readUartIndex_fu_465_p5 <= (((reg_387 & reg_392) & ringbuffer_header_bytes_q0) & ringbuffer_header_bytes_q1);

    ringbuffer_header_bytes_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state48, loop_index9_cast_reg_638, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state47, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ringbuffer_header_bytes_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ringbuffer_header_bytes_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ringbuffer_header_bytes_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ringbuffer_header_bytes_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ringbuffer_header_bytes_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ringbuffer_header_bytes_address0 <= loop_index9_cast_reg_638(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ringbuffer_header_bytes_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        else 
            ringbuffer_header_bytes_address0 <= "XXXXX";
        end if; 
    end process;


    ringbuffer_header_bytes_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state48, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ringbuffer_header_bytes_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ringbuffer_header_bytes_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ringbuffer_header_bytes_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ringbuffer_header_bytes_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ringbuffer_header_bytes_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ringbuffer_header_bytes_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        else 
            ringbuffer_header_bytes_address1 <= "XXXXX";
        end if; 
    end process;


    ringbuffer_header_bytes_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state48, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state47, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ringbuffer_header_bytes_ce0 <= ap_const_logic_1;
        else 
            ringbuffer_header_bytes_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ringbuffer_header_bytes_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state48, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ringbuffer_header_bytes_ce1 <= ap_const_logic_1;
        else 
            ringbuffer_header_bytes_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ringbuffer_header_bytes_we0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ringbuffer_header_bytes_we0 <= ap_const_logic_1;
        else 
            ringbuffer_header_bytes_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln148_fu_590_p1 <= dropped_uart_counter(8 - 1 downto 0);
    uart_fifo_address0 <= grp_ddr_write_1_Pipeline_1_fu_366_uart_fifo_address0;
    uart_fifo_ce0 <= grp_ddr_write_1_Pipeline_1_fu_366_uart_fifo_ce0;
    writeUartIndex_fu_443_p5 <= (((ringbuffer_header_bytes_load_30_reg_691 & ringbuffer_header_bytes_load_31_reg_696) & ringbuffer_header_bytes_q0) & ringbuffer_header_bytes_q1);
    write_index_array_3_fu_582_p1 <= nextWriteUartIndex_reg_746(8 - 1 downto 0);
    zext_ln154_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln154_fu_499_p2),64));
    zext_ln155_1_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(device_id),64));
    zext_ln155_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln154_fu_483_p2),33));
end behav;
