;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -507, @-920
	JMZ 210, 30
	SUB 0, -1
	JMZ 210, 30
	JMZ 210, 30
	CMP -7, <-420
	MOV -817, <-20
	MOV -817, <-20
	CMP -507, @-920
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, -1
	SUB 12, @10
	CMP 700, 600
	SUB -7, <-420
	SUB -7, <-670
	CMP -507, @-920
	SUB @127, @106
	SUB <122, 160
	SUB @-147, -100
	CMP @127, 100
	SUB 700, 600
	SLT 700, 600
	SUB @121, 106
	SUB @121, 106
	MOV -817, <-20
	SUB @121, 106
	MOV #72, @700
	CMP 700, 600
	CMP 700, 600
	SLT 700, 600
	CMP 700, 600
	CMP 700, 600
	JMZ -1, @-20
	JMP @172, #200
	JMZ -1, @-20
	MOV -7, <-20
	SUB @127, @106
	JMP @172, #200
	DJN -1, @-20
	JMZ -1, @-20
	MOV -7, <-20
	CMP -507, @-920
	ADD 870, 1
	CMP -7, <-420
