#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9c82750 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x9c7feb0_0 .net "ADMA_Error", 0 0, v0x9c816b8_0;  1 drivers
v0x9c7ff28_0 .net "Command_Reg_Write_or_Continue", 0 0, v0x9c7fd48_0;  1 drivers
v0x9c7ffb8_0 .net "DMA_Interrupt", 0 0, v0x9c7f780_0;  1 drivers
v0x9c80028_0 .net "System_Address", 95 0, v0x9c7fdb0_0;  1 drivers
v0x9c800b8_0 .net "Transfer_complete", 0 0, v0x9c7fa90_0;  1 drivers
v0x9c80138_0 .net "clk", 0 0, v0x9c7fe28_0;  1 drivers
S_0x9c81550 .scope module, "adma1" "ADMA" 2 17, 3 1 0, S_0x9c82750;
 .timescale -9 -12;
    .port_info 0 /INPUT 96 "System_Address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "DMA_Interrupt"
    .port_info 3 /OUTPUT 1 "ADMA_Error"
    .port_info 4 /OUTPUT 1 "Transfer_complete"
    .port_info 5 /INPUT 1 "Command_Reg_Write_or_Continue"
v0x9c816b8_0 .var "ADMA_Error", 0 0;
v0x9c7f640_0 .var "Act1", 0 0;
v0x9c7f6a8_0 .var "Act2", 0 0;
v0x9c7f718_0 .net "Command_Reg_Write_or_Continue", 0 0, v0x9c7fd48_0;  alias, 1 drivers
v0x9c7f780_0 .var "DMA_Interrupt", 0 0;
v0x9c7f810_0 .var "End", 0 0;
v0x9c7f878_0 .var "Int", 0 0;
v0x9c7f8e0_0 .var "Present_State", 3 0;
v0x9c7f958_0 .var "SYS_ADR", 95 0;
v0x9c7fa18_0 .net "System_Address", 95 0, v0x9c7fdb0_0;  alias, 1 drivers
v0x9c7fa90_0 .var "Transfer_complete", 0 0;
v0x9c7faf8_0 .var "Valid", 0 0;
v0x9c7fb60_0 .net "clk", 0 0, v0x9c7fe28_0;  alias, 1 drivers
E_0x9c81690 .event posedge, v0x9c7fb60_0;
S_0x9c7fc48 .scope module, "senales" "probador" 2 15, 4 2 0, S_0x9c82750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 96 "System_Address"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "Command_Reg_Write_or_Continue"
v0x9c7fd48_0 .var "Command_Reg_Write_or_Continue", 0 0;
v0x9c7fdb0_0 .var "System_Address", 95 0;
v0x9c7fe28_0 .var "clk", 0 0;
    .scope S_0x9c7fc48;
T_0 ;
    %pushi/vec4 99999, 0, 96;
    %store/vec4 v0x9c7fdb0_0, 0, 96;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9c7fe28_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9c7fd48_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 4 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x9c7fc48;
T_1 ;
    %delay 100000, 0;
    %load/vec4 v0x9c7fe28_0;
    %nor/r;
    %assign/vec4 v0x9c7fe28_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x9c7fc48;
T_2 ;
    %delay 50000, 0;
    %load/vec4 v0x9c7fd48_0;
    %nor/r;
    %assign/vec4 v0x9c7fd48_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x9c7fc48;
T_3 ;
    %delay 130000, 0;
    %load/vec4 v0x9c7fdb0_0;
    %addi 1, 0, 96;
    %assign/vec4 v0x9c7fdb0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x9c81550;
T_4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9c7f8e0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x9c81550;
T_5 ;
    %wait E_0x9c81690;
    %load/vec4 v0x9c7f8e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x9c7fa18_0;
    %assign/vec4 v0x9c7f958_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c7f780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c816b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9c7fa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c7faf8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c7f810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c7f878_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c7f640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9c7f6a8_0, 0;
    %jmp T_5.1;
T_5.1 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x9c82750;
T_6 ;
    %vpi_call 2 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x9c82750 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "TransicionEstados.v";
    "Probador.v";
