# ACCEL-v1: INT8 CNN Accelerator

A high-performance INT8 CNN accelerator implemented with a row-stationary systolic array architecture, designed for FPGA deployment. This project demonstrates end-to-end deep learning inference acceleration from algorithm to hardware implementation.

## üöÄ Key Features

- **INT8 Quantized CNN Accelerator** with systolic array compute engine
- **Row-stationary dataflow** optimized for CNN workloads
- **Double-buffered SRAM controller** for efficient memory access
- **UART-based CSR interface** for host communication and control
- **Complete MNIST CNN implementation** with training and inference
- **Comprehensive verification** with Python golden models
- **FPGA-ready design** with synthesis and timing closure on Cyclone V

## üìã Architecture Overview

### Core Components

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ   Host System   ‚îÇ‚óÑ‚îÄ‚îÄ‚ñ∫‚îÇ   UART Interface ‚îÇ‚óÑ‚îÄ‚îÄ‚ñ∫‚îÇ   CSR Control   ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                                         ‚îÇ
                                                         ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ  Weight Buffer  ‚îÇ‚îÄ‚îÄ‚ñ∫‚îÇ  Systolic Array  ‚îÇ‚óÑ‚îÄ‚îÄ‚ñ∫‚îÇ Activation Buf  ‚îÇ
‚îÇ   (INT8 Wgts)   ‚îÇ    ‚îÇ   (N√óM PEs)      ‚îÇ    ‚îÇ  (INT8 Acts)    ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                ‚îÇ
                                ‚ñº
                       ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                       ‚îÇ Output Pipeline ‚îÇ
                       ‚îÇ (Clamp/Shift)   ‚îÇ
                       ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### Dataflow Architecture
- **Weights**: Pre-quantized INT8 values streamed into weight buffer
- **Activations**: Im2col-transformed tiles loaded as INT8 into activation buffer  
- **Compute**: Systolic array with INT32 accumulators for high precision
- **Post-processing**: Quantization with clamp/shift operations
- **Output**: INT8 results returned via UART interface

## üóÇÔ∏è Project Structure

```
accel v1/
‚îú‚îÄ‚îÄ data/                    # Training data and model checkpoints
‚îÇ   ‚îú‚îÄ‚îÄ checkpoints/         # Trained MNIST models
‚îÇ   ‚îî‚îÄ‚îÄ MNIST/              # MNIST dataset
‚îú‚îÄ‚îÄ docs/                   # Architecture and design documentation
‚îÇ   ‚îú‚îÄ‚îÄ ARCHITECTURE.md     # Detailed system architecture
‚îÇ   ‚îú‚îÄ‚îÄ QUANTIZATION.md     # INT8 quantization methodology
‚îÇ   ‚îú‚îÄ‚îÄ VERIFICATION.md     # Verification and testing strategy
‚îÇ   ‚îî‚îÄ‚îÄ HOST_RS_TILER.md    # üìö Complete Host RS Tiler Documentation
‚îú‚îÄ‚îÄ python/                 # üöÄ Host software and golden models
‚îÇ   ‚îú‚îÄ‚îÄ host_uart/          # üéØ HOST RS TILER (Production Ready)
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ run_gemm.py     # Main Host RS Tiler implementation
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ uart_driver.py  # UART communication layer
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ csr_map.py      # CSR register definitions
‚îÇ   ‚îú‚îÄ‚îÄ tests/              # üß™ Comprehensive test suite (26 tests - 100%)
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ test_integration.py # Complete validation framework
‚îÇ   ‚îú‚îÄ‚îÄ golden_models/      # Reference implementations
‚îÇ   ‚îú‚îÄ‚îÄ MNIST CNN/          # CNN training and inference
‚îÇ   ‚îî‚îÄ‚îÄ utils/              # Utility functions
‚îú‚îÄ‚îÄ verilog/                # RTL implementation
‚îÇ   ‚îú‚îÄ‚îÄ systolic/           # Systolic array modules
‚îÇ   ‚îú‚îÄ‚îÄ buffer/             # Memory interface modules
‚îÇ   ‚îú‚îÄ‚îÄ control/            # Control and CSR modules
‚îÇ   ‚îú‚îÄ‚îÄ uart/               # UART communication
‚îÇ   ‚îî‚îÄ‚îÄ top/                # Top-level integration
‚îú‚îÄ‚îÄ tb/                     # Testbenches and verification
‚îÇ   ‚îú‚îÄ‚îÄ integration/        # System-level testbenches
‚îÇ   ‚îú‚îÄ‚îÄ unit/               # Module-level testbenches
‚îÇ   ‚îî‚îÄ‚îÄ uart/               # UART protocol verification
‚îî‚îÄ‚îÄ tests/                  # C++ verification framework
    ‚îú‚îÄ‚îÄ unit/               # Unit tests
    ‚îú‚îÄ‚îÄ integration/        # Integration tests
    ‚îî‚îÄ‚îÄ verilator/          # Verilator-based simulation
```

## ‚ú® NEW: Host RS Tiler - Production Ready!

### üéØ **Complete Host-Side Software Stack**

The ACCEL-v1 project now includes a **production-ready Host RS (Row-Stationary) Tiler** that provides complete orchestration for matrix multiplication operations on the systolic array accelerator.

**Key Features:**
- **üîÑ Row-Stationary Dataflow:** Optimized for systolic array efficiency
- **üì° UART Communication:** Robust packet-based protocol with CRC validation
- **üß© Matrix Tiling:** Automatic partitioning for arbitrary matrix dimensions
- **üß™ 100% Test Coverage:** 26 comprehensive tests validating all functionality
- **‚ö° Performance Optimized:** Efficient bandwidth utilization and PE utilization

**Quick Start:**
```bash
# Navigate to host software
cd "accel v1/python/host_uart"

# Run golden model verification (no hardware required)
python run_gemm.py --verify-only --M 8 --N 8 --K 8 --verbose

# Execute comprehensive test suite
cd ../tests
python test_integration.py --verbose  # 26/26 tests passing!

# Run on real hardware
cd ../host_uart
python run_gemm.py --M 16 --N 16 --K 16 --Tm 4 --Tn 4 --Tk 4 --verbose
```

üìö **[Complete Documentation](docs/HOST_RS_TILER.md)** | üß™ **[Test Results](accel%20v1/python/tests/test_integration.py)** | üöÄ **[Quick Start Guide](accel%20v1/python/README.md)**

---

## üõ†Ô∏è Getting Started

### Prerequisites

- **Hardware**: Cyclone V FPGA development board (or compatible)
- **Software**: 
  - Quartus Prime (for FPGA synthesis)
  - ModelSim/QuestaSim (for simulation)
  - Python 3.8+ with PyTorch
  - CMake 3.10+
  - GCC/Clang compiler

### Quick Start

1. **Clone the repository**
   ```bash
   git clone https://github.com/joshuathomascarter/ACCEL-v1.git
   cd ACCEL-v1
   ```

2. **Install Python dependencies**
   ```bash
   cd "accel v1/python"
   pip install torch torchvision numpy matplotlib
   ```

3. **Train the MNIST CNN model**
   ```bash
   cd "MNIST CNN"
   python train_mnist.py
   ```

4. **Run software tests**
   ```bash
   cd ../../scripts
   ./run_tests.sh
   ```

5. **Run RTL simulation**
   ```bash
   cd ../tb/integration
   # Use your preferred simulator (ModelSim, QuestaSim, etc.)
   ```

## üßÆ Quantization Scheme

The accelerator uses **symmetric INT8 quantization**:

- **Format**: 8-bit signed integers with symmetric range
- **Scale factors**: Per-tensor quantization scale `S`
- **Zero point**: Always 0 (symmetric quantization)
- **Calibration**: Min/max percentile-based range estimation
- **Math**: `y = clamp(round((x_fp32 / Sx) * (W_fp32 / Sw)) * Sacc) >> shift`

## üîß Hardware Implementation

### Systolic Array Design
- **Processing Elements (PEs)**: INT8√óINT8 ‚Üí INT32 MAC units
- **Dataflow**: Row-stationary with weight reuse
- **Scalability**: Configurable N√óM array dimensions
- **Pipeline**: Multi-stage with optimal throughput

### Memory Hierarchy
- **Weight Buffer**: Dedicated SRAM for filter weights
- **Activation Buffer**: Double-buffered input feature maps
- **Output Buffer**: Post-processed results staging

### Interface Protocol
- **UART**: 8N1 format at configurable baud rate
- **Framing**: `[HEADER|PAYLOAD|CRC]` structure
- **CSR Map**: Memory-mapped control and status registers

## üìä Performance Results

- **FPGA Target**: Cyclone V (5CGXFC7C7F23C8)
- **Operating Frequency**: 100 MHz (achieved timing closure)
- **Resource Utilization**: 
  - Logic Elements: ~15K (optimized for area)
  - Memory Blocks: 85% (double-buffered design)
  - DSP Blocks: 90% (dedicated MAC units)

## üß™ Verification Strategy

### Multi-level Testing
1. **Unit Tests**: Individual component verification
2. **Integration Tests**: System-level functionality
3. **Golden Model**: Bit-accurate Python reference
4. **FPGA Validation**: Hardware-in-the-loop testing

### Test Coverage
- Functional verification of all modules
- Corner case and edge condition testing
- Performance benchmarking and timing analysis
- Power consumption characterization

## üìö Documentation

- [`HOST_RS_TILER.md`](docs/HOST_RS_TILER.md) - Complete Host RS Tiler implementation guide
- [`PROJECT_COMPLETION_SUMMARY.md`](docs/PROJECT_COMPLETION_SUMMARY.md) - Project status summary
- Hardware docs in `accel v1/docs/` - Basic documentation stubs (minimal coverage)

## ü§ù Contributing

Contributions are welcome! Please feel free to submit pull requests or open issues for:
- Performance optimizations
- Additional CNN layer support
- Enhanced quantization schemes
- Documentation improvements

## üìÑ License

This project is open source and available under the [MIT License](LICENSE).

## üèÜ Achievements

- ‚úÖ Complete end-to-end CNN accelerator implementation
- ‚úÖ Successful FPGA synthesis and timing closure
- ‚úÖ Bit-accurate functional verification
- ‚úÖ Optimized INT8 quantization with minimal accuracy loss
- ‚úÖ Scalable systolic array architecture
- ‚úÖ Production-ready UART communication protocol

---

**Note**: This accelerator is designed for educational and research purposes, demonstrating modern CNN acceleration techniques and FPGA implementation best practices.
