INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jstine/vivado/Demo2/Demo2.srcs/sources_1/imports/vivado/digit2segments.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit2segments
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jstine/vivado/Demo2/Demo2.srcs/sources_1/imports/vivado/segment_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jstine/vivado/Demo2/Demo2.srcs/sources_1/new/top_demo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jstine/vivado/Demo2/Demo2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
