// Seed: 2145825480
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input uwire id_2,
    input wire id_3,
    output wor id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    output supply1 id_13,
    input supply1 id_14,
    output tri id_15
    , id_22,
    input tri0 id_16,
    input tri0 id_17,
    output tri0 id_18,
    input supply0 id_19,
    input uwire id_20
);
  wire id_23;
  assign id_22 = 1;
endmodule
module module_1 (
    output wand void id_0,
    output tri1 id_1,
    input logic id_2,
    output supply1 id_3,
    output tri1 id_4,
    output logic id_5,
    output uwire id_6,
    input supply1 id_7
);
  always_ff @(id_7) id_5 <= id_2;
  module_0(
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_4,
      id_7,
      id_7,
      id_3,
      id_3,
      id_0,
      id_7,
      id_7,
      id_3,
      id_7,
      id_6,
      id_7,
      id_7,
      id_3,
      id_7,
      id_7
  );
endmodule
