
Zone3_LOCAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2cc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800c3e0  0800c3e0  0000d3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c814  0800c814  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c814  0800c814  0000d814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c81c  0800c81c  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c81c  0800c81c  0000d81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c820  0800c820  0000d820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c824  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d44  200001dc  0800ca00  0000e1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f20  0800ca00  0000ef20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018990  00000000  00000000  0000e205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003934  00000000  00000000  00026b95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f8  00000000  00000000  0002a4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000110e  00000000  00000000  0002bac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a5e4  00000000  00000000  0002cbd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018bd9  00000000  00000000  000471ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095f1f  00000000  00000000  0005fd93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5cb2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cf8  00000000  00000000  000f5cf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000fc9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c3c4 	.word	0x0800c3c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800c3c4 	.word	0x0800c3c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <Init_Accel>:
static const float alpha = 0.2f;

float ax, ay, az;


void Init_Accel(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	@ 0x30
 8000f94:	af04      	add	r7, sp, #16

	  uint8_t val;
	  // 
	  val = 0x00; // 0000 1000 -> Measur .
 8000f96:	2300      	movs	r3, #0
 8000f98:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_POWER_CTL, 1, &val, 1, 100);
 8000f9a:	2364      	movs	r3, #100	@ 0x64
 8000f9c:	9302      	str	r3, [sp, #8]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	1c7b      	adds	r3, r7, #1
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	222d      	movs	r2, #45	@ 0x2d
 8000faa:	21a6      	movs	r1, #166	@ 0xa6
 8000fac:	4885      	ldr	r0, [pc, #532]	@ (80011c4 <Init_Accel+0x234>)
 8000fae:	f003 f947 	bl	8004240 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f001 fbcc 	bl	8002750 <HAL_Delay>

	  val = 0x08; // 0000 1000 -> Measur .
 8000fb8:	2308      	movs	r3, #8
 8000fba:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_POWER_CTL, 1, &val, 1, 100);
 8000fbc:	2364      	movs	r3, #100	@ 0x64
 8000fbe:	9302      	str	r3, [sp, #8]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	9301      	str	r3, [sp, #4]
 8000fc4:	1c7b      	adds	r3, r7, #1
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	222d      	movs	r2, #45	@ 0x2d
 8000fcc:	21a6      	movs	r1, #166	@ 0xa6
 8000fce:	487d      	ldr	r0, [pc, #500]	@ (80011c4 <Init_Accel+0x234>)
 8000fd0:	f003 f936 	bl	8004240 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8000fd4:	200a      	movs	r0, #10
 8000fd6:	f001 fbbb 	bl	8002750 <HAL_Delay>

	  //  +-2g, FULL-RES
	  val = 0x08;
 8000fda:	2308      	movs	r3, #8
 8000fdc:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATA_FORMAT, 1, &val, 1, 100);
 8000fde:	2364      	movs	r3, #100	@ 0x64
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	1c7b      	adds	r3, r7, #1
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2301      	movs	r3, #1
 8000fec:	2231      	movs	r2, #49	@ 0x31
 8000fee:	21a6      	movs	r1, #166	@ 0xa6
 8000ff0:	4874      	ldr	r0, [pc, #464]	@ (80011c4 <Init_Accel+0x234>)
 8000ff2:	f003 f925 	bl	8004240 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8000ff6:	200a      	movs	r0, #10
 8000ff8:	f001 fbaa 	bl	8002750 <HAL_Delay>

	  // 100Hz - 0x0A
	  val = 0x09; //09 25Hz -> 1/25 = 40ms
 8000ffc:	2309      	movs	r3, #9
 8000ffe:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_BW_RATE, 1, &val, 1, 100);
 8001000:	2364      	movs	r3, #100	@ 0x64
 8001002:	9302      	str	r3, [sp, #8]
 8001004:	2301      	movs	r3, #1
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	1c7b      	adds	r3, r7, #1
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2301      	movs	r3, #1
 800100e:	222c      	movs	r2, #44	@ 0x2c
 8001010:	21a6      	movs	r1, #166	@ 0xa6
 8001012:	486c      	ldr	r0, [pc, #432]	@ (80011c4 <Init_Accel+0x234>)
 8001014:	f003 f914 	bl	8004240 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 8001018:	200a      	movs	r0, #10
 800101a:	f001 fb99 	bl	8002750 <HAL_Delay>

	  //  = INT1
	  val = 0x00;
 800101e:	2300      	movs	r3, #0
 8001020:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_INT_MAP, 1, &val, 1, 100);
 8001022:	2364      	movs	r3, #100	@ 0x64
 8001024:	9302      	str	r3, [sp, #8]
 8001026:	2301      	movs	r3, #1
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	1c7b      	adds	r3, r7, #1
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2301      	movs	r3, #1
 8001030:	222f      	movs	r2, #47	@ 0x2f
 8001032:	21a6      	movs	r1, #166	@ 0xa6
 8001034:	4863      	ldr	r0, [pc, #396]	@ (80011c4 <Init_Accel+0x234>)
 8001036:	f003 f903 	bl	8004240 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 800103a:	200a      	movs	r0, #10
 800103c:	f001 fb88 	bl	8002750 <HAL_Delay>

	  //  Enable
	  val = 0x80;
 8001040:	2380      	movs	r3, #128	@ 0x80
 8001042:	707b      	strb	r3, [r7, #1]
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_ADDR, ADXL_INT_ENABLE, 1, &val, 1, 100);
 8001044:	2364      	movs	r3, #100	@ 0x64
 8001046:	9302      	str	r3, [sp, #8]
 8001048:	2301      	movs	r3, #1
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	1c7b      	adds	r3, r7, #1
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	222e      	movs	r2, #46	@ 0x2e
 8001054:	21a6      	movs	r1, #166	@ 0xa6
 8001056:	485b      	ldr	r0, [pc, #364]	@ (80011c4 <Init_Accel+0x234>)
 8001058:	f003 f8f2 	bl	8004240 <HAL_I2C_Mem_Write>
	  HAL_Delay(10);
 800105c:	200a      	movs	r0, #10
 800105e:	f001 fb77 	bl	8002750 <HAL_Delay>


    //  
    float ax_sum = 0, ay_sum = 0, az_sum = 0;
 8001062:	f04f 0300 	mov.w	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	61bb      	str	r3, [r7, #24]
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
    const int SAMPLES = 1000;
 8001074:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001078:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < 500; i++) { //   
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	e012      	b.n	80010a6 <Init_Accel+0x116>
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATAX0, I2C_MEMADD_SIZE_8BIT, accel_buf, 6, HAL_MAX_DELAY);
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2306      	movs	r3, #6
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	4b4f      	ldr	r3, [pc, #316]	@ (80011c8 <Init_Accel+0x238>)
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	2232      	movs	r2, #50	@ 0x32
 8001092:	21a6      	movs	r1, #166	@ 0xa6
 8001094:	484b      	ldr	r0, [pc, #300]	@ (80011c4 <Init_Accel+0x234>)
 8001096:	f003 f9cd 	bl	8004434 <HAL_I2C_Mem_Read>
        HAL_Delay(1);
 800109a:	2001      	movs	r0, #1
 800109c:	f001 fb58 	bl	8002750 <HAL_Delay>
    for (int i = 0; i < 500; i++) { //   
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	3301      	adds	r3, #1
 80010a4:	613b      	str	r3, [r7, #16]
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80010ac:	dbe8      	blt.n	8001080 <Init_Accel+0xf0>
    }

    //  
    for (int i = 0; i < SAMPLES; i++) { //  
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	e054      	b.n	800115e <Init_Accel+0x1ce>
        HAL_I2C_Mem_Read(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATAX0,
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2306      	movs	r3, #6
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	4b42      	ldr	r3, [pc, #264]	@ (80011c8 <Init_Accel+0x238>)
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	2232      	movs	r2, #50	@ 0x32
 80010c6:	21a6      	movs	r1, #166	@ 0xa6
 80010c8:	483e      	ldr	r0, [pc, #248]	@ (80011c4 <Init_Accel+0x234>)
 80010ca:	f003 f9b3 	bl	8004434 <HAL_I2C_Mem_Read>
                         I2C_MEMADD_SIZE_8BIT, accel_buf, 6, HAL_MAX_DELAY);
        int16_t rx = (int16_t)((accel_buf[1] << 8) | accel_buf[0]);
 80010ce:	4b3e      	ldr	r3, [pc, #248]	@ (80011c8 <Init_Accel+0x238>)
 80010d0:	785b      	ldrb	r3, [r3, #1]
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	021b      	lsls	r3, r3, #8
 80010d6:	b21a      	sxth	r2, r3
 80010d8:	4b3b      	ldr	r3, [pc, #236]	@ (80011c8 <Init_Accel+0x238>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	80fb      	strh	r3, [r7, #6]
        int16_t ry = (int16_t)((accel_buf[3] << 8) | accel_buf[2]);
 80010e2:	4b39      	ldr	r3, [pc, #228]	@ (80011c8 <Init_Accel+0x238>)
 80010e4:	78db      	ldrb	r3, [r3, #3]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	4b36      	ldr	r3, [pc, #216]	@ (80011c8 <Init_Accel+0x238>)
 80010ee:	789b      	ldrb	r3, [r3, #2]
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	4313      	orrs	r3, r2
 80010f4:	80bb      	strh	r3, [r7, #4]
        int16_t rz = (int16_t)((accel_buf[5] << 8) | accel_buf[4]);
 80010f6:	4b34      	ldr	r3, [pc, #208]	@ (80011c8 <Init_Accel+0x238>)
 80010f8:	795b      	ldrb	r3, [r3, #5]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	b21a      	sxth	r2, r3
 8001100:	4b31      	ldr	r3, [pc, #196]	@ (80011c8 <Init_Accel+0x238>)
 8001102:	791b      	ldrb	r3, [r3, #4]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	807b      	strh	r3, [r7, #2]

        ax_sum += rx;
 800110a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fd74 	bl	8000bfc <__aeabi_i2f>
 8001114:	4603      	mov	r3, r0
 8001116:	4619      	mov	r1, r3
 8001118:	69f8      	ldr	r0, [r7, #28]
 800111a:	f7ff fcbb 	bl	8000a94 <__addsf3>
 800111e:	4603      	mov	r3, r0
 8001120:	61fb      	str	r3, [r7, #28]
        ay_sum += ry;
 8001122:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fd68 	bl	8000bfc <__aeabi_i2f>
 800112c:	4603      	mov	r3, r0
 800112e:	4619      	mov	r1, r3
 8001130:	69b8      	ldr	r0, [r7, #24]
 8001132:	f7ff fcaf 	bl	8000a94 <__addsf3>
 8001136:	4603      	mov	r3, r0
 8001138:	61bb      	str	r3, [r7, #24]
        az_sum += rz;
 800113a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fd5c 	bl	8000bfc <__aeabi_i2f>
 8001144:	4603      	mov	r3, r0
 8001146:	4619      	mov	r1, r3
 8001148:	6978      	ldr	r0, [r7, #20]
 800114a:	f7ff fca3 	bl	8000a94 <__addsf3>
 800114e:	4603      	mov	r3, r0
 8001150:	617b      	str	r3, [r7, #20]
        HAL_Delay(1);
 8001152:	2001      	movs	r0, #1
 8001154:	f001 fafc 	bl	8002750 <HAL_Delay>
    for (int i = 0; i < SAMPLES; i++) { //  
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	429a      	cmp	r2, r3
 8001164:	dba6      	blt.n	80010b4 <Init_Accel+0x124>
    }

    //  
    ax_offset = ax_sum / (float)SAMPLES;
 8001166:	68b8      	ldr	r0, [r7, #8]
 8001168:	f7ff fd48 	bl	8000bfc <__aeabi_i2f>
 800116c:	4603      	mov	r3, r0
 800116e:	4619      	mov	r1, r3
 8001170:	69f8      	ldr	r0, [r7, #28]
 8001172:	f7ff fe4b 	bl	8000e0c <__aeabi_fdiv>
 8001176:	4603      	mov	r3, r0
 8001178:	461a      	mov	r2, r3
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <Init_Accel+0x23c>)
 800117c:	601a      	str	r2, [r3, #0]
    ay_offset = ay_sum / (float)SAMPLES;
 800117e:	68b8      	ldr	r0, [r7, #8]
 8001180:	f7ff fd3c 	bl	8000bfc <__aeabi_i2f>
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	69b8      	ldr	r0, [r7, #24]
 800118a:	f7ff fe3f 	bl	8000e0c <__aeabi_fdiv>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <Init_Accel+0x240>)
 8001194:	601a      	str	r2, [r3, #0]
    az_offset = (az_sum / (float)SAMPLES) - 256.0f;
 8001196:	68b8      	ldr	r0, [r7, #8]
 8001198:	f7ff fd30 	bl	8000bfc <__aeabi_i2f>
 800119c:	4603      	mov	r3, r0
 800119e:	4619      	mov	r1, r3
 80011a0:	6978      	ldr	r0, [r7, #20]
 80011a2:	f7ff fe33 	bl	8000e0c <__aeabi_fdiv>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fc6f 	bl	8000a90 <__aeabi_fsub>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <Init_Accel+0x244>)
 80011b8:	601a      	str	r2, [r3, #0]
}
 80011ba:	bf00      	nop
 80011bc:	3720      	adds	r7, #32
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000240 	.word	0x20000240
 80011c8:	200001f8 	.word	0x200001f8
 80011cc:	20000200 	.word	0x20000200
 80011d0:	20000204 	.word	0x20000204
 80011d4:	20000208 	.word	0x20000208

080011d8 <Read_Accel>:

//DMA  
void Read_Accel(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af02      	add	r7, sp, #8
    HAL_I2C_Mem_Read_DMA(&hi2c1, ADXL345_I2C_ADDR, ADXL_REG_DATAX0,
 80011de:	2306      	movs	r3, #6
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <Read_Accel+0x20>)
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2301      	movs	r3, #1
 80011e8:	2232      	movs	r2, #50	@ 0x32
 80011ea:	21a6      	movs	r1, #166	@ 0xa6
 80011ec:	4803      	ldr	r0, [pc, #12]	@ (80011fc <Read_Accel+0x24>)
 80011ee:	f003 fb95 	bl	800491c <HAL_I2C_Mem_Read_DMA>
                         I2C_MEMADD_SIZE_8BIT, accel_buf, 6);
}
 80011f2:	bf00      	nop
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200001f8 	.word	0x200001f8
 80011fc:	20000240 	.word	0x20000240

08001200 <Accel_ProcessData>:

//DMA  
void Accel_ProcessData(void) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
    int16_t raw_ax = (int16_t)((accel_buf[1] << 8) | accel_buf[0]);
 8001206:	4b31      	ldr	r3, [pc, #196]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001208:	785b      	ldrb	r3, [r3, #1]
 800120a:	b21b      	sxth	r3, r3
 800120c:	021b      	lsls	r3, r3, #8
 800120e:	b21a      	sxth	r2, r3
 8001210:	4b2e      	ldr	r3, [pc, #184]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b21b      	sxth	r3, r3
 8001216:	4313      	orrs	r3, r2
 8001218:	81fb      	strh	r3, [r7, #14]
    int16_t raw_ay = (int16_t)((accel_buf[3] << 8) | accel_buf[2]);
 800121a:	4b2c      	ldr	r3, [pc, #176]	@ (80012cc <Accel_ProcessData+0xcc>)
 800121c:	78db      	ldrb	r3, [r3, #3]
 800121e:	b21b      	sxth	r3, r3
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21a      	sxth	r2, r3
 8001224:	4b29      	ldr	r3, [pc, #164]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	b21b      	sxth	r3, r3
 800122a:	4313      	orrs	r3, r2
 800122c:	81bb      	strh	r3, [r7, #12]
    int16_t raw_az = (int16_t)((accel_buf[5] << 8) | accel_buf[4]);
 800122e:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <Accel_ProcessData+0xcc>)
 8001230:	795b      	ldrb	r3, [r3, #5]
 8001232:	b21b      	sxth	r3, r3
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	b21a      	sxth	r2, r3
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <Accel_ProcessData+0xcc>)
 800123a:	791b      	ldrb	r3, [r3, #4]
 800123c:	b21b      	sxth	r3, r3
 800123e:	4313      	orrs	r3, r2
 8001240:	817b      	strh	r3, [r7, #10]

    //4 mg/LSB
    float scale_g_per_lsb = 0.004f;
 8001242:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <Accel_ProcessData+0xd0>)
 8001244:	607b      	str	r3, [r7, #4]

    //   + g 
    ax = (raw_ax - ax_offset) * scale_g_per_lsb;
 8001246:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff fcd6 	bl	8000bfc <__aeabi_i2f>
 8001250:	4602      	mov	r2, r0
 8001252:	4b20      	ldr	r3, [pc, #128]	@ (80012d4 <Accel_ProcessData+0xd4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	4610      	mov	r0, r2
 800125a:	f7ff fc19 	bl	8000a90 <__aeabi_fsub>
 800125e:	4603      	mov	r3, r0
 8001260:	6879      	ldr	r1, [r7, #4]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fd1e 	bl	8000ca4 <__aeabi_fmul>
 8001268:	4603      	mov	r3, r0
 800126a:	461a      	mov	r2, r3
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <Accel_ProcessData+0xd8>)
 800126e:	601a      	str	r2, [r3, #0]
    ay = (raw_ay - ay_offset) * scale_g_per_lsb;
 8001270:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fcc1 	bl	8000bfc <__aeabi_i2f>
 800127a:	4602      	mov	r2, r0
 800127c:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <Accel_ProcessData+0xdc>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4619      	mov	r1, r3
 8001282:	4610      	mov	r0, r2
 8001284:	f7ff fc04 	bl	8000a90 <__aeabi_fsub>
 8001288:	4603      	mov	r3, r0
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fd09 	bl	8000ca4 <__aeabi_fmul>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <Accel_ProcessData+0xe0>)
 8001298:	601a      	str	r2, [r3, #0]
    az = (raw_az - az_offset) * scale_g_per_lsb;
 800129a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fcac 	bl	8000bfc <__aeabi_i2f>
 80012a4:	4602      	mov	r2, r0
 80012a6:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <Accel_ProcessData+0xe4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	4610      	mov	r0, r2
 80012ae:	f7ff fbef 	bl	8000a90 <__aeabi_fsub>
 80012b2:	4603      	mov	r3, r0
 80012b4:	6879      	ldr	r1, [r7, #4]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fcf4 	bl	8000ca4 <__aeabi_fmul>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <Accel_ProcessData+0xe8>)
 80012c2:	601a      	str	r2, [r3, #0]

    ax = filtered_ax;
    ay = filtered_ay;
    az = filtered_az;
    */
}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200001f8 	.word	0x200001f8
 80012d0:	3b83126f 	.word	0x3b83126f
 80012d4:	20000200 	.word	0x20000200
 80012d8:	2000020c 	.word	0x2000020c
 80012dc:	20000204 	.word	0x20000204
 80012e0:	20000210 	.word	0x20000210
 80012e4:	20000208 	.word	0x20000208
 80012e8:	20000214 	.word	0x20000214

080012ec <crc_xor>:
#define FLAG_I2C_DMA_COMPLETE		0x2222



/* util: XOR CRC (0..5) */
static uint8_t crc_xor(const uint8_t *p, int n) {
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint8_t c = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < n; i++) c ^= p[i];
 80012fa:	2300      	movs	r3, #0
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	e009      	b.n	8001314 <crc_xor+0x28>
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	781a      	ldrb	r2, [r3, #0]
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	4053      	eors	r3, r2
 800130c:	73fb      	strb	r3, [r7, #15]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	3301      	adds	r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	dbf1      	blt.n	8001300 <crc_xor+0x14>
  return c;
 800131c:	7bfb      	ldrb	r3, [r7, #15]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <HAL_SPI_TxRxCpltCallback>:
}SPI_Buffer_t;

volatile uint8_t cnt = 0;


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) //   SPI  
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a06      	ldr	r2, [pc, #24]	@ (8001350 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d106      	bne.n	8001348 <HAL_SPI_TxRxCpltCallback+0x20>
    {
    	osThreadFlagsSet(LEDHandle, FLAG_SPI_DMA_COMPLETE);
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f241 1111 	movw	r1, #4369	@ 0x1111
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fbf4 	bl	8006b30 <osThreadFlagsSet>
    }
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40013000 	.word	0x40013000
 8001354:	20000448 	.word	0x20000448

08001358 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a06      	ldr	r2, [pc, #24]	@ (8001380 <HAL_SPI_ErrorCallback+0x28>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d106      	bne.n	8001378 <HAL_SPI_ErrorCallback+0x20>
    {
    	osThreadFlagsSet(LEDHandle, FLAG_SPI_DMA_COMPLETE);
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_SPI_ErrorCallback+0x2c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f241 1111 	movw	r1, #4369	@ 0x1111
 8001372:	4618      	mov	r0, r3
 8001374:	f005 fbdc 	bl	8006b30 <osThreadFlagsSet>
    }
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40013000 	.word	0x40013000
 8001384:	20000448 	.word	0x20000448

08001388 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <HAL_I2C_MemRxCpltCallback+0x28>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d106      	bne.n	80013a8 <HAL_I2C_MemRxCpltCallback+0x20>
        osThreadFlagsSet(AccelHandle, FLAG_I2C_DMA_COMPLETE);
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_I2C_MemRxCpltCallback+0x2c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f242 2122 	movw	r1, #8738	@ 0x2222
 80013a2:	4618      	mov	r0, r3
 80013a4:	f005 fbc4 	bl	8006b30 <osThreadFlagsSet>
    }
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40005400 	.word	0x40005400
 80013b4:	2000044c 	.word	0x2000044c

080013b8 <CAN_ERR_HANDLE>:
uint8_t global_tx_counter = 0;
volatile uint8_t FLAG_HEART_BEAT = 0;
volatile uint8_t FLAG_ISOLATION = 0;
volatile uint8_t FLAG_CAN_STOP = 0;

void CAN_ERR_HANDLE(uint32_t ID, CAN_Err_Type type){ //,   
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
	switch(ID){
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d021      	beq.n	8001412 <CAN_ERR_HANDLE+0x5a>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80013d4:	d224      	bcs.n	8001420 <CAN_ERR_HANDLE+0x68>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b04      	cmp	r3, #4
 80013da:	d009      	beq.n	80013f0 <CAN_ERR_HANDLE+0x38>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b12      	cmp	r3, #18
 80013e0:	d11e      	bne.n	8001420 <CAN_ERR_HANDLE+0x68>
	case ID_3_ACC:
		if(type == ERR_TYPE_TX_FAIL){
 80013e2:	78fb      	ldrb	r3, [r7, #3]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d11d      	bne.n	8001424 <CAN_ERR_HANDLE+0x6c>
			state_global = BROKEN_SELF;;
 80013e8:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <CAN_ERR_HANDLE+0x80>)
 80013ea:	2240      	movs	r2, #64	@ 0x40
 80013ec:	701a      	strb	r2, [r3, #0]
		}
		break;
 80013ee:	e019      	b.n	8001424 <CAN_ERR_HANDLE+0x6c>

	case ID_CENTRAL_STATUS:
		can_rx_err_cnt.central++;
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <CAN_ERR_HANDLE+0x84>)
 80013f2:	791b      	ldrb	r3, [r3, #4]
 80013f4:	3301      	adds	r3, #1
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	4b10      	ldr	r3, [pc, #64]	@ (800143c <CAN_ERR_HANDLE+0x84>)
 80013fa:	711a      	strb	r2, [r3, #4]
		if(can_rx_err_cnt.central>=20 || type == ERR_TYPE_RX_TIMEOUT){
 80013fc:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <CAN_ERR_HANDLE+0x84>)
 80013fe:	791b      	ldrb	r3, [r3, #4]
 8001400:	2b13      	cmp	r3, #19
 8001402:	d802      	bhi.n	800140a <CAN_ERR_HANDLE+0x52>
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d10e      	bne.n	8001428 <CAN_ERR_HANDLE+0x70>
			state_global = CENTRAL_DOWN;
 800140a:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <CAN_ERR_HANDLE+0x80>)
 800140c:	2220      	movs	r2, #32
 800140e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001410:	e00a      	b.n	8001428 <CAN_ERR_HANDLE+0x70>

	case ID_HARDWARE_ERR:
		if(type == ERR_TYPE_HW){
 8001412:	78fb      	ldrb	r3, [r7, #3]
 8001414:	2b03      	cmp	r3, #3
 8001416:	d109      	bne.n	800142c <CAN_ERR_HANDLE+0x74>
			state_global = BROKEN_SELF;
 8001418:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <CAN_ERR_HANDLE+0x80>)
 800141a:	2240      	movs	r2, #64	@ 0x40
 800141c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800141e:	e005      	b.n	800142c <CAN_ERR_HANDLE+0x74>

	default:
		break;
 8001420:	bf00      	nop
 8001422:	e004      	b.n	800142e <CAN_ERR_HANDLE+0x76>
		break;
 8001424:	bf00      	nop
 8001426:	e002      	b.n	800142e <CAN_ERR_HANDLE+0x76>
		break;
 8001428:	bf00      	nop
 800142a:	e000      	b.n	800142e <CAN_ERR_HANDLE+0x76>
		break;
 800142c:	bf00      	nop
	}
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	20000000 	.word	0x20000000
 800143c:	2000046c 	.word	0x2000046c

08001440 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08e      	sub	sp, #56	@ 0x38
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    CAN_Payload_t payload = {0};
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, payload.bytes) == HAL_OK){
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	f107 0214 	add.w	r2, r7, #20
 800145a:	2100      	movs	r1, #0
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f001 fcef 	bl	8002e40 <HAL_CAN_GetRxMessage>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	f040 80a8 	bne.w	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
    	if(rxHeader.IDE == CAN_ID_STD){
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	2b00      	cmp	r3, #0
 800146e:	f040 80a4 	bne.w	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
		uint8_t received_sum = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			for(int i = 0; i<7; i++){ // Checksum
 8001478:	2300      	movs	r3, #0
 800147a:	633b      	str	r3, [r7, #48]	@ 0x30
 800147c:	e00c      	b.n	8001498 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
				received_sum += payload.bytes[i];
 800147e:	f107 020c 	add.w	r2, r7, #12
 8001482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001484:	4413      	add	r3, r2
 8001486:	781a      	ldrb	r2, [r3, #0]
 8001488:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800148c:	4413      	add	r3, r2
 800148e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			for(int i = 0; i<7; i++){ // Checksum
 8001492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001494:	3301      	adds	r3, #1
 8001496:	633b      	str	r3, [r7, #48]	@ 0x30
 8001498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800149a:	2b06      	cmp	r3, #6
 800149c:	ddef      	ble.n	800147e <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
			}
			if(received_sum != payload.bytes[7]) { // 16 32  
 800149e:	7cfb      	ldrb	r3, [r7, #19]
 80014a0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d005      	beq.n	80014b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
				CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_CHKSUM);
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	2104      	movs	r1, #4
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ff83 	bl	80013b8 <CAN_ERR_HANDLE>
				return; //    ,  
 80014b2:	e082      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
			}
			//   
			switch(rxHeader.StdId){
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d054      	beq.n	8001564 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d87d      	bhi.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d002      	beq.n	80014c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d027      	beq.n	8001516 <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
 80014c6:	e078      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
			case ID_CENTRAL_MOTOR_ERR:
				if (payload.data16.counter == last_counter.central) {
 80014c8:	7cba      	ldrb	r2, [r7, #18]
 80014ca:	4b3d      	ldr	r3, [pc, #244]	@ (80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80014cc:	791b      	ldrb	r3, [r3, #4]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d10f      	bne.n	80014f2 <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
					if (++stuck_counter.central > 5) {
 80014d2:	4b3c      	ldr	r3, [pc, #240]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80014d4:	791b      	ldrb	r3, [r3, #4]
 80014d6:	3301      	adds	r3, #1
 80014d8:	b2da      	uxtb	r2, r3
 80014da:	4b3a      	ldr	r3, [pc, #232]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80014dc:	711a      	strb	r2, [r3, #4]
 80014de:	4b39      	ldr	r3, [pc, #228]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80014e0:	791b      	ldrb	r3, [r3, #4]
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	d90b      	bls.n	80014fe <HAL_CAN_RxFifo0MsgPendingCallback+0xbe>
						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff64 	bl	80013b8 <CAN_ERR_HANDLE>
						return; //   return
 80014f0:	e063      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
					}
				}
				else {
					stuck_counter.central = 0;
 80014f2:	4b34      	ldr	r3, [pc, #208]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	711a      	strb	r2, [r3, #4]
					last_counter.central = payload.data16.counter;
 80014f8:	7cba      	ldrb	r2, [r7, #18]
 80014fa:	4b31      	ldr	r3, [pc, #196]	@ (80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80014fc:	711a      	strb	r2, [r3, #4]
				}

				state_global = MOTOR_ERR; // state_global 8bit, 8bit  atomic .  cs 
 80014fe:	4b32      	ldr	r3, [pc, #200]	@ (80015c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001500:	2210      	movs	r2, #16
 8001502:	701a      	strb	r2, [r3, #0]
				can_rx_err_cnt.central = 0;
 8001504:	4b31      	ldr	r3, [pc, #196]	@ (80015cc <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001506:	2200      	movs	r2, #0
 8001508:	711a      	strb	r2, [r3, #4]
				last_zone_rx_time = HAL_GetTick(); //  HeartBeat 
 800150a:	f001 f917 	bl	800273c <HAL_GetTick>
 800150e:	4603      	mov	r3, r0
 8001510:	4a2f      	ldr	r2, [pc, #188]	@ (80015d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8001512:	6013      	str	r3, [r2, #0]
				break;
 8001514:	e051      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>

			case ID_CENTRAL_EMERGENCY:
				if (payload.data16.counter == last_counter.central) {
 8001516:	7cba      	ldrb	r2, [r7, #18]
 8001518:	4b29      	ldr	r3, [pc, #164]	@ (80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 800151a:	791b      	ldrb	r3, [r3, #4]
 800151c:	429a      	cmp	r2, r3
 800151e:	d10f      	bne.n	8001540 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
					if (++stuck_counter.central > 5) {
 8001520:	4b28      	ldr	r3, [pc, #160]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001522:	791b      	ldrb	r3, [r3, #4]
 8001524:	3301      	adds	r3, #1
 8001526:	b2da      	uxtb	r2, r3
 8001528:	4b26      	ldr	r3, [pc, #152]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800152a:	711a      	strb	r2, [r3, #4]
 800152c:	4b25      	ldr	r3, [pc, #148]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800152e:	791b      	ldrb	r3, [r3, #4]
 8001530:	2b05      	cmp	r3, #5
 8001532:	d90b      	bls.n	800154c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>
						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	2100      	movs	r1, #0
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff3d 	bl	80013b8 <CAN_ERR_HANDLE>
						return; //   return
 800153e:	e03c      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
					}
				}
				else {
					stuck_counter.central = 0;
 8001540:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001542:	2200      	movs	r2, #0
 8001544:	711a      	strb	r2, [r3, #4]
					last_counter.central = payload.data16.counter;
 8001546:	7cba      	ldrb	r2, [r7, #18]
 8001548:	4b1d      	ldr	r3, [pc, #116]	@ (80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 800154a:	711a      	strb	r2, [r3, #4]
				}

				state_global = EMERGENCY;
 800154c:	4b1e      	ldr	r3, [pc, #120]	@ (80015c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800154e:	2208      	movs	r2, #8
 8001550:	701a      	strb	r2, [r3, #0]
				can_rx_err_cnt.central = 0;
 8001552:	4b1e      	ldr	r3, [pc, #120]	@ (80015cc <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001554:	2200      	movs	r2, #0
 8001556:	711a      	strb	r2, [r3, #4]
				last_zone_rx_time = HAL_GetTick(); //  HeartBeat 
 8001558:	f001 f8f0 	bl	800273c <HAL_GetTick>
 800155c:	4603      	mov	r3, r0
 800155e:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8001560:	6013      	str	r3, [r2, #0]
				break;
 8001562:	e02a      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>

			case ID_CENTRAL_STATUS:
				if(payload.data16.counter == last_counter.central){
 8001564:	7cba      	ldrb	r2, [r7, #18]
 8001566:	4b16      	ldr	r3, [pc, #88]	@ (80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8001568:	791b      	ldrb	r3, [r3, #4]
 800156a:	429a      	cmp	r2, r3
 800156c:	d10f      	bne.n	800158e <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
					if(++stuck_counter.central > 5){
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001570:	791b      	ldrb	r3, [r3, #4]
 8001572:	3301      	adds	r3, #1
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001578:	711a      	strb	r2, [r3, #4]
 800157a:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800157c:	791b      	ldrb	r3, [r3, #4]
 800157e:	2b05      	cmp	r3, #5
 8001580:	d90b      	bls.n	800159a <HAL_CAN_RxFifo0MsgPendingCallback+0x15a>
					CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ff16 	bl	80013b8 <CAN_ERR_HANDLE>
					return; //   return
 800158c:	e015      	b.n	80015ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17a>
					}
				}
				else {
					stuck_counter.central = 0;
 800158e:	4b0d      	ldr	r3, [pc, #52]	@ (80015c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001590:	2200      	movs	r2, #0
 8001592:	711a      	strb	r2, [r3, #4]
					last_counter.central = payload.data16.counter;
 8001594:	7cba      	ldrb	r2, [r7, #18]
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8001598:	711a      	strb	r2, [r3, #4]
				}

				if(rxHeader.DLC == 8){
 800159a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159c:	2b08      	cmp	r3, #8
 800159e:	d103      	bne.n	80015a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>
					state_global = payload.data16.data;
 80015a0:	89bb      	ldrh	r3, [r7, #12]
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80015a6:	701a      	strb	r2, [r3, #0]
					//dataL=payload.data32.data1; dataH=payload.data32.data2;
					// ID      
				}
				can_rx_err_cnt.central = 0;
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	711a      	strb	r2, [r3, #4]
				last_zone_rx_time = HAL_GetTick(); //  HeartBeat 
 80015ae:	f001 f8c5 	bl	800273c <HAL_GetTick>
 80015b2:	4603      	mov	r3, r0
 80015b4:	4a06      	ldr	r2, [pc, #24]	@ (80015d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 80015b6:	6013      	str	r3, [r2, #0]
				break;
 80015b8:	bf00      	nop
			}
    	}
    }
}
 80015ba:	3738      	adds	r7, #56	@ 0x38
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000464 	.word	0x20000464
 80015c4:	2000045c 	.word	0x2000045c
 80015c8:	20000000 	.word	0x20000000
 80015cc:	2000046c 	.word	0x2000046c
 80015d0:	20000474 	.word	0x20000474

080015d4 <CAN_INIT>:


void CAN_INIT() {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;

	canFilter.FilterBank = 0;                       //   0  -> LIST   4 
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDLIST;   //  
 80015de:	2301      	movs	r3, #1
 80015e0:	61bb      	str	r3, [r7, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61fb      	str	r3, [r7, #28]
	canFilter.FilterIdHigh = (0x001 << 5);
 80015e6:	2320      	movs	r3, #32
 80015e8:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x002 << 5);
 80015ea:	2340      	movs	r3, #64	@ 0x40
 80015ec:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x004 << 5);
 80015ee:	2380      	movs	r3, #128	@ 0x80
 80015f0:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);             //    ->  ID 
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;  // FIFO 0 
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
	canFilter.FilterActivation = ENABLE;            //  
 80015fa:	2301      	movs	r3, #1
 80015fc:	623b      	str	r3, [r7, #32]
	canFilter.SlaveStartFilterBank = 14;
 80015fe:	230e      	movs	r3, #14
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 8001602:	463b      	mov	r3, r7
 8001604:	4619      	mov	r1, r3
 8001606:	4809      	ldr	r0, [pc, #36]	@ (800162c <CAN_INIT+0x58>)
 8001608:	f001 f9c1 	bl	800298e <HAL_CAN_ConfigFilter>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <CAN_INIT+0x42>
		Error_Handler();
 8001612:	f000 fcd1 	bl	8001fb8 <Error_Handler>
	}

	// CAN  2.
	HAL_CAN_Start(&hcan);
 8001616:	4805      	ldr	r0, [pc, #20]	@ (800162c <CAN_INIT+0x58>)
 8001618:	f001 fa82 	bl	8002b20 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800161c:	2102      	movs	r1, #2
 800161e:	4803      	ldr	r0, [pc, #12]	@ (800162c <CAN_INIT+0x58>)
 8001620:	f001 fd56 	bl	80030d0 <HAL_CAN_ActivateNotification>
}
 8001624:	bf00      	nop
 8001626:	3728      	adds	r7, #40	@ 0x28
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000218 	.word	0x20000218

08001630 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b08e      	sub	sp, #56	@ 0x38
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	      uint32_t err = HAL_CAN_GetError(hcan);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f001 ff88 	bl	800354e <HAL_CAN_GetError>
 800163e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	      uint8_t any = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	      if(err & HAL_CAN_ERROR_BOF){
 8001646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	2b00      	cmp	r3, #0
 800164e:	d007      	beq.n	8001660 <HAL_CAN_ErrorCallback+0x30>
	    	  any = 1;
 8001650:	2301      	movs	r3, #1
 8001652:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 8001656:	2103      	movs	r1, #3
 8001658:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 800165c:	f7ff feac 	bl	80013b8 <CAN_ERR_HANDLE>
	      }

	      if(err & HAL_CAN_ERROR_ACK){
 8001660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001662:	f003 0320 	and.w	r3, r3, #32
 8001666:	2b00      	cmp	r3, #0
 8001668:	d008      	beq.n	800167c <HAL_CAN_ErrorCallback+0x4c>
	    	  any = 1;
 800166a:	2301      	movs	r3, #1
 800166c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  can_rx_err_cnt.central++;
 8001670:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <HAL_CAN_ErrorCallback+0xa0>)
 8001672:	791b      	ldrb	r3, [r3, #4]
 8001674:	3301      	adds	r3, #1
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <HAL_CAN_ErrorCallback+0xa0>)
 800167a:	711a      	strb	r2, [r3, #4]
	      }

	      if(err & HAL_CAN_ERROR_RX_FOV0){
 800167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800167e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001682:	2b00      	cmp	r3, #0
 8001684:	d016      	beq.n	80016b4 <HAL_CAN_ErrorCallback+0x84>
	    	  any = 1;
 8001686:	2301      	movs	r3, #1
 8001688:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_RxHeaderTypeDef rxHeader;
	    	  uint8_t dummyData[8];

	    	  // FIFO 0      
	    	  uint32_t fillLevel = HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0);
 800168c:	2100      	movs	r1, #0
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f001 fcf7 	bl	8003082 <HAL_CAN_GetRxFifoFillLevel>
 8001694:	6338      	str	r0, [r7, #48]	@ 0x30

	    	  while (fillLevel > 0) {
 8001696:	e00a      	b.n	80016ae <HAL_CAN_ErrorCallback+0x7e>
	    	  //     FIFO  .
	    	  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, dummyData);
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	f107 0210 	add.w	r2, r7, #16
 80016a0:	2100      	movs	r1, #0
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f001 fbcc 	bl	8002e40 <HAL_CAN_GetRxMessage>
	    	  fillLevel--;
 80016a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016aa:	3b01      	subs	r3, #1
 80016ac:	633b      	str	r3, [r7, #48]	@ 0x30
	    	  while (fillLevel > 0) {
 80016ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1f1      	bne.n	8001698 <HAL_CAN_ErrorCallback+0x68>
	    	  }
	      }
	      if(!any){ //   , 
 80016b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d104      	bne.n	80016c6 <HAL_CAN_ErrorCallback+0x96>
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 80016bc:	2103      	movs	r1, #3
 80016be:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80016c2:	f7ff fe79 	bl	80013b8 <CAN_ERR_HANDLE>
	      }
}
 80016c6:	bf00      	nop
 80016c8:	3738      	adds	r7, #56	@ 0x38
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000046c 	.word	0x2000046c

080016d4 <CAN_SEND>:

void CAN_SEND(uint32_t ID) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b090      	sub	sp, #64	@ 0x40
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	    CAN_TxHeaderTypeDef txHeader ={0};
 80016dc:	f107 031c 	add.w	r3, r7, #28
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
 80016ec:	615a      	str	r2, [r3, #20]
	    uint32_t txMailbox;
	    CAN_Payload_t payload ={0};
 80016ee:	f107 0310 	add.w	r3, r7, #16
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
	    AccelData_t snap_accel;

	    // 2.    
	    txHeader.IDE = CAN_ID_STD;      //  ID  (11)
 80016f8:	2300      	movs	r3, #0
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24
	    txHeader.RTR = CAN_RTR_DATA;    //   '' 
 80016fc:	2300      	movs	r3, #0
 80016fe:	62bb      	str	r3, [r7, #40]	@ 0x28
	    txHeader.TransmitGlobalTime = DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	    txHeader.StdId = ID;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	61fb      	str	r3, [r7, #28]
	    txHeader.DLC = 8;
 800170a:	2308      	movs	r3, #8
 800170c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    switch(ID){
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b12      	cmp	r3, #18
 8001712:	d115      	bne.n	8001740 <CAN_SEND+0x6c>
		case ID_3_ACC:
			taskENTER_CRITICAL();
 8001714:	f007 feda 	bl	80094cc <vPortEnterCritical>
				snap_accel = g_accel_raw;
 8001718:	4a2f      	ldr	r2, [pc, #188]	@ (80017d8 <CAN_SEND+0x104>)
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001722:	6018      	str	r0, [r3, #0]
 8001724:	3304      	adds	r3, #4
 8001726:	8019      	strh	r1, [r3, #0]
			taskEXIT_CRITICAL();
 8001728:	f007 ff00 	bl	800952c <vPortExitCritical>
			payload.accel_data.ax = snap_accel.x;
 800172c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001730:	823b      	strh	r3, [r7, #16]
			payload.accel_data.ay = snap_accel.y;
 8001732:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001736:	827b      	strh	r3, [r7, #18]
			payload.accel_data.az = snap_accel.z;
 8001738:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800173c:	82bb      	strh	r3, [r7, #20]
			break;
 800173e:	e002      	b.n	8001746 <CAN_SEND+0x72>
		default: // heartbeat
			payload.data16.data = state_global;
 8001740:	4b26      	ldr	r3, [pc, #152]	@ (80017dc <CAN_SEND+0x108>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	823b      	strh	r3, [r7, #16]
	    }

	    payload.data16.counter = global_tx_counter++;
 8001746:	4b26      	ldr	r3, [pc, #152]	@ (80017e0 <CAN_SEND+0x10c>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	b2d1      	uxtb	r1, r2
 800174e:	4a24      	ldr	r2, [pc, #144]	@ (80017e0 <CAN_SEND+0x10c>)
 8001750:	7011      	strb	r1, [r2, #0]
 8001752:	75bb      	strb	r3, [r7, #22]
	    uint8_t sum = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	        for (int i = 0; i < 7; i++) {
 800175a:	2300      	movs	r3, #0
 800175c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800175e:	e00c      	b.n	800177a <CAN_SEND+0xa6>
	        	sum += payload.bytes[i];
 8001760:	f107 0210 	add.w	r2, r7, #16
 8001764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001766:	4413      	add	r3, r2
 8001768:	781a      	ldrb	r2, [r3, #0]
 800176a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800176e:	4413      	add	r3, r2
 8001770:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	        for (int i = 0; i < 7; i++) {
 8001774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001776:	3301      	adds	r3, #1
 8001778:	63bb      	str	r3, [r7, #56]	@ 0x38
 800177a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800177c:	2b06      	cmp	r3, #6
 800177e:	ddef      	ble.n	8001760 <CAN_SEND+0x8c>
	        }
	        payload.data16.checksum = sum;
 8001780:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001784:	75fb      	strb	r3, [r7, #23]

	    uint32_t tick = HAL_GetTick();
 8001786:	f000 ffd9 	bl	800273c <HAL_GetTick>
 800178a:	6378      	str	r0, [r7, #52]	@ 0x34
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 800178c:	e00b      	b.n	80017a6 <CAN_SEND+0xd2>
	    	if (HAL_GetTick() - tick > 10) {
 800178e:	f000 ffd5 	bl	800273c <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b0a      	cmp	r3, #10
 800179a:	d904      	bls.n	80017a6 <CAN_SEND+0xd2>
	    		CAN_ERR_HANDLE(ID, ERR_TYPE_TX_FAIL); //   
 800179c:	2102      	movs	r1, #2
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff fe0a 	bl	80013b8 <CAN_ERR_HANDLE>
 80017a4:	e015      	b.n	80017d2 <CAN_SEND+0xfe>
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 80017a6:	480f      	ldr	r0, [pc, #60]	@ (80017e4 <CAN_SEND+0x110>)
 80017a8:	f001 fb16 	bl	8002dd8 <HAL_CAN_GetTxMailboxesFreeLevel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0ed      	beq.n	800178e <CAN_SEND+0xba>
	    		return; //   
	    	}
	    }

	    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, payload.bytes, &txMailbox) != HAL_OK) {
 80017b2:	f107 0318 	add.w	r3, r7, #24
 80017b6:	f107 0210 	add.w	r2, r7, #16
 80017ba:	f107 011c 	add.w	r1, r7, #28
 80017be:	4809      	ldr	r0, [pc, #36]	@ (80017e4 <CAN_SEND+0x110>)
 80017c0:	f001 fa3b 	bl	8002c3a <HAL_CAN_AddTxMessage>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <CAN_SEND+0xfe>
	    	CAN_ERR_HANDLE(ID, ERR_TYPE_HW); //  
 80017ca:	2103      	movs	r1, #3
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff fdf3 	bl	80013b8 <CAN_ERR_HANDLE>
	    }
}
 80017d2:	3740      	adds	r7, #64	@ 0x40
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000454 	.word	0x20000454
 80017dc:	20000000 	.word	0x20000000
 80017e0:	20000478 	.word	0x20000478
 80017e4:	20000218 	.word	0x20000218

080017e8 <Build_SPI_Packet>:

static void Build_SPI_Packet(SPI_Buffer_t *buffer, uint8_t data){
 80017e8:	b590      	push	{r4, r7, lr}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	70fb      	strb	r3, [r7, #3]
	uint8_t *b = buffer->bytes;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	60fb      	str	r3, [r7, #12]

	b[0] = 0xAA;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	22aa      	movs	r2, #170	@ 0xaa
 80017fc:	701a      	strb	r2, [r3, #0]
	b[1] = data;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	3301      	adds	r3, #1
 8001802:	78fa      	ldrb	r2, [r7, #3]
 8001804:	701a      	strb	r2, [r3, #0]
	b[2] = state_global;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3302      	adds	r3, #2
 800180a:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <Build_SPI_Packet+0x6c>)
 800180c:	7812      	ldrb	r2, [r2, #0]
 800180e:	701a      	strb	r2, [r3, #0]
	b[3] = cnt++;
 8001810:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <Build_SPI_Packet+0x70>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	b2d1      	uxtb	r1, r2
 800181a:	4a0f      	ldr	r2, [pc, #60]	@ (8001858 <Build_SPI_Packet+0x70>)
 800181c:	7011      	strb	r1, [r2, #0]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	3203      	adds	r2, #3
 8001822:	7013      	strb	r3, [r2, #0]
	b[4] = 0x0; // reserved
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	3304      	adds	r3, #4
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
	b[5] = 0x0; // reserved
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	3305      	adds	r3, #5
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
	b[6] = crc_xor(b, 6);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1d9c      	adds	r4, r3, #6
 8001838:	2106      	movs	r1, #6
 800183a:	68f8      	ldr	r0, [r7, #12]
 800183c:	f7ff fd56 	bl	80012ec <crc_xor>
 8001840:	4603      	mov	r3, r0
 8001842:	7023      	strb	r3, [r4, #0]
	b[7] = 0xFF;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3307      	adds	r3, #7
 8001848:	22ff      	movs	r2, #255	@ 0xff
 800184a:	701a      	strb	r2, [r3, #0]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	bd90      	pop	{r4, r7, pc}
 8001854:	20000000 	.word	0x20000000
 8001858:	20000450 	.word	0x20000450

0800185c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001860:	f000 ff14 	bl	800268c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001864:	f000 f840 	bl	80018e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001868:	f000 f97a 	bl	8001b60 <MX_GPIO_Init>
  MX_DMA_Init();
 800186c:	f000 f942 	bl	8001af4 <MX_DMA_Init>
  MX_I2C1_Init();
 8001870:	f000 f8b2 	bl	80019d8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001874:	f000 f8de 	bl	8001a34 <MX_SPI1_Init>
  MX_CAN_Init();
 8001878:	f000 f878 	bl	800196c <MX_CAN_Init>
  MX_USART1_UART_Init();
 800187c:	f000 f910 	bl	8001aa0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Accel();
 8001880:	f7ff fb86 	bl	8000f90 <Init_Accel>
  CAN_INIT();
 8001884:	f7ff fea6 	bl	80015d4 <CAN_INIT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001888:	f005 f862 	bl	8006950 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CAN */
  CANHandle = osThreadNew(canTask, NULL, &CAN_attributes);
 800188c:	4a0d      	ldr	r2, [pc, #52]	@ (80018c4 <main+0x68>)
 800188e:	2100      	movs	r1, #0
 8001890:	480d      	ldr	r0, [pc, #52]	@ (80018c8 <main+0x6c>)
 8001892:	f005 f8ba 	bl	8006a0a <osThreadNew>
 8001896:	4603      	mov	r3, r0
 8001898:	4a0c      	ldr	r2, [pc, #48]	@ (80018cc <main+0x70>)
 800189a:	6013      	str	r3, [r2, #0]

  /* creation of LED */
  LEDHandle = osThreadNew(ledTask, NULL, &LED_attributes);
 800189c:	4a0c      	ldr	r2, [pc, #48]	@ (80018d0 <main+0x74>)
 800189e:	2100      	movs	r1, #0
 80018a0:	480c      	ldr	r0, [pc, #48]	@ (80018d4 <main+0x78>)
 80018a2:	f005 f8b2 	bl	8006a0a <osThreadNew>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4a0b      	ldr	r2, [pc, #44]	@ (80018d8 <main+0x7c>)
 80018aa:	6013      	str	r3, [r2, #0]

  /* creation of Accel */
  AccelHandle = osThreadNew(accelTask, NULL, &Accel_attributes);
 80018ac:	4a0b      	ldr	r2, [pc, #44]	@ (80018dc <main+0x80>)
 80018ae:	2100      	movs	r1, #0
 80018b0:	480b      	ldr	r0, [pc, #44]	@ (80018e0 <main+0x84>)
 80018b2:	f005 f8aa 	bl	8006a0a <osThreadNew>
 80018b6:	4603      	mov	r3, r0
 80018b8:	4a0a      	ldr	r2, [pc, #40]	@ (80018e4 <main+0x88>)
 80018ba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80018bc:	f005 f86a 	bl	8006994 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <main+0x64>
 80018c4:	0800c408 	.word	0x0800c408
 80018c8:	08001c21 	.word	0x08001c21
 80018cc:	20000444 	.word	0x20000444
 80018d0:	0800c42c 	.word	0x0800c42c
 80018d4:	08001da1 	.word	0x08001da1
 80018d8:	20000448 	.word	0x20000448
 80018dc:	0800c450 	.word	0x0800c450
 80018e0:	08001eed 	.word	0x08001eed
 80018e4:	2000044c 	.word	0x2000044c

080018e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b090      	sub	sp, #64	@ 0x40
 80018ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ee:	f107 0318 	add.w	r3, r7, #24
 80018f2:	2228      	movs	r2, #40	@ 0x28
 80018f4:	2100      	movs	r1, #0
 80018f6:	4618      	mov	r0, r3
 80018f8:	f008 fe35 	bl	800a566 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800190a:	2302      	movs	r3, #2
 800190c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800190e:	2301      	movs	r3, #1
 8001910:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001912:	2310      	movs	r3, #16
 8001914:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001916:	2302      	movs	r3, #2
 8001918:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800191a:	2300      	movs	r3, #0
 800191c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800191e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001924:	f107 0318 	add.w	r3, r7, #24
 8001928:	4618      	mov	r0, r3
 800192a:	f003 fe6b 	bl	8005604 <HAL_RCC_OscConfig>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001934:	f000 fb40 	bl	8001fb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001938:	230f      	movs	r3, #15
 800193a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800193c:	2302      	movs	r3, #2
 800193e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001944:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001948:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	2102      	movs	r1, #2
 8001952:	4618      	mov	r0, r3
 8001954:	f004 f8d8 	bl	8005b08 <HAL_RCC_ClockConfig>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800195e:	f000 fb2b 	bl	8001fb8 <Error_Handler>
  }
}
 8001962:	bf00      	nop
 8001964:	3740      	adds	r7, #64	@ 0x40
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001970:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <MX_CAN_Init+0x64>)
 8001972:	4a18      	ldr	r2, [pc, #96]	@ (80019d4 <MX_CAN_Init+0x68>)
 8001974:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8001976:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <MX_CAN_Init+0x64>)
 8001978:	2204      	movs	r2, #4
 800197a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800197c:	4b14      	ldr	r3, [pc, #80]	@ (80019d0 <MX_CAN_Init+0x64>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001982:	4b13      	ldr	r3, [pc, #76]	@ (80019d0 <MX_CAN_Init+0x64>)
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001988:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <MX_CAN_Init+0x64>)
 800198a:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 800198e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001990:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <MX_CAN_Init+0x64>)
 8001992:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001996:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001998:	4b0d      	ldr	r3, [pc, #52]	@ (80019d0 <MX_CAN_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 800199e:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <MX_CAN_Init+0x64>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80019a4:	4b0a      	ldr	r3, [pc, #40]	@ (80019d0 <MX_CAN_Init+0x64>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80019aa:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <MX_CAN_Init+0x64>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80019b0:	4b07      	ldr	r3, [pc, #28]	@ (80019d0 <MX_CAN_Init+0x64>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <MX_CAN_Init+0x64>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80019bc:	4804      	ldr	r0, [pc, #16]	@ (80019d0 <MX_CAN_Init+0x64>)
 80019be:	f000 feeb 	bl	8002798 <HAL_CAN_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80019c8:	f000 faf6 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80019cc:	bf00      	nop
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000218 	.word	0x20000218
 80019d4:	40006400 	.word	0x40006400

080019d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019dc:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <MX_I2C1_Init+0x50>)
 80019de:	4a13      	ldr	r2, [pc, #76]	@ (8001a2c <MX_I2C1_Init+0x54>)
 80019e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <MX_I2C1_Init+0x50>)
 80019e4:	4a12      	ldr	r2, [pc, #72]	@ (8001a30 <MX_I2C1_Init+0x58>)
 80019e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <MX_I2C1_Init+0x50>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <MX_I2C1_Init+0x50>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <MX_I2C1_Init+0x50>)
 80019f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <MX_I2C1_Init+0x50>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a02:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <MX_I2C1_Init+0x50>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a08:	4b07      	ldr	r3, [pc, #28]	@ (8001a28 <MX_I2C1_Init+0x50>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <MX_I2C1_Init+0x50>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a14:	4804      	ldr	r0, [pc, #16]	@ (8001a28 <MX_I2C1_Init+0x50>)
 8001a16:	f002 facf 	bl	8003fb8 <HAL_I2C_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a20:	f000 faca 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000240 	.word	0x20000240
 8001a2c:	40005400 	.word	0x40005400
 8001a30:	00061a80 	.word	0x00061a80

08001a34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a38:	4b17      	ldr	r3, [pc, #92]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a3a:	4a18      	ldr	r2, [pc, #96]	@ (8001a9c <MX_SPI1_Init+0x68>)
 8001a3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a3e:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a46:	4b14      	ldr	r3, [pc, #80]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a4c:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a52:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a66:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a68:	2228      	movs	r2, #40	@ 0x28
 8001a6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a72:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a78:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a80:	220a      	movs	r2, #10
 8001a82:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a84:	4804      	ldr	r0, [pc, #16]	@ (8001a98 <MX_SPI1_Init+0x64>)
 8001a86:	f004 f9cd 	bl	8005e24 <HAL_SPI_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a90:	f000 fa92 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	2000031c 	.word	0x2000031c
 8001a9c:	40013000 	.word	0x40013000

08001aa0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	@ (8001af0 <MX_USART1_UART_Init+0x50>)
 8001aa8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001aac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ab0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ac6:	220c      	movs	r2, #12
 8001ac8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aca:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ad6:	4805      	ldr	r0, [pc, #20]	@ (8001aec <MX_USART1_UART_Init+0x4c>)
 8001ad8:	f004 fe27 	bl	800672a <HAL_UART_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ae2:	f000 fa69 	bl	8001fb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200003fc 	.word	0x200003fc
 8001af0:	40013800 	.word	0x40013800

08001af4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001afa:	4b18      	ldr	r3, [pc, #96]	@ (8001b5c <MX_DMA_Init+0x68>)
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	4a17      	ldr	r2, [pc, #92]	@ (8001b5c <MX_DMA_Init+0x68>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6153      	str	r3, [r2, #20]
 8001b06:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <MX_DMA_Init+0x68>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2105      	movs	r1, #5
 8001b16:	200c      	movs	r0, #12
 8001b18:	f001 fdfb 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b1c:	200c      	movs	r0, #12
 8001b1e:	f001 fe14 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2105      	movs	r1, #5
 8001b26:	200d      	movs	r0, #13
 8001b28:	f001 fdf3 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b2c:	200d      	movs	r0, #13
 8001b2e:	f001 fe0c 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2105      	movs	r1, #5
 8001b36:	2010      	movs	r0, #16
 8001b38:	f001 fdeb 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001b3c:	2010      	movs	r0, #16
 8001b3e:	f001 fe04 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2105      	movs	r1, #5
 8001b46:	2011      	movs	r0, #17
 8001b48:	f001 fde3 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001b4c:	2011      	movs	r0, #17
 8001b4e:	f001 fdfc 	bl	800374a <HAL_NVIC_EnableIRQ>

}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40021000 	.word	0x40021000

08001b60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b66:	f107 0310 	add.w	r3, r7, #16
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b74:	4b27      	ldr	r3, [pc, #156]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	4a26      	ldr	r2, [pc, #152]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001b7a:	f043 0310 	orr.w	r3, r3, #16
 8001b7e:	6193      	str	r3, [r2, #24]
 8001b80:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8c:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	4a20      	ldr	r2, [pc, #128]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001b92:	f043 0304 	orr.w	r3, r3, #4
 8001b96:	6193      	str	r3, [r2, #24]
 8001b98:	4b1e      	ldr	r3, [pc, #120]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001baa:	f043 0308 	orr.w	r3, r3, #8
 8001bae:	6193      	str	r3, [r2, #24]
 8001bb0:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <MX_GPIO_Init+0xb4>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f003 0308 	and.w	r3, r3, #8
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bc2:	4815      	ldr	r0, [pc, #84]	@ (8001c18 <MX_GPIO_Init+0xb8>)
 8001bc4:	f002 f9c6 	bl	8003f54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001bc8:	2201      	movs	r2, #1
 8001bca:	2110      	movs	r1, #16
 8001bcc:	4813      	ldr	r0, [pc, #76]	@ (8001c1c <MX_GPIO_Init+0xbc>)
 8001bce:	f002 f9c1 	bl	8003f54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001bd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2302      	movs	r3, #2
 8001be2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	4619      	mov	r1, r3
 8001bea:	480b      	ldr	r0, [pc, #44]	@ (8001c18 <MX_GPIO_Init+0xb8>)
 8001bec:	f002 f82e 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8001bf0:	2310      	movs	r3, #16
 8001bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001c00:	f107 0310 	add.w	r3, r7, #16
 8001c04:	4619      	mov	r1, r3
 8001c06:	4805      	ldr	r0, [pc, #20]	@ (8001c1c <MX_GPIO_Init+0xbc>)
 8001c08:	f002 f820 	bl	8003c4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c0c:	bf00      	nop
 8001c0e:	3720      	adds	r7, #32
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40011000 	.word	0x40011000
 8001c1c:	40010800 	.word	0x40010800

08001c20 <canTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_canTask */
void canTask(void *argument)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t tick = osKernelGetTickCount();
 8001c28:	f004 feda 	bl	80069e0 <osKernelGetTickCount>
 8001c2c:	60f8      	str	r0, [r7, #12]
  const uint32_t kPeriod = 10U; // 10ms  (100Hz)
 8001c2e:	230a      	movs	r3, #10
 8001c30:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	4413      	add	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]

      switch(state_global){
 8001c3a:	4b56      	ldr	r3, [pc, #344]	@ (8001d94 <canTask+0x174>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b20      	cmp	r3, #32
 8001c40:	dc4a      	bgt.n	8001cd8 <canTask+0xb8>
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f340 80a1 	ble.w	8001d8a <canTask+0x16a>
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	2b1f      	cmp	r3, #31
 8001c4c:	f200 809d 	bhi.w	8001d8a <canTask+0x16a>
 8001c50:	a201      	add	r2, pc, #4	@ (adr r2, 8001c58 <canTask+0x38>)
 8001c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c56:	bf00      	nop
 8001c58:	08001d8b 	.word	0x08001d8b
 8001c5c:	08001cdf 	.word	0x08001cdf
 8001c60:	08001d8b 	.word	0x08001d8b
 8001c64:	08001d05 	.word	0x08001d05
 8001c68:	08001d8b 	.word	0x08001d8b
 8001c6c:	08001d8b 	.word	0x08001d8b
 8001c70:	08001d8b 	.word	0x08001d8b
 8001c74:	08001d31 	.word	0x08001d31
 8001c78:	08001d8b 	.word	0x08001d8b
 8001c7c:	08001d8b 	.word	0x08001d8b
 8001c80:	08001d8b 	.word	0x08001d8b
 8001c84:	08001d8b 	.word	0x08001d8b
 8001c88:	08001d8b 	.word	0x08001d8b
 8001c8c:	08001d8b 	.word	0x08001d8b
 8001c90:	08001d8b 	.word	0x08001d8b
 8001c94:	08001d5d 	.word	0x08001d5d
 8001c98:	08001d8b 	.word	0x08001d8b
 8001c9c:	08001d8b 	.word	0x08001d8b
 8001ca0:	08001d8b 	.word	0x08001d8b
 8001ca4:	08001d8b 	.word	0x08001d8b
 8001ca8:	08001d8b 	.word	0x08001d8b
 8001cac:	08001d8b 	.word	0x08001d8b
 8001cb0:	08001d8b 	.word	0x08001d8b
 8001cb4:	08001d8b 	.word	0x08001d8b
 8001cb8:	08001d8b 	.word	0x08001d8b
 8001cbc:	08001d8b 	.word	0x08001d8b
 8001cc0:	08001d8b 	.word	0x08001d8b
 8001cc4:	08001d8b 	.word	0x08001d8b
 8001cc8:	08001d8b 	.word	0x08001d8b
 8001ccc:	08001d8b 	.word	0x08001d8b
 8001cd0:	08001d8b 	.word	0x08001d8b
 8001cd4:	08001d83 	.word	0x08001d83
 8001cd8:	2b40      	cmp	r3, #64	@ 0x40
 8001cda:	d052      	beq.n	8001d82 <canTask+0x162>
 8001cdc:	e055      	b.n	8001d8a <canTask+0x16a>
      case OFF:
    	  break;

      case READY:
          if (HAL_GetTick() - last_zone_rx_time > 200) {
 8001cde:	f000 fd2d 	bl	800273c <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	4b2c      	ldr	r3, [pc, #176]	@ (8001d98 <canTask+0x178>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2bc8      	cmp	r3, #200	@ 0xc8
 8001cec:	d906      	bls.n	8001cfc <canTask+0xdc>
              state_global = CENTRAL_DOWN;
 8001cee:	4b29      	ldr	r3, [pc, #164]	@ (8001d94 <canTask+0x174>)
 8001cf0:	2220      	movs	r2, #32
 8001cf2:	701a      	strb	r2, [r3, #0]
              HAL_CAN_Stop(&hcan);
 8001cf4:	4829      	ldr	r0, [pc, #164]	@ (8001d9c <canTask+0x17c>)
 8001cf6:	f000 ff57 	bl	8002ba8 <HAL_CAN_Stop>
              continue; //   
 8001cfa:	e049      	b.n	8001d90 <canTask+0x170>
          }
          CAN_SEND(ID_3_HB); //    PWM  
 8001cfc:	2073      	movs	r0, #115	@ 0x73
 8001cfe:	f7ff fce9 	bl	80016d4 <CAN_SEND>
          break;
 8001d02:	e042      	b.n	8001d8a <canTask+0x16a>

      case DRIVE:
          if (HAL_GetTick() - last_zone_rx_time > 200) {
 8001d04:	f000 fd1a 	bl	800273c <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b23      	ldr	r3, [pc, #140]	@ (8001d98 <canTask+0x178>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2bc8      	cmp	r3, #200	@ 0xc8
 8001d12:	d906      	bls.n	8001d22 <canTask+0x102>
              state_global = CENTRAL_DOWN;
 8001d14:	4b1f      	ldr	r3, [pc, #124]	@ (8001d94 <canTask+0x174>)
 8001d16:	2220      	movs	r2, #32
 8001d18:	701a      	strb	r2, [r3, #0]
              HAL_CAN_Stop(&hcan);
 8001d1a:	4820      	ldr	r0, [pc, #128]	@ (8001d9c <canTask+0x17c>)
 8001d1c:	f000 ff44 	bl	8002ba8 <HAL_CAN_Stop>
              continue; //   
 8001d20:	e036      	b.n	8001d90 <canTask+0x170>
          }
          CAN_SEND(ID_3_HB); //    PWM  
 8001d22:	2073      	movs	r0, #115	@ 0x73
 8001d24:	f7ff fcd6 	bl	80016d4 <CAN_SEND>
          CAN_SEND(ID_3_ACC); //   - GET
 8001d28:	2012      	movs	r0, #18
 8001d2a:	f7ff fcd3 	bl	80016d4 <CAN_SEND>
          break;
 8001d2e:	e02c      	b.n	8001d8a <canTask+0x16a>

      case EMERGENCY:
          if (HAL_GetTick() - last_zone_rx_time > 200) {
 8001d30:	f000 fd04 	bl	800273c <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	4b18      	ldr	r3, [pc, #96]	@ (8001d98 <canTask+0x178>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2bc8      	cmp	r3, #200	@ 0xc8
 8001d3e:	d906      	bls.n	8001d4e <canTask+0x12e>
              state_global = CENTRAL_DOWN;
 8001d40:	4b14      	ldr	r3, [pc, #80]	@ (8001d94 <canTask+0x174>)
 8001d42:	2220      	movs	r2, #32
 8001d44:	701a      	strb	r2, [r3, #0]
              HAL_CAN_Stop(&hcan);
 8001d46:	4815      	ldr	r0, [pc, #84]	@ (8001d9c <canTask+0x17c>)
 8001d48:	f000 ff2e 	bl	8002ba8 <HAL_CAN_Stop>
              continue; //   
 8001d4c:	e020      	b.n	8001d90 <canTask+0x170>
          }
          CAN_SEND(ID_3_HB); //    PWM  
 8001d4e:	2073      	movs	r0, #115	@ 0x73
 8001d50:	f7ff fcc0 	bl	80016d4 <CAN_SEND>
          CAN_SEND(ID_3_ACC); //   - GET
 8001d54:	2012      	movs	r0, #18
 8001d56:	f7ff fcbd 	bl	80016d4 <CAN_SEND>
          break;
 8001d5a:	e016      	b.n	8001d8a <canTask+0x16a>

      case MOTOR_ERR:
          if (HAL_GetTick() - last_zone_rx_time > 200) {
 8001d5c:	f000 fcee 	bl	800273c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <canTask+0x178>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2bc8      	cmp	r3, #200	@ 0xc8
 8001d6a:	d906      	bls.n	8001d7a <canTask+0x15a>
              state_global = CENTRAL_DOWN;
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <canTask+0x174>)
 8001d6e:	2220      	movs	r2, #32
 8001d70:	701a      	strb	r2, [r3, #0]
              HAL_CAN_Stop(&hcan);
 8001d72:	480a      	ldr	r0, [pc, #40]	@ (8001d9c <canTask+0x17c>)
 8001d74:	f000 ff18 	bl	8002ba8 <HAL_CAN_Stop>
              continue; //   
 8001d78:	e00a      	b.n	8001d90 <canTask+0x170>
          }
          HAL_CAN_Stop(&hcan);
 8001d7a:	4808      	ldr	r0, [pc, #32]	@ (8001d9c <canTask+0x17c>)
 8001d7c:	f000 ff14 	bl	8002ba8 <HAL_CAN_Stop>
          break;
 8001d80:	e003      	b.n	8001d8a <canTask+0x16a>

      case CENTRAL_DOWN:
      case BROKEN_SELF:
    	  HAL_CAN_Stop(&hcan);
 8001d82:	4806      	ldr	r0, [pc, #24]	@ (8001d9c <canTask+0x17c>)
 8001d84:	f000 ff10 	bl	8002ba8 <HAL_CAN_Stop>
    	  break;
 8001d88:	bf00      	nop
      }
	  osDelayUntil(tick); // 100Hz
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	f004 ffba 	bl	8006d04 <osDelayUntil>
	  tick += kPeriod;
 8001d90:	e74f      	b.n	8001c32 <canTask+0x12>
 8001d92:	bf00      	nop
 8001d94:	20000000 	.word	0x20000000
 8001d98:	20000474 	.word	0x20000474
 8001d9c:	20000218 	.word	0x20000218

08001da0 <ledTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ledTask */
void ledTask(void *argument)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  SPI_Buffer_t rxBuf; // Dummy
  uint8_t LED_COMMAND;
  /* Infinite loop */
  for(;;)
  {
	  switch(state_global){
 8001da8:	4b4c      	ldr	r3, [pc, #304]	@ (8001edc <ledTask+0x13c>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b20      	cmp	r3, #32
 8001dae:	dc47      	bgt.n	8001e40 <ledTask+0xa0>
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	dd5d      	ble.n	8001e70 <ledTask+0xd0>
 8001db4:	3b01      	subs	r3, #1
 8001db6:	2b1f      	cmp	r3, #31
 8001db8:	d85a      	bhi.n	8001e70 <ledTask+0xd0>
 8001dba:	a201      	add	r2, pc, #4	@ (adr r2, 8001dc0 <ledTask+0x20>)
 8001dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc0:	08001e47 	.word	0x08001e47
 8001dc4:	08001e4d 	.word	0x08001e4d
 8001dc8:	08001e71 	.word	0x08001e71
 8001dcc:	08001e53 	.word	0x08001e53
 8001dd0:	08001e71 	.word	0x08001e71
 8001dd4:	08001e71 	.word	0x08001e71
 8001dd8:	08001e71 	.word	0x08001e71
 8001ddc:	08001e59 	.word	0x08001e59
 8001de0:	08001e71 	.word	0x08001e71
 8001de4:	08001e71 	.word	0x08001e71
 8001de8:	08001e71 	.word	0x08001e71
 8001dec:	08001e71 	.word	0x08001e71
 8001df0:	08001e71 	.word	0x08001e71
 8001df4:	08001e71 	.word	0x08001e71
 8001df8:	08001e71 	.word	0x08001e71
 8001dfc:	08001e5f 	.word	0x08001e5f
 8001e00:	08001e71 	.word	0x08001e71
 8001e04:	08001e71 	.word	0x08001e71
 8001e08:	08001e71 	.word	0x08001e71
 8001e0c:	08001e71 	.word	0x08001e71
 8001e10:	08001e71 	.word	0x08001e71
 8001e14:	08001e71 	.word	0x08001e71
 8001e18:	08001e71 	.word	0x08001e71
 8001e1c:	08001e71 	.word	0x08001e71
 8001e20:	08001e71 	.word	0x08001e71
 8001e24:	08001e71 	.word	0x08001e71
 8001e28:	08001e71 	.word	0x08001e71
 8001e2c:	08001e71 	.word	0x08001e71
 8001e30:	08001e71 	.word	0x08001e71
 8001e34:	08001e71 	.word	0x08001e71
 8001e38:	08001e71 	.word	0x08001e71
 8001e3c:	08001e65 	.word	0x08001e65
 8001e40:	2b40      	cmp	r3, #64	@ 0x40
 8001e42:	d012      	beq.n	8001e6a <ledTask+0xca>
 8001e44:	e014      	b.n	8001e70 <ledTask+0xd0>
	  case OFF:
		  LED_COMMAND = LED_OFF;
 8001e46:	23ff      	movs	r3, #255	@ 0xff
 8001e48:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e4a:	e014      	b.n	8001e76 <ledTask+0xd6>
	  case READY:
		  LED_COMMAND = LED_READY;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e50:	e011      	b.n	8001e76 <ledTask+0xd6>
	  case DRIVE:
		  LED_COMMAND = LED_OFF;
 8001e52:	23ff      	movs	r3, #255	@ 0xff
 8001e54:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e56:	e00e      	b.n	8001e76 <ledTask+0xd6>
	  case EMERGENCY:
		  LED_COMMAND = LED_EMERGENCY;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e5c:	e00b      	b.n	8001e76 <ledTask+0xd6>
	  case MOTOR_ERR:
		  LED_COMMAND = LED_CENTER_DOWN;
 8001e5e:	2304      	movs	r3, #4
 8001e60:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e62:	e008      	b.n	8001e76 <ledTask+0xd6>
	  case CENTRAL_DOWN:
		  LED_COMMAND = LED_CENTER_DOWN;
 8001e64:	2304      	movs	r3, #4
 8001e66:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e68:	e005      	b.n	8001e76 <ledTask+0xd6>
	  case BROKEN_SELF:
		  LED_COMMAND = LED_BROKEN_SELF;
 8001e6a:	2308      	movs	r3, #8
 8001e6c:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e6e:	e002      	b.n	8001e76 <ledTask+0xd6>
	  default:
		  LED_COMMAND = LED_OFF;
 8001e70:	23ff      	movs	r3, #255	@ 0xff
 8001e72:	77fb      	strb	r3, [r7, #31]
		  break;
 8001e74:	bf00      	nop
	  }

	  Build_SPI_Packet(&txBuf, LED_COMMAND);
 8001e76:	7ffa      	ldrb	r2, [r7, #31]
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fcb2 	bl	80017e8 <Build_SPI_Packet>

	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); //   
 8001e84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e88:	4815      	ldr	r0, [pc, #84]	@ (8001ee0 <ledTask+0x140>)
 8001e8a:	f002 f87b 	bl	8003f84 <HAL_GPIO_TogglePin>

	  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2110      	movs	r1, #16
 8001e92:	4814      	ldr	r0, [pc, #80]	@ (8001ee4 <ledTask+0x144>)
 8001e94:	f002 f85e 	bl	8003f54 <HAL_GPIO_WritePin>
	  if(HAL_SPI_TransmitReceive_DMA(&hspi1, txBuf.bytes, rxBuf.bytes, 8) == HAL_OK) {
 8001e98:	f107 020c 	add.w	r2, r7, #12
 8001e9c:	f107 0114 	add.w	r1, r7, #20
 8001ea0:	2308      	movs	r3, #8
 8001ea2:	4811      	ldr	r0, [pc, #68]	@ (8001ee8 <ledTask+0x148>)
 8001ea4:	f004 f842 	bl	8005f2c <HAL_SPI_TransmitReceive_DMA>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10c      	bne.n	8001ec8 <ledTask+0x128>
		  osThreadFlagsWait(FLAG_SPI_DMA_COMPLETE, osFlagsWaitAny, 20); //  
 8001eae:	2214      	movs	r2, #20
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	f241 1011 	movw	r0, #4369	@ 0x1111
 8001eb6:	f004 fe89 	bl	8006bcc <osThreadFlagsWait>
		  // SPI       
		  while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001eba:	bf00      	nop
 8001ebc:	480a      	ldr	r0, [pc, #40]	@ (8001ee8 <ledTask+0x148>)
 8001ebe:	f004 fa32 	bl	8006326 <HAL_SPI_GetState>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d1f9      	bne.n	8001ebc <ledTask+0x11c>
	  }
	  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2110      	movs	r1, #16
 8001ecc:	4805      	ldr	r0, [pc, #20]	@ (8001ee4 <ledTask+0x144>)
 8001ece:	f002 f841 	bl	8003f54 <HAL_GPIO_WritePin>
	  osDelay(300);
 8001ed2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001ed6:	f004 fefa 	bl	8006cce <osDelay>
	  switch(state_global){
 8001eda:	e765      	b.n	8001da8 <ledTask+0x8>
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	40011000 	.word	0x40011000
 8001ee4:	40010800 	.word	0x40010800
 8001ee8:	2000031c 	.word	0x2000031c

08001eec <accelTask>:
*/


/* USER CODE END Header_accelTask */
void accelTask(void *argument)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN accelTask */
  uint32_t tick = osKernelGetTickCount();
 8001ef4:	f004 fd74 	bl	80069e0 <osKernelGetTickCount>
 8001ef8:	6178      	str	r0, [r7, #20]
  uint32_t interval; //   
  /* Infinite loop */
  for(;;)
  {
	  switch(state_global){
 8001efa:	4b29      	ldr	r3, [pc, #164]	@ (8001fa0 <accelTask+0xb4>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	d001      	beq.n	8001f06 <accelTask+0x1a>
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d140      	bne.n	8001f88 <accelTask+0x9c>
	  case EMERGENCY:
	  case DRIVE:
		  interval = 10; // 10ms
 8001f06:	230a      	movs	r3, #10
 8001f08:	613b      	str	r3, [r7, #16]
		  Read_Accel();
 8001f0a:	f7ff f965 	bl	80011d8 <Read_Accel>
		  uint32_t ret = osThreadFlagsWait(FLAG_I2C_DMA_COMPLETE, osFlagsWaitAny, 40);
 8001f0e:	2228      	movs	r2, #40	@ 0x28
 8001f10:	2100      	movs	r1, #0
 8001f12:	f242 2022 	movw	r0, #8738	@ 0x2222
 8001f16:	f004 fe59 	bl	8006bcc <osThreadFlagsWait>
 8001f1a:	60f8      	str	r0, [r7, #12]
		  if(!(ret & 0x80000000)){ // 
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	db35      	blt.n	8001f8e <accelTask+0xa2>
			  interval = 10; // 10ms 
 8001f22:	230a      	movs	r3, #10
 8001f24:	613b      	str	r3, [r7, #16]
			  Accel_ProcessData();
 8001f26:	f7ff f96b 	bl	8001200 <Accel_ProcessData>
		  	  taskENTER_CRITICAL(); //   - Put
 8001f2a:	f007 facf 	bl	80094cc <vPortEnterCritical>
		  	  g_accel_raw.x = (int16_t)(ax * 100.0f);
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <accelTask+0xb8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	491d      	ldr	r1, [pc, #116]	@ (8001fa8 <accelTask+0xbc>)
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe feb5 	bl	8000ca4 <__aeabi_fmul>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff f801 	bl	8000f44 <__aeabi_f2iz>
 8001f42:	4603      	mov	r3, r0
 8001f44:	b21a      	sxth	r2, r3
 8001f46:	4b19      	ldr	r3, [pc, #100]	@ (8001fac <accelTask+0xc0>)
 8001f48:	801a      	strh	r2, [r3, #0]
		  	  g_accel_raw.y = (int16_t)(ay * 100.0f);
 8001f4a:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <accelTask+0xc4>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4916      	ldr	r1, [pc, #88]	@ (8001fa8 <accelTask+0xbc>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe fea7 	bl	8000ca4 <__aeabi_fmul>
 8001f56:	4603      	mov	r3, r0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe fff3 	bl	8000f44 <__aeabi_f2iz>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	b21a      	sxth	r2, r3
 8001f62:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <accelTask+0xc0>)
 8001f64:	805a      	strh	r2, [r3, #2]
		  	  g_accel_raw.z = (int16_t)(az * 100.0f);
 8001f66:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <accelTask+0xc8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	490f      	ldr	r1, [pc, #60]	@ (8001fa8 <accelTask+0xbc>)
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe fe99 	bl	8000ca4 <__aeabi_fmul>
 8001f72:	4603      	mov	r3, r0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe ffe5 	bl	8000f44 <__aeabi_f2iz>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	b21a      	sxth	r2, r3
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <accelTask+0xc0>)
 8001f80:	809a      	strh	r2, [r3, #4]
		  	  taskEXIT_CRITICAL(); //  
 8001f82:	f007 fad3 	bl	800952c <vPortExitCritical>
		  }
		  break;
 8001f86:	e002      	b.n	8001f8e <accelTask+0xa2>
	  default:
		  interval = 1; // 1ms
 8001f88:	2301      	movs	r3, #1
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	e000      	b.n	8001f90 <accelTask+0xa4>
		  break;
 8001f8e:	bf00      	nop
	  }
	  tick += interval;
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4413      	add	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]
	  osDelayUntil(tick);
 8001f98:	6978      	ldr	r0, [r7, #20]
 8001f9a:	f004 feb3 	bl	8006d04 <osDelayUntil>
	  switch(state_global){
 8001f9e:	e7ac      	b.n	8001efa <accelTask+0xe>
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	2000020c 	.word	0x2000020c
 8001fa8:	42c80000 	.word	0x42c80000
 8001fac:	20000454 	.word	0x20000454
 8001fb0:	20000210 	.word	0x20000210
 8001fb4:	20000214 	.word	0x20000214

08001fb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fbc:	b672      	cpsid	i
}
 8001fbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <Error_Handler+0x8>

08001fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fca:	4b18      	ldr	r3, [pc, #96]	@ (800202c <HAL_MspInit+0x68>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	4a17      	ldr	r2, [pc, #92]	@ (800202c <HAL_MspInit+0x68>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6193      	str	r3, [r2, #24]
 8001fd6:	4b15      	ldr	r3, [pc, #84]	@ (800202c <HAL_MspInit+0x68>)
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe2:	4b12      	ldr	r3, [pc, #72]	@ (800202c <HAL_MspInit+0x68>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	4a11      	ldr	r2, [pc, #68]	@ (800202c <HAL_MspInit+0x68>)
 8001fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fec:	61d3      	str	r3, [r2, #28]
 8001fee:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <HAL_MspInit+0x68>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	210f      	movs	r1, #15
 8001ffe:	f06f 0001 	mvn.w	r0, #1
 8002002:	f001 fb86 	bl	8003712 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002006:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <HAL_MspInit+0x6c>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	4a04      	ldr	r2, [pc, #16]	@ (8002030 <HAL_MspInit+0x6c>)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000
 8002030:	40010000 	.word	0x40010000

08002034 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 0310 	add.w	r3, r7, #16
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a20      	ldr	r2, [pc, #128]	@ (80020d0 <HAL_CAN_MspInit+0x9c>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d139      	bne.n	80020c8 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002054:	4b1f      	ldr	r3, [pc, #124]	@ (80020d4 <HAL_CAN_MspInit+0xa0>)
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	4a1e      	ldr	r2, [pc, #120]	@ (80020d4 <HAL_CAN_MspInit+0xa0>)
 800205a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800205e:	61d3      	str	r3, [r2, #28]
 8002060:	4b1c      	ldr	r3, [pc, #112]	@ (80020d4 <HAL_CAN_MspInit+0xa0>)
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800206c:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <HAL_CAN_MspInit+0xa0>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	4a18      	ldr	r2, [pc, #96]	@ (80020d4 <HAL_CAN_MspInit+0xa0>)
 8002072:	f043 0304 	orr.w	r3, r3, #4
 8002076:	6193      	str	r3, [r2, #24]
 8002078:	4b16      	ldr	r3, [pc, #88]	@ (80020d4 <HAL_CAN_MspInit+0xa0>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002084:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002088:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002092:	f107 0310 	add.w	r3, r7, #16
 8002096:	4619      	mov	r1, r3
 8002098:	480f      	ldr	r0, [pc, #60]	@ (80020d8 <HAL_CAN_MspInit+0xa4>)
 800209a:	f001 fdd7 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800209e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a4:	2302      	movs	r3, #2
 80020a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020a8:	2303      	movs	r3, #3
 80020aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	f107 0310 	add.w	r3, r7, #16
 80020b0:	4619      	mov	r1, r3
 80020b2:	4809      	ldr	r0, [pc, #36]	@ (80020d8 <HAL_CAN_MspInit+0xa4>)
 80020b4:	f001 fdca 	bl	8003c4c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2105      	movs	r1, #5
 80020bc:	2014      	movs	r0, #20
 80020be:	f001 fb28 	bl	8003712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80020c2:	2014      	movs	r0, #20
 80020c4:	f001 fb41 	bl	800374a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80020c8:	bf00      	nop
 80020ca:	3720      	adds	r7, #32
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40006400 	.word	0x40006400
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40010800 	.word	0x40010800

080020dc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0310 	add.w	r3, r7, #16
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a3b      	ldr	r2, [pc, #236]	@ (80021e4 <HAL_I2C_MspInit+0x108>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d16f      	bne.n	80021dc <HAL_I2C_MspInit+0x100>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fc:	4b3a      	ldr	r3, [pc, #232]	@ (80021e8 <HAL_I2C_MspInit+0x10c>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	4a39      	ldr	r2, [pc, #228]	@ (80021e8 <HAL_I2C_MspInit+0x10c>)
 8002102:	f043 0308 	orr.w	r3, r3, #8
 8002106:	6193      	str	r3, [r2, #24]
 8002108:	4b37      	ldr	r3, [pc, #220]	@ (80021e8 <HAL_I2C_MspInit+0x10c>)
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002114:	23c0      	movs	r3, #192	@ 0xc0
 8002116:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002118:	2312      	movs	r3, #18
 800211a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800211c:	2303      	movs	r3, #3
 800211e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	4619      	mov	r1, r3
 8002126:	4831      	ldr	r0, [pc, #196]	@ (80021ec <HAL_I2C_MspInit+0x110>)
 8002128:	f001 fd90 	bl	8003c4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800212c:	4b2e      	ldr	r3, [pc, #184]	@ (80021e8 <HAL_I2C_MspInit+0x10c>)
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	4a2d      	ldr	r2, [pc, #180]	@ (80021e8 <HAL_I2C_MspInit+0x10c>)
 8002132:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002136:	61d3      	str	r3, [r2, #28]
 8002138:	4b2b      	ldr	r3, [pc, #172]	@ (80021e8 <HAL_I2C_MspInit+0x10c>)
 800213a:	69db      	ldr	r3, [r3, #28]
 800213c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8002144:	4b2a      	ldr	r3, [pc, #168]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002146:	4a2b      	ldr	r2, [pc, #172]	@ (80021f4 <HAL_I2C_MspInit+0x118>)
 8002148:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800214a:	4b29      	ldr	r3, [pc, #164]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 800214c:	2200      	movs	r2, #0
 800214e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002150:	4b27      	ldr	r3, [pc, #156]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002156:	4b26      	ldr	r3, [pc, #152]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002158:	2280      	movs	r2, #128	@ 0x80
 800215a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800215c:	4b24      	ldr	r3, [pc, #144]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 800215e:	2200      	movs	r2, #0
 8002160:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002162:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002164:	2200      	movs	r2, #0
 8002166:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002168:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 800216a:	2200      	movs	r2, #0
 800216c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800216e:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002170:	2200      	movs	r2, #0
 8002172:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002174:	481e      	ldr	r0, [pc, #120]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002176:	f001 fb03 	bl	8003780 <HAL_DMA_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8002180:	f7ff ff1a 	bl	8001fb8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a1a      	ldr	r2, [pc, #104]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 8002188:	639a      	str	r2, [r3, #56]	@ 0x38
 800218a:	4a19      	ldr	r2, [pc, #100]	@ (80021f0 <HAL_I2C_MspInit+0x114>)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 8002192:	4a1a      	ldr	r2, [pc, #104]	@ (80021fc <HAL_I2C_MspInit+0x120>)
 8002194:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002196:	4b18      	ldr	r3, [pc, #96]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 8002198:	2210      	movs	r2, #16
 800219a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021a4:	2280      	movs	r2, #128	@ 0x80
 80021a6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021a8:	4b13      	ldr	r3, [pc, #76]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021ae:	4b12      	ldr	r3, [pc, #72]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80021b4:	4b10      	ldr	r3, [pc, #64]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021ba:	4b0f      	ldr	r3, [pc, #60]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80021c0:	480d      	ldr	r0, [pc, #52]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021c2:	f001 fadd 	bl	8003780 <HAL_DMA_Init>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 80021cc:	f7ff fef4 	bl	8001fb8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a09      	ldr	r2, [pc, #36]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021d6:	4a08      	ldr	r2, [pc, #32]	@ (80021f8 <HAL_I2C_MspInit+0x11c>)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80021dc:	bf00      	nop
 80021de:	3720      	adds	r7, #32
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40005400 	.word	0x40005400
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40010c00 	.word	0x40010c00
 80021f0:	20000294 	.word	0x20000294
 80021f4:	40020080 	.word	0x40020080
 80021f8:	200002d8 	.word	0x200002d8
 80021fc:	4002006c 	.word	0x4002006c

08002200 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b088      	sub	sp, #32
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a46      	ldr	r2, [pc, #280]	@ (8002334 <HAL_SPI_MspInit+0x134>)
 800221c:	4293      	cmp	r3, r2
 800221e:	f040 8084 	bne.w	800232a <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002222:	4b45      	ldr	r3, [pc, #276]	@ (8002338 <HAL_SPI_MspInit+0x138>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	4a44      	ldr	r2, [pc, #272]	@ (8002338 <HAL_SPI_MspInit+0x138>)
 8002228:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800222c:	6193      	str	r3, [r2, #24]
 800222e:	4b42      	ldr	r3, [pc, #264]	@ (8002338 <HAL_SPI_MspInit+0x138>)
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223a:	4b3f      	ldr	r3, [pc, #252]	@ (8002338 <HAL_SPI_MspInit+0x138>)
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	4a3e      	ldr	r2, [pc, #248]	@ (8002338 <HAL_SPI_MspInit+0x138>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	6193      	str	r3, [r2, #24]
 8002246:	4b3c      	ldr	r3, [pc, #240]	@ (8002338 <HAL_SPI_MspInit+0x138>)
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002252:	23a0      	movs	r3, #160	@ 0xa0
 8002254:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800225a:	2303      	movs	r3, #3
 800225c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	4619      	mov	r1, r3
 8002264:	4835      	ldr	r0, [pc, #212]	@ (800233c <HAL_SPI_MspInit+0x13c>)
 8002266:	f001 fcf1 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800226a:	2340      	movs	r3, #64	@ 0x40
 800226c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002276:	f107 0310 	add.w	r3, r7, #16
 800227a:	4619      	mov	r1, r3
 800227c:	482f      	ldr	r0, [pc, #188]	@ (800233c <HAL_SPI_MspInit+0x13c>)
 800227e:	f001 fce5 	bl	8003c4c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002282:	4b2f      	ldr	r3, [pc, #188]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 8002284:	4a2f      	ldr	r2, [pc, #188]	@ (8002344 <HAL_SPI_MspInit+0x144>)
 8002286:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002288:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 800228a:	2210      	movs	r2, #16
 800228c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800228e:	4b2c      	ldr	r3, [pc, #176]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002294:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 8002296:	2280      	movs	r2, #128	@ 0x80
 8002298:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800229a:	4b29      	ldr	r3, [pc, #164]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 800229c:	2200      	movs	r2, #0
 800229e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022a0:	4b27      	ldr	r3, [pc, #156]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80022a6:	4b26      	ldr	r3, [pc, #152]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022ac:	4b24      	ldr	r3, [pc, #144]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80022b2:	4823      	ldr	r0, [pc, #140]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 80022b4:	f001 fa64 	bl	8003780 <HAL_DMA_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 80022be:	f7ff fe7b 	bl	8001fb8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 80022c6:	649a      	str	r2, [r3, #72]	@ 0x48
 80022c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002340 <HAL_SPI_MspInit+0x140>)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80022ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022d0:	4a1e      	ldr	r2, [pc, #120]	@ (800234c <HAL_SPI_MspInit+0x14c>)
 80022d2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022da:	4b1b      	ldr	r3, [pc, #108]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022dc:	2200      	movs	r2, #0
 80022de:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022e0:	4b19      	ldr	r3, [pc, #100]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022e2:	2280      	movs	r2, #128	@ 0x80
 80022e4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022e6:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022ec:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022f8:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80022fe:	4812      	ldr	r0, [pc, #72]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 8002300:	f001 fa3e 	bl	8003780 <HAL_DMA_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 800230a:	f7ff fe55 	bl	8001fb8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a0d      	ldr	r2, [pc, #52]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 8002312:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002314:	4a0c      	ldr	r2, [pc, #48]	@ (8002348 <HAL_SPI_MspInit+0x148>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2106      	movs	r1, #6
 800231e:	2023      	movs	r0, #35	@ 0x23
 8002320:	f001 f9f7 	bl	8003712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002324:	2023      	movs	r0, #35	@ 0x23
 8002326:	f001 fa10 	bl	800374a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800232a:	bf00      	nop
 800232c:	3720      	adds	r7, #32
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40013000 	.word	0x40013000
 8002338:	40021000 	.word	0x40021000
 800233c:	40010800 	.word	0x40010800
 8002340:	20000374 	.word	0x20000374
 8002344:	40020030 	.word	0x40020030
 8002348:	200003b8 	.word	0x200003b8
 800234c:	4002001c 	.word	0x4002001c

08002350 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b088      	sub	sp, #32
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002358:	f107 0310 	add.w	r3, r7, #16
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a1c      	ldr	r2, [pc, #112]	@ (80023dc <HAL_UART_MspInit+0x8c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d131      	bne.n	80023d4 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002370:	4b1b      	ldr	r3, [pc, #108]	@ (80023e0 <HAL_UART_MspInit+0x90>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	4a1a      	ldr	r2, [pc, #104]	@ (80023e0 <HAL_UART_MspInit+0x90>)
 8002376:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800237a:	6193      	str	r3, [r2, #24]
 800237c:	4b18      	ldr	r3, [pc, #96]	@ (80023e0 <HAL_UART_MspInit+0x90>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002388:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HAL_UART_MspInit+0x90>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	4a14      	ldr	r2, [pc, #80]	@ (80023e0 <HAL_UART_MspInit+0x90>)
 800238e:	f043 0304 	orr.w	r3, r3, #4
 8002392:	6193      	str	r3, [r2, #24]
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_UART_MspInit+0x90>)
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a6:	2302      	movs	r3, #2
 80023a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023aa:	2303      	movs	r3, #3
 80023ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ae:	f107 0310 	add.w	r3, r7, #16
 80023b2:	4619      	mov	r1, r3
 80023b4:	480b      	ldr	r0, [pc, #44]	@ (80023e4 <HAL_UART_MspInit+0x94>)
 80023b6:	f001 fc49 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c8:	f107 0310 	add.w	r3, r7, #16
 80023cc:	4619      	mov	r1, r3
 80023ce:	4805      	ldr	r0, [pc, #20]	@ (80023e4 <HAL_UART_MspInit+0x94>)
 80023d0:	f001 fc3c 	bl	8003c4c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80023d4:	bf00      	nop
 80023d6:	3720      	adds	r7, #32
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40013800 	.word	0x40013800
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40010800 	.word	0x40010800

080023e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023ec:	bf00      	nop
 80023ee:	e7fd      	b.n	80023ec <NMI_Handler+0x4>

080023f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023f4:	bf00      	nop
 80023f6:	e7fd      	b.n	80023f4 <HardFault_Handler+0x4>

080023f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <MemManage_Handler+0x4>

08002400 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <BusFault_Handler+0x4>

08002408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <UsageFault_Handler+0x4>

08002410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002420:	f000 f97a 	bl	8002718 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002424:	f006 f930 	bl	8008688 <xTaskGetSchedulerState>
 8002428:	4603      	mov	r3, r0
 800242a:	2b01      	cmp	r3, #1
 800242c:	d001      	beq.n	8002432 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800242e:	f007 f8cb 	bl	80095c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800243c:	4802      	ldr	r0, [pc, #8]	@ (8002448 <DMA1_Channel2_IRQHandler+0x10>)
 800243e:	f001 fad1 	bl	80039e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	200003b8 	.word	0x200003b8

0800244c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002450:	4802      	ldr	r0, [pc, #8]	@ (800245c <DMA1_Channel3_IRQHandler+0x10>)
 8002452:	f001 fac7 	bl	80039e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000374 	.word	0x20000374

08002460 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002464:	4802      	ldr	r0, [pc, #8]	@ (8002470 <DMA1_Channel6_IRQHandler+0x10>)
 8002466:	f001 fabd 	bl	80039e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200002d8 	.word	0x200002d8

08002474 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002478:	4802      	ldr	r0, [pc, #8]	@ (8002484 <DMA1_Channel7_IRQHandler+0x10>)
 800247a:	f001 fab3 	bl	80039e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000294 	.word	0x20000294

08002488 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800248c:	4802      	ldr	r0, [pc, #8]	@ (8002498 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800248e:	f000 fe44 	bl	800311a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000218 	.word	0x20000218

0800249c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <SPI1_IRQHandler+0x10>)
 80024a2:	f003 fe3f 	bl	8006124 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	2000031c 	.word	0x2000031c

080024b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return 1;
 80024b4:	2301      	movs	r3, #1
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <_kill>:

int _kill(int pid, int sig)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024c8:	f008 f8a0 	bl	800a60c <__errno>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2216      	movs	r2, #22
 80024d0:	601a      	str	r2, [r3, #0]
  return -1;
 80024d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <_exit>:

void _exit (int status)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024e6:	f04f 31ff 	mov.w	r1, #4294967295
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffe7 	bl	80024be <_kill>
  while (1) {}    /* Make sure we hang here */
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <_exit+0x12>

080024f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	e00a      	b.n	800251c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002506:	f3af 8000 	nop.w
 800250a:	4601      	mov	r1, r0
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	1c5a      	adds	r2, r3, #1
 8002510:	60ba      	str	r2, [r7, #8]
 8002512:	b2ca      	uxtb	r2, r1
 8002514:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	3301      	adds	r3, #1
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	429a      	cmp	r2, r3
 8002522:	dbf0      	blt.n	8002506 <_read+0x12>
  }

  return len;
 8002524:	687b      	ldr	r3, [r7, #4]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b086      	sub	sp, #24
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	e009      	b.n	8002554 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	60ba      	str	r2, [r7, #8]
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	3301      	adds	r3, #1
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	429a      	cmp	r2, r3
 800255a:	dbf1      	blt.n	8002540 <_write+0x12>
  }
  return len;
 800255c:	687b      	ldr	r3, [r7, #4]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <_close>:

int _close(int file)
{
 8002566:	b480      	push	{r7}
 8002568:	b083      	sub	sp, #12
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002572:	4618      	mov	r0, r3
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800258c:	605a      	str	r2, [r3, #4]
  return 0;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr

0800259a <_isatty>:

int _isatty(int file)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025a2:	2301      	movs	r3, #1
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b085      	sub	sp, #20
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
	...

080025c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025d0:	4a14      	ldr	r2, [pc, #80]	@ (8002624 <_sbrk+0x5c>)
 80025d2:	4b15      	ldr	r3, [pc, #84]	@ (8002628 <_sbrk+0x60>)
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025dc:	4b13      	ldr	r3, [pc, #76]	@ (800262c <_sbrk+0x64>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d102      	bne.n	80025ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025e4:	4b11      	ldr	r3, [pc, #68]	@ (800262c <_sbrk+0x64>)
 80025e6:	4a12      	ldr	r2, [pc, #72]	@ (8002630 <_sbrk+0x68>)
 80025e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <_sbrk+0x64>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4413      	add	r3, r2
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d207      	bcs.n	8002608 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025f8:	f008 f808 	bl	800a60c <__errno>
 80025fc:	4603      	mov	r3, r0
 80025fe:	220c      	movs	r2, #12
 8002600:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002602:	f04f 33ff 	mov.w	r3, #4294967295
 8002606:	e009      	b.n	800261c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002608:	4b08      	ldr	r3, [pc, #32]	@ (800262c <_sbrk+0x64>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800260e:	4b07      	ldr	r3, [pc, #28]	@ (800262c <_sbrk+0x64>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	4a05      	ldr	r2, [pc, #20]	@ (800262c <_sbrk+0x64>)
 8002618:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800261a:	68fb      	ldr	r3, [r7, #12]
}
 800261c:	4618      	mov	r0, r3
 800261e:	3718      	adds	r7, #24
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20005000 	.word	0x20005000
 8002628:	00000400 	.word	0x00000400
 800262c:	2000047c 	.word	0x2000047c
 8002630:	20001f20 	.word	0x20001f20

08002634 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002640:	f7ff fff8 	bl	8002634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002644:	480b      	ldr	r0, [pc, #44]	@ (8002674 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002646:	490c      	ldr	r1, [pc, #48]	@ (8002678 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002648:	4a0c      	ldr	r2, [pc, #48]	@ (800267c <LoopFillZerobss+0x16>)
  movs r3, #0
 800264a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800264c:	e002      	b.n	8002654 <LoopCopyDataInit>

0800264e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800264e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002652:	3304      	adds	r3, #4

08002654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002658:	d3f9      	bcc.n	800264e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800265a:	4a09      	ldr	r2, [pc, #36]	@ (8002680 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800265c:	4c09      	ldr	r4, [pc, #36]	@ (8002684 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800265e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002660:	e001      	b.n	8002666 <LoopFillZerobss>

08002662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002664:	3204      	adds	r2, #4

08002666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002668:	d3fb      	bcc.n	8002662 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800266a:	f007 ffd5 	bl	800a618 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800266e:	f7ff f8f5 	bl	800185c <main>
  bx lr
 8002672:	4770      	bx	lr
  ldr r0, =_sdata
 8002674:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002678:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800267c:	0800c824 	.word	0x0800c824
  ldr r2, =_sbss
 8002680:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002684:	20001f20 	.word	0x20001f20

08002688 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002688:	e7fe      	b.n	8002688 <ADC1_2_IRQHandler>
	...

0800268c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002690:	4b08      	ldr	r3, [pc, #32]	@ (80026b4 <HAL_Init+0x28>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a07      	ldr	r2, [pc, #28]	@ (80026b4 <HAL_Init+0x28>)
 8002696:	f043 0310 	orr.w	r3, r3, #16
 800269a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800269c:	2003      	movs	r0, #3
 800269e:	f001 f82d 	bl	80036fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026a2:	200f      	movs	r0, #15
 80026a4:	f000 f808 	bl	80026b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026a8:	f7ff fc8c 	bl	8001fc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40022000 	.word	0x40022000

080026b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026c0:	4b12      	ldr	r3, [pc, #72]	@ (800270c <HAL_InitTick+0x54>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <HAL_InitTick+0x58>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80026d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d6:	4618      	mov	r0, r3
 80026d8:	f001 f845 	bl	8003766 <HAL_SYSTICK_Config>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e00e      	b.n	8002704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b0f      	cmp	r3, #15
 80026ea:	d80a      	bhi.n	8002702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ec:	2200      	movs	r2, #0
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	f04f 30ff 	mov.w	r0, #4294967295
 80026f4:	f001 f80d 	bl	8003712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026f8:	4a06      	ldr	r2, [pc, #24]	@ (8002714 <HAL_InitTick+0x5c>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20000004 	.word	0x20000004
 8002710:	2000000c 	.word	0x2000000c
 8002714:	20000008 	.word	0x20000008

08002718 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800271c:	4b05      	ldr	r3, [pc, #20]	@ (8002734 <HAL_IncTick+0x1c>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4b05      	ldr	r3, [pc, #20]	@ (8002738 <HAL_IncTick+0x20>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4413      	add	r3, r2
 8002728:	4a03      	ldr	r2, [pc, #12]	@ (8002738 <HAL_IncTick+0x20>)
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	2000000c 	.word	0x2000000c
 8002738:	20000480 	.word	0x20000480

0800273c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return uwTick;
 8002740:	4b02      	ldr	r3, [pc, #8]	@ (800274c <HAL_GetTick+0x10>)
 8002742:	681b      	ldr	r3, [r3, #0]
}
 8002744:	4618      	mov	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	20000480 	.word	0x20000480

08002750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002758:	f7ff fff0 	bl	800273c <HAL_GetTick>
 800275c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d005      	beq.n	8002776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800276a:	4b0a      	ldr	r3, [pc, #40]	@ (8002794 <HAL_Delay+0x44>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002776:	bf00      	nop
 8002778:	f7ff ffe0 	bl	800273c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	429a      	cmp	r2, r3
 8002786:	d8f7      	bhi.n	8002778 <HAL_Delay+0x28>
  {
  }
}
 8002788:	bf00      	nop
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	2000000c 	.word	0x2000000c

08002798 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e0ed      	b.n	8002986 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d102      	bne.n	80027bc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff fc3c 	bl	8002034 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f042 0201 	orr.w	r2, r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027cc:	f7ff ffb6 	bl	800273c <HAL_GetTick>
 80027d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027d2:	e012      	b.n	80027fa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027d4:	f7ff ffb2 	bl	800273c <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b0a      	cmp	r3, #10
 80027e0:	d90b      	bls.n	80027fa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2205      	movs	r2, #5
 80027f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e0c5      	b.n	8002986 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0e5      	beq.n	80027d4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0202 	bic.w	r2, r2, #2
 8002816:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002818:	f7ff ff90 	bl	800273c <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800281e:	e012      	b.n	8002846 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002820:	f7ff ff8c 	bl	800273c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b0a      	cmp	r3, #10
 800282c:	d90b      	bls.n	8002846 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002832:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2205      	movs	r2, #5
 800283e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e09f      	b.n	8002986 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e5      	bne.n	8002820 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	7e1b      	ldrb	r3, [r3, #24]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d108      	bne.n	800286e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	e007      	b.n	800287e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800287c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	7e5b      	ldrb	r3, [r3, #25]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d108      	bne.n	8002898 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	e007      	b.n	80028a8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	7e9b      	ldrb	r3, [r3, #26]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d108      	bne.n	80028c2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0220 	orr.w	r2, r2, #32
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	e007      	b.n	80028d2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0220 	bic.w	r2, r2, #32
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	7edb      	ldrb	r3, [r3, #27]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d108      	bne.n	80028ec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0210 	bic.w	r2, r2, #16
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	e007      	b.n	80028fc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0210 	orr.w	r2, r2, #16
 80028fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	7f1b      	ldrb	r3, [r3, #28]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d108      	bne.n	8002916 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0208 	orr.w	r2, r2, #8
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	e007      	b.n	8002926 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0208 	bic.w	r2, r2, #8
 8002924:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7f5b      	ldrb	r3, [r3, #29]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d108      	bne.n	8002940 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f042 0204 	orr.w	r2, r2, #4
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	e007      	b.n	8002950 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	431a      	orrs	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	431a      	orrs	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	ea42 0103 	orr.w	r1, r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	1e5a      	subs	r2, r3, #1
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	430a      	orrs	r2, r1
 8002974:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800298e:	b480      	push	{r7}
 8002990:	b087      	sub	sp, #28
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
 8002996:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80029a6:	7cfb      	ldrb	r3, [r7, #19]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d003      	beq.n	80029b4 <HAL_CAN_ConfigFilter+0x26>
 80029ac:	7cfb      	ldrb	r3, [r7, #19]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	f040 80aa 	bne.w	8002b08 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80029ba:	f043 0201 	orr.w	r2, r3, #1
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f003 031f 	and.w	r3, r3, #31
 80029cc:	2201      	movs	r2, #1
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	43db      	mvns	r3, r3
 80029de:	401a      	ands	r2, r3
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d123      	bne.n	8002a36 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	43db      	mvns	r3, r3
 80029f8:	401a      	ands	r2, r3
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a10:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	3248      	adds	r2, #72	@ 0x48
 8002a16:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a2a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a2c:	6979      	ldr	r1, [r7, #20]
 8002a2e:	3348      	adds	r3, #72	@ 0x48
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	440b      	add	r3, r1
 8002a34:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d122      	bne.n	8002a84 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a5e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	3248      	adds	r2, #72	@ 0x48
 8002a64:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a78:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a7a:	6979      	ldr	r1, [r7, #20]
 8002a7c:	3348      	adds	r3, #72	@ 0x48
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	440b      	add	r3, r1
 8002a82:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d109      	bne.n	8002aa0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	43db      	mvns	r3, r3
 8002a96:	401a      	ands	r2, r3
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002a9e:	e007      	b.n	8002ab0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d109      	bne.n	8002acc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	401a      	ands	r2, r3
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002aca:	e007      	b.n	8002adc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d107      	bne.n	8002af4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	431a      	orrs	r2, r3
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002afa:	f023 0201 	bic.w	r2, r3, #1
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	e006      	b.n	8002b16 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
  }
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d12e      	bne.n	8002b92 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f022 0201 	bic.w	r2, r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b4c:	f7ff fdf6 	bl	800273c <HAL_GetTick>
 8002b50:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b52:	e012      	b.n	8002b7a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b54:	f7ff fdf2 	bl	800273c <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b0a      	cmp	r3, #10
 8002b60:	d90b      	bls.n	8002b7a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b66:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2205      	movs	r2, #5
 8002b72:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e012      	b.n	8002ba0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e5      	bne.n	8002b54 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	e006      	b.n	8002ba0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
  }
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d133      	bne.n	8002c24 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bcc:	f7ff fdb6 	bl	800273c <HAL_GetTick>
 8002bd0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bd2:	e012      	b.n	8002bfa <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bd4:	f7ff fdb2 	bl	800273c <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b0a      	cmp	r3, #10
 8002be0:	d90b      	bls.n	8002bfa <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2205      	movs	r2, #5
 8002bf2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e01b      	b.n	8002c32 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0e5      	beq.n	8002bd4 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0202 	bic.w	r2, r2, #2
 8002c16:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	e006      	b.n	8002c32 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
  }
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b089      	sub	sp, #36	@ 0x24
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	60f8      	str	r0, [r7, #12]
 8002c42:	60b9      	str	r1, [r7, #8]
 8002c44:	607a      	str	r2, [r7, #4]
 8002c46:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c58:	7ffb      	ldrb	r3, [r7, #31]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d003      	beq.n	8002c66 <HAL_CAN_AddTxMessage+0x2c>
 8002c5e:	7ffb      	ldrb	r3, [r7, #31]
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	f040 80ad 	bne.w	8002dc0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d105      	bne.n	8002c86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8095 	beq.w	8002db0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	0e1b      	lsrs	r3, r3, #24
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002c90:	2201      	movs	r2, #1
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	409a      	lsls	r2, r3
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10d      	bne.n	8002cbe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cac:	68f9      	ldr	r1, [r7, #12]
 8002cae:	6809      	ldr	r1, [r1, #0]
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	3318      	adds	r3, #24
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	440b      	add	r3, r1
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	e00f      	b.n	8002cde <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cc8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cce:	68f9      	ldr	r1, [r7, #12]
 8002cd0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002cd2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	3318      	adds	r3, #24
 8002cd8:	011b      	lsls	r3, r3, #4
 8002cda:	440b      	add	r3, r1
 8002cdc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6819      	ldr	r1, [r3, #0]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	3318      	adds	r3, #24
 8002cea:	011b      	lsls	r3, r3, #4
 8002cec:	440b      	add	r3, r1
 8002cee:	3304      	adds	r3, #4
 8002cf0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	7d1b      	ldrb	r3, [r3, #20]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d111      	bne.n	8002d1e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3318      	adds	r3, #24
 8002d02:	011b      	lsls	r3, r3, #4
 8002d04:	4413      	add	r3, r2
 8002d06:	3304      	adds	r3, #4
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	6811      	ldr	r1, [r2, #0]
 8002d0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	3318      	adds	r3, #24
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	440b      	add	r3, r1
 8002d1a:	3304      	adds	r3, #4
 8002d1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	3307      	adds	r3, #7
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	061a      	lsls	r2, r3, #24
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	3306      	adds	r3, #6
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	041b      	lsls	r3, r3, #16
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3305      	adds	r3, #5
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	3204      	adds	r2, #4
 8002d3e:	7812      	ldrb	r2, [r2, #0]
 8002d40:	4610      	mov	r0, r2
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	6811      	ldr	r1, [r2, #0]
 8002d46:	ea43 0200 	orr.w	r2, r3, r0
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	440b      	add	r3, r1
 8002d50:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002d54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3303      	adds	r3, #3
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	061a      	lsls	r2, r3, #24
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3302      	adds	r3, #2
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	041b      	lsls	r3, r3, #16
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	4313      	orrs	r3, r2
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	7812      	ldrb	r2, [r2, #0]
 8002d76:	4610      	mov	r0, r2
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	6811      	ldr	r1, [r2, #0]
 8002d7c:	ea43 0200 	orr.w	r2, r3, r0
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	011b      	lsls	r3, r3, #4
 8002d84:	440b      	add	r3, r1
 8002d86:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002d8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	3318      	adds	r3, #24
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	4413      	add	r3, r2
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	6811      	ldr	r1, [r2, #0]
 8002d9e:	f043 0201 	orr.w	r2, r3, #1
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	3318      	adds	r3, #24
 8002da6:	011b      	lsls	r3, r3, #4
 8002da8:	440b      	add	r3, r1
 8002daa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e00e      	b.n	8002dce <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e006      	b.n	8002dce <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
  }
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3724      	adds	r7, #36	@ 0x24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dea:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002dec:	7afb      	ldrb	r3, [r7, #11]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d002      	beq.n	8002df8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002df2:	7afb      	ldrb	r3, [r7, #11]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d11d      	bne.n	8002e34 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	3301      	adds	r3, #1
 8002e32:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002e34:	68fb      	ldr	r3, [r7, #12]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr

08002e40 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002e40:	b480      	push	{r7}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e54:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e56:	7dfb      	ldrb	r3, [r7, #23]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d003      	beq.n	8002e64 <HAL_CAN_GetRxMessage+0x24>
 8002e5c:	7dfb      	ldrb	r3, [r7, #23]
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	f040 8103 	bne.w	800306a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10e      	bne.n	8002e88 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	f003 0303 	and.w	r3, r3, #3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d116      	bne.n	8002ea6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0f7      	b.n	8003078 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d107      	bne.n	8002ea6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e0e8      	b.n	8003078 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	331b      	adds	r3, #27
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	4413      	add	r3, r2
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0204 	and.w	r2, r3, #4
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10c      	bne.n	8002ede <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	331b      	adds	r3, #27
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	4413      	add	r3, r2
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	0d5b      	lsrs	r3, r3, #21
 8002ed4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	e00b      	b.n	8002ef6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	331b      	adds	r3, #27
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	4413      	add	r3, r2
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	08db      	lsrs	r3, r3, #3
 8002eee:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	331b      	adds	r3, #27
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	4413      	add	r3, r2
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0202 	and.w	r2, r3, #2
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	331b      	adds	r3, #27
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	4413      	add	r3, r2
 8002f18:	3304      	adds	r3, #4
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0308 	and.w	r3, r3, #8
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d003      	beq.n	8002f2c <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2208      	movs	r2, #8
 8002f28:	611a      	str	r2, [r3, #16]
 8002f2a:	e00b      	b.n	8002f44 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	331b      	adds	r3, #27
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	4413      	add	r3, r2
 8002f38:	3304      	adds	r3, #4
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 020f 	and.w	r2, r3, #15
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	331b      	adds	r3, #27
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	4413      	add	r3, r2
 8002f50:	3304      	adds	r3, #4
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	0a1b      	lsrs	r3, r3, #8
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	331b      	adds	r3, #27
 8002f64:	011b      	lsls	r3, r3, #4
 8002f66:	4413      	add	r3, r2
 8002f68:	3304      	adds	r3, #4
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	0c1b      	lsrs	r3, r3, #16
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	4413      	add	r3, r2
 8002f7e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	4413      	add	r3, r2
 8002f94:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	0a1a      	lsrs	r2, r3, #8
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	4413      	add	r3, r2
 8002fae:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	0c1a      	lsrs	r2, r3, #16
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	3302      	adds	r3, #2
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	011b      	lsls	r3, r3, #4
 8002fc6:	4413      	add	r3, r2
 8002fc8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	0e1a      	lsrs	r2, r3, #24
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	3303      	adds	r3, #3
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	3304      	adds	r3, #4
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	0a1a      	lsrs	r2, r3, #8
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	3305      	adds	r3, #5
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	4413      	add	r3, r2
 8003014:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	0c1a      	lsrs	r2, r3, #16
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	3306      	adds	r3, #6
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	4413      	add	r3, r2
 800302e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	0e1a      	lsrs	r2, r3, #24
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	3307      	adds	r3, #7
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d108      	bne.n	8003056 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0220 	orr.w	r2, r2, #32
 8003052:	60da      	str	r2, [r3, #12]
 8003054:	e007      	b.n	8003066 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	691a      	ldr	r2, [r3, #16]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f042 0220 	orr.w	r2, r2, #32
 8003064:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	e006      	b.n	8003078 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
  }
}
 8003078:	4618      	mov	r0, r3
 800307a:	371c      	adds	r7, #28
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr

08003082 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8003082:	b480      	push	{r7}
 8003084:	b085      	sub	sp, #20
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
 800308a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003096:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003098:	7afb      	ldrb	r3, [r7, #11]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d002      	beq.n	80030a4 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800309e:	7afb      	ldrb	r3, [r7, #11]
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d10f      	bne.n	80030c4 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	e005      	b.n	80030c4 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	f003 0303 	and.w	r3, r3, #3
 80030c2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80030c4:	68fb      	ldr	r3, [r7, #12]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr

080030d0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030e0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d002      	beq.n	80030ee <HAL_CAN_ActivateNotification+0x1e>
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d109      	bne.n	8003102 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6959      	ldr	r1, [r3, #20]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	e006      	b.n	8003110 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003106:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
  }
}
 8003110:	4618      	mov	r0, r3
 8003112:	3714      	adds	r7, #20
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b08a      	sub	sp, #40	@ 0x28
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003122:	2300      	movs	r3, #0
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003156:	6a3b      	ldr	r3, [r7, #32]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b00      	cmp	r3, #0
 800315e:	d07c      	beq.n	800325a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d023      	beq.n	80031b2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2201      	movs	r2, #1
 8003170:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 f983 	bl	8003488 <HAL_CAN_TxMailbox0CompleteCallback>
 8003182:	e016      	b.n	80031b2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d004      	beq.n	8003198 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003194:	627b      	str	r3, [r7, #36]	@ 0x24
 8003196:	e00c      	b.n	80031b2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d004      	beq.n	80031ac <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80031a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80031aa:	e002      	b.n	80031b2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f000 f986 	bl	80034be <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d024      	beq.n	8003206 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f962 	bl	800349a <HAL_CAN_TxMailbox1CompleteCallback>
 80031d6:	e016      	b.n	8003206 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d004      	beq.n	80031ec <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80031e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ea:	e00c      	b.n	8003206 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d004      	beq.n	8003200 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80031f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80031fe:	e002      	b.n	8003206 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f965 	bl	80034d0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d024      	beq.n	800325a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003218:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d003      	beq.n	800322c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f941 	bl	80034ac <HAL_CAN_TxMailbox2CompleteCallback>
 800322a:	e016      	b.n	800325a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800323c:	627b      	str	r3, [r7, #36]	@ 0x24
 800323e:	e00c      	b.n	800325a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d004      	beq.n	8003254 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003250:	627b      	str	r3, [r7, #36]	@ 0x24
 8003252:	e002      	b.n	800325a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f944 	bl	80034e2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00c      	beq.n	800327e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f003 0310 	and.w	r3, r3, #16
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800326e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003270:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2210      	movs	r2, #16
 800327c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00b      	beq.n	80032a0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d006      	beq.n	80032a0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2208      	movs	r2, #8
 8003298:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f92a 	bl	80034f4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d009      	beq.n	80032be <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f003 0303 	and.w	r3, r3, #3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d002      	beq.n	80032be <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f7fe f8c1 	bl	8001440 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80032be:	6a3b      	ldr	r3, [r7, #32]
 80032c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00c      	beq.n	80032e2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f003 0310 	and.w	r3, r3, #16
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d007      	beq.n	80032e2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2210      	movs	r2, #16
 80032e0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80032e2:	6a3b      	ldr	r3, [r7, #32]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00b      	beq.n	8003304 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d006      	beq.n	8003304 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2208      	movs	r2, #8
 80032fc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f90a 	bl	8003518 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	f003 0310 	and.w	r3, r3, #16
 800330a:	2b00      	cmp	r3, #0
 800330c:	d009      	beq.n	8003322 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	f003 0303 	and.w	r3, r3, #3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f8f2 	bl	8003506 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00b      	beq.n	8003344 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f003 0310 	and.w	r3, r3, #16
 8003332:	2b00      	cmp	r3, #0
 8003334:	d006      	beq.n	8003344 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2210      	movs	r2, #16
 800333c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f8f3 	bl	800352a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00b      	beq.n	8003366 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b00      	cmp	r3, #0
 8003356:	d006      	beq.n	8003366 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2208      	movs	r2, #8
 800335e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f8eb 	bl	800353c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d07b      	beq.n	8003468 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f003 0304 	and.w	r3, r3, #4
 8003376:	2b00      	cmp	r3, #0
 8003378:	d072      	beq.n	8003460 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003380:	2b00      	cmp	r3, #0
 8003382:	d008      	beq.n	8003396 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800338a:	2b00      	cmp	r3, #0
 800338c:	d003      	beq.n	8003396 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800339c:	2b00      	cmp	r3, #0
 800339e:	d008      	beq.n	80033b2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80033aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ac:	f043 0302 	orr.w	r3, r3, #2
 80033b0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c8:	f043 0304 	orr.w	r3, r3, #4
 80033cc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80033ce:	6a3b      	ldr	r3, [r7, #32]
 80033d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d043      	beq.n	8003460 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d03e      	beq.n	8003460 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033e8:	2b60      	cmp	r3, #96	@ 0x60
 80033ea:	d02b      	beq.n	8003444 <HAL_CAN_IRQHandler+0x32a>
 80033ec:	2b60      	cmp	r3, #96	@ 0x60
 80033ee:	d82e      	bhi.n	800344e <HAL_CAN_IRQHandler+0x334>
 80033f0:	2b50      	cmp	r3, #80	@ 0x50
 80033f2:	d022      	beq.n	800343a <HAL_CAN_IRQHandler+0x320>
 80033f4:	2b50      	cmp	r3, #80	@ 0x50
 80033f6:	d82a      	bhi.n	800344e <HAL_CAN_IRQHandler+0x334>
 80033f8:	2b40      	cmp	r3, #64	@ 0x40
 80033fa:	d019      	beq.n	8003430 <HAL_CAN_IRQHandler+0x316>
 80033fc:	2b40      	cmp	r3, #64	@ 0x40
 80033fe:	d826      	bhi.n	800344e <HAL_CAN_IRQHandler+0x334>
 8003400:	2b30      	cmp	r3, #48	@ 0x30
 8003402:	d010      	beq.n	8003426 <HAL_CAN_IRQHandler+0x30c>
 8003404:	2b30      	cmp	r3, #48	@ 0x30
 8003406:	d822      	bhi.n	800344e <HAL_CAN_IRQHandler+0x334>
 8003408:	2b10      	cmp	r3, #16
 800340a:	d002      	beq.n	8003412 <HAL_CAN_IRQHandler+0x2f8>
 800340c:	2b20      	cmp	r3, #32
 800340e:	d005      	beq.n	800341c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003410:	e01d      	b.n	800344e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003414:	f043 0308 	orr.w	r3, r3, #8
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800341a:	e019      	b.n	8003450 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800341c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341e:	f043 0310 	orr.w	r3, r3, #16
 8003422:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003424:	e014      	b.n	8003450 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	f043 0320 	orr.w	r3, r3, #32
 800342c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800342e:	e00f      	b.n	8003450 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003436:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003438:	e00a      	b.n	8003450 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800343a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003440:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003442:	e005      	b.n	8003450 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800344a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800344c:	e000      	b.n	8003450 <HAL_CAN_IRQHandler+0x336>
            break;
 800344e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699a      	ldr	r2, [r3, #24]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800345e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2204      	movs	r2, #4
 8003466:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003474:	431a      	orrs	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7fe f8d8 	bl	8001630 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003480:	bf00      	nop
 8003482:	3728      	adds	r7, #40	@ 0x28
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	bc80      	pop	{r7}
 8003498:	4770      	bx	lr

0800349a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr

080034ac <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bc80      	pop	{r7}
 80034bc:	4770      	bx	lr

080034be <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr

080034d0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	bc80      	pop	{r7}
 80034e0:	4770      	bx	lr

080034e2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bc80      	pop	{r7}
 80034f2:	4770      	bx	lr

080034f4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr

08003506 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr

08003518 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	bc80      	pop	{r7}
 8003528:	4770      	bx	lr

0800352a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800352a:	b480      	push	{r7}
 800352c:	b083      	sub	sp, #12
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr

0800353c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr

08003564 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003574:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003580:	4013      	ands	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800358c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003596:	4a04      	ldr	r2, [pc, #16]	@ (80035a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	60d3      	str	r3, [r2, #12]
}
 800359c:	bf00      	nop
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b0:	4b04      	ldr	r3, [pc, #16]	@ (80035c4 <__NVIC_GetPriorityGrouping+0x18>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	0a1b      	lsrs	r3, r3, #8
 80035b6:	f003 0307 	and.w	r3, r3, #7
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	bc80      	pop	{r7}
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	e000ed00 	.word	0xe000ed00

080035c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	db0b      	blt.n	80035f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035da:	79fb      	ldrb	r3, [r7, #7]
 80035dc:	f003 021f 	and.w	r2, r3, #31
 80035e0:	4906      	ldr	r1, [pc, #24]	@ (80035fc <__NVIC_EnableIRQ+0x34>)
 80035e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	2001      	movs	r0, #1
 80035ea:	fa00 f202 	lsl.w	r2, r0, r2
 80035ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bc80      	pop	{r7}
 80035fa:	4770      	bx	lr
 80035fc:	e000e100 	.word	0xe000e100

08003600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	6039      	str	r1, [r7, #0]
 800360a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	2b00      	cmp	r3, #0
 8003612:	db0a      	blt.n	800362a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	b2da      	uxtb	r2, r3
 8003618:	490c      	ldr	r1, [pc, #48]	@ (800364c <__NVIC_SetPriority+0x4c>)
 800361a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361e:	0112      	lsls	r2, r2, #4
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	440b      	add	r3, r1
 8003624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003628:	e00a      	b.n	8003640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	4908      	ldr	r1, [pc, #32]	@ (8003650 <__NVIC_SetPriority+0x50>)
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	f003 030f 	and.w	r3, r3, #15
 8003636:	3b04      	subs	r3, #4
 8003638:	0112      	lsls	r2, r2, #4
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	440b      	add	r3, r1
 800363e:	761a      	strb	r2, [r3, #24]
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	e000e100 	.word	0xe000e100
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003654:	b480      	push	{r7}
 8003656:	b089      	sub	sp, #36	@ 0x24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f1c3 0307 	rsb	r3, r3, #7
 800366e:	2b04      	cmp	r3, #4
 8003670:	bf28      	it	cs
 8003672:	2304      	movcs	r3, #4
 8003674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	3304      	adds	r3, #4
 800367a:	2b06      	cmp	r3, #6
 800367c:	d902      	bls.n	8003684 <NVIC_EncodePriority+0x30>
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	3b03      	subs	r3, #3
 8003682:	e000      	b.n	8003686 <NVIC_EncodePriority+0x32>
 8003684:	2300      	movs	r3, #0
 8003686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003688:	f04f 32ff 	mov.w	r2, #4294967295
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43da      	mvns	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	401a      	ands	r2, r3
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800369c:	f04f 31ff 	mov.w	r1, #4294967295
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	fa01 f303 	lsl.w	r3, r1, r3
 80036a6:	43d9      	mvns	r1, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036ac:	4313      	orrs	r3, r2
         );
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3724      	adds	r7, #36	@ 0x24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr

080036b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036c8:	d301      	bcc.n	80036ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ca:	2301      	movs	r3, #1
 80036cc:	e00f      	b.n	80036ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ce:	4a0a      	ldr	r2, [pc, #40]	@ (80036f8 <SysTick_Config+0x40>)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036d6:	210f      	movs	r1, #15
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295
 80036dc:	f7ff ff90 	bl	8003600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e0:	4b05      	ldr	r3, [pc, #20]	@ (80036f8 <SysTick_Config+0x40>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036e6:	4b04      	ldr	r3, [pc, #16]	@ (80036f8 <SysTick_Config+0x40>)
 80036e8:	2207      	movs	r2, #7
 80036ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	e000e010 	.word	0xe000e010

080036fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff ff2d 	bl	8003564 <__NVIC_SetPriorityGrouping>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003712:	b580      	push	{r7, lr}
 8003714:	b086      	sub	sp, #24
 8003716:	af00      	add	r7, sp, #0
 8003718:	4603      	mov	r3, r0
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	607a      	str	r2, [r7, #4]
 800371e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003720:	2300      	movs	r3, #0
 8003722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003724:	f7ff ff42 	bl	80035ac <__NVIC_GetPriorityGrouping>
 8003728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	6978      	ldr	r0, [r7, #20]
 8003730:	f7ff ff90 	bl	8003654 <NVIC_EncodePriority>
 8003734:	4602      	mov	r2, r0
 8003736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800373a:	4611      	mov	r1, r2
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff ff5f 	bl	8003600 <__NVIC_SetPriority>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b082      	sub	sp, #8
 800374e:	af00      	add	r7, sp, #0
 8003750:	4603      	mov	r3, r0
 8003752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff ff35 	bl	80035c8 <__NVIC_EnableIRQ>
}
 800375e:	bf00      	nop
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7ff ffa2 	bl	80036b8 <SysTick_Config>
 8003774:	4603      	mov	r3, r0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
	...

08003780 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e043      	b.n	800381e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	461a      	mov	r2, r3
 800379c:	4b22      	ldr	r3, [pc, #136]	@ (8003828 <HAL_DMA_Init+0xa8>)
 800379e:	4413      	add	r3, r2
 80037a0:	4a22      	ldr	r2, [pc, #136]	@ (800382c <HAL_DMA_Init+0xac>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	091b      	lsrs	r3, r3, #4
 80037a8:	009a      	lsls	r2, r3, #2
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003830 <HAL_DMA_Init+0xb0>)
 80037b2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80037ca:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80037ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr
 8003828:	bffdfff8 	.word	0xbffdfff8
 800382c:	cccccccd 	.word	0xcccccccd
 8003830:	40020000 	.word	0x40020000

08003834 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003842:	2300      	movs	r3, #0
 8003844:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_DMA_Start_IT+0x20>
 8003850:	2302      	movs	r3, #2
 8003852:	e04b      	b.n	80038ec <HAL_DMA_Start_IT+0xb8>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d13a      	bne.n	80038de <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0201 	bic.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	68b9      	ldr	r1, [r7, #8]
 800388c:	68f8      	ldr	r0, [r7, #12]
 800388e:	f000 f9af 	bl	8003bf0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003896:	2b00      	cmp	r3, #0
 8003898:	d008      	beq.n	80038ac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 020e 	orr.w	r2, r2, #14
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	e00f      	b.n	80038cc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 0204 	bic.w	r2, r2, #4
 80038ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 020a 	orr.w	r2, r2, #10
 80038ca:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e005      	b.n	80038ea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038e6:	2302      	movs	r3, #2
 80038e8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80038ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d005      	beq.n	8003918 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2204      	movs	r2, #4
 8003910:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	73fb      	strb	r3, [r7, #15]
 8003916:	e051      	b.n	80039bc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 020e 	bic.w	r2, r2, #14
 8003926:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0201 	bic.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a22      	ldr	r2, [pc, #136]	@ (80039c8 <HAL_DMA_Abort_IT+0xd4>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d029      	beq.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a21      	ldr	r2, [pc, #132]	@ (80039cc <HAL_DMA_Abort_IT+0xd8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d022      	beq.n	8003992 <HAL_DMA_Abort_IT+0x9e>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a1f      	ldr	r2, [pc, #124]	@ (80039d0 <HAL_DMA_Abort_IT+0xdc>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d01a      	beq.n	800398c <HAL_DMA_Abort_IT+0x98>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1e      	ldr	r2, [pc, #120]	@ (80039d4 <HAL_DMA_Abort_IT+0xe0>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d012      	beq.n	8003986 <HAL_DMA_Abort_IT+0x92>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1c      	ldr	r2, [pc, #112]	@ (80039d8 <HAL_DMA_Abort_IT+0xe4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00a      	beq.n	8003980 <HAL_DMA_Abort_IT+0x8c>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a1b      	ldr	r2, [pc, #108]	@ (80039dc <HAL_DMA_Abort_IT+0xe8>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d102      	bne.n	800397a <HAL_DMA_Abort_IT+0x86>
 8003974:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003978:	e00e      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 800397a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800397e:	e00b      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003980:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003984:	e008      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003986:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800398a:	e005      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 800398c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003990:	e002      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003992:	2310      	movs	r3, #16
 8003994:	e000      	b.n	8003998 <HAL_DMA_Abort_IT+0xa4>
 8003996:	2301      	movs	r3, #1
 8003998:	4a11      	ldr	r2, [pc, #68]	@ (80039e0 <HAL_DMA_Abort_IT+0xec>)
 800399a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	4798      	blx	r3
    } 
  }
  return status;
 80039bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40020008 	.word	0x40020008
 80039cc:	4002001c 	.word	0x4002001c
 80039d0:	40020030 	.word	0x40020030
 80039d4:	40020044 	.word	0x40020044
 80039d8:	40020058 	.word	0x40020058
 80039dc:	4002006c 	.word	0x4002006c
 80039e0:	40020000 	.word	0x40020000

080039e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	2204      	movs	r2, #4
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d04f      	beq.n	8003aac <HAL_DMA_IRQHandler+0xc8>
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d04a      	beq.n	8003aac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0320 	and.w	r3, r3, #32
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d107      	bne.n	8003a34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 0204 	bic.w	r2, r2, #4
 8003a32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a66      	ldr	r2, [pc, #408]	@ (8003bd4 <HAL_DMA_IRQHandler+0x1f0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d029      	beq.n	8003a92 <HAL_DMA_IRQHandler+0xae>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a65      	ldr	r2, [pc, #404]	@ (8003bd8 <HAL_DMA_IRQHandler+0x1f4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d022      	beq.n	8003a8e <HAL_DMA_IRQHandler+0xaa>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a63      	ldr	r2, [pc, #396]	@ (8003bdc <HAL_DMA_IRQHandler+0x1f8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01a      	beq.n	8003a88 <HAL_DMA_IRQHandler+0xa4>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a62      	ldr	r2, [pc, #392]	@ (8003be0 <HAL_DMA_IRQHandler+0x1fc>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d012      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x9e>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a60      	ldr	r2, [pc, #384]	@ (8003be4 <HAL_DMA_IRQHandler+0x200>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00a      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x98>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a5f      	ldr	r2, [pc, #380]	@ (8003be8 <HAL_DMA_IRQHandler+0x204>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d102      	bne.n	8003a76 <HAL_DMA_IRQHandler+0x92>
 8003a70:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a74:	e00e      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a76:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003a7a:	e00b      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a7c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003a80:	e008      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a86:	e005      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a8c:	e002      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a8e:	2340      	movs	r3, #64	@ 0x40
 8003a90:	e000      	b.n	8003a94 <HAL_DMA_IRQHandler+0xb0>
 8003a92:	2304      	movs	r3, #4
 8003a94:	4a55      	ldr	r2, [pc, #340]	@ (8003bec <HAL_DMA_IRQHandler+0x208>)
 8003a96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 8094 	beq.w	8003bca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003aaa:	e08e      	b.n	8003bca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d056      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x186>
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d051      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10b      	bne.n	8003aec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 020a 	bic.w	r2, r2, #10
 8003ae2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a38      	ldr	r2, [pc, #224]	@ (8003bd4 <HAL_DMA_IRQHandler+0x1f0>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d029      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x166>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a37      	ldr	r2, [pc, #220]	@ (8003bd8 <HAL_DMA_IRQHandler+0x1f4>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d022      	beq.n	8003b46 <HAL_DMA_IRQHandler+0x162>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a35      	ldr	r2, [pc, #212]	@ (8003bdc <HAL_DMA_IRQHandler+0x1f8>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d01a      	beq.n	8003b40 <HAL_DMA_IRQHandler+0x15c>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a34      	ldr	r2, [pc, #208]	@ (8003be0 <HAL_DMA_IRQHandler+0x1fc>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d012      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x156>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a32      	ldr	r2, [pc, #200]	@ (8003be4 <HAL_DMA_IRQHandler+0x200>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d00a      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x150>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a31      	ldr	r2, [pc, #196]	@ (8003be8 <HAL_DMA_IRQHandler+0x204>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d102      	bne.n	8003b2e <HAL_DMA_IRQHandler+0x14a>
 8003b28:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003b2c:	e00e      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b32:	e00b      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b38:	e008      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b3e:	e005      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b44:	e002      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b46:	2320      	movs	r3, #32
 8003b48:	e000      	b.n	8003b4c <HAL_DMA_IRQHandler+0x168>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	4a27      	ldr	r2, [pc, #156]	@ (8003bec <HAL_DMA_IRQHandler+0x208>)
 8003b4e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d034      	beq.n	8003bca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b68:	e02f      	b.n	8003bca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	2208      	movs	r2, #8
 8003b70:	409a      	lsls	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d028      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x1e8>
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d023      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 020e 	bic.w	r2, r2, #14
 8003b92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d004      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	4798      	blx	r3
    }
  }
  return;
 8003bca:	bf00      	nop
 8003bcc:	bf00      	nop
}
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40020008 	.word	0x40020008
 8003bd8:	4002001c 	.word	0x4002001c
 8003bdc:	40020030 	.word	0x40020030
 8003be0:	40020044 	.word	0x40020044
 8003be4:	40020058 	.word	0x40020058
 8003be8:	4002006c 	.word	0x4002006c
 8003bec:	40020000 	.word	0x40020000

08003bf0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
 8003bfc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c06:	2101      	movs	r1, #1
 8003c08:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b10      	cmp	r3, #16
 8003c1c:	d108      	bne.n	8003c30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c2e:	e007      	b.n	8003c40 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68ba      	ldr	r2, [r7, #8]
 8003c36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	60da      	str	r2, [r3, #12]
}
 8003c40:	bf00      	nop
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bc80      	pop	{r7}
 8003c48:	4770      	bx	lr
	...

08003c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b08b      	sub	sp, #44	@ 0x2c
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c56:	2300      	movs	r3, #0
 8003c58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c5e:	e169      	b.n	8003f34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c60:	2201      	movs	r2, #1
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	69fa      	ldr	r2, [r7, #28]
 8003c70:	4013      	ands	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	f040 8158 	bne.w	8003f2e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	4a9a      	ldr	r2, [pc, #616]	@ (8003eec <HAL_GPIO_Init+0x2a0>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d05e      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003c88:	4a98      	ldr	r2, [pc, #608]	@ (8003eec <HAL_GPIO_Init+0x2a0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d875      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003c8e:	4a98      	ldr	r2, [pc, #608]	@ (8003ef0 <HAL_GPIO_Init+0x2a4>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d058      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003c94:	4a96      	ldr	r2, [pc, #600]	@ (8003ef0 <HAL_GPIO_Init+0x2a4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d86f      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003c9a:	4a96      	ldr	r2, [pc, #600]	@ (8003ef4 <HAL_GPIO_Init+0x2a8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d052      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003ca0:	4a94      	ldr	r2, [pc, #592]	@ (8003ef4 <HAL_GPIO_Init+0x2a8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d869      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003ca6:	4a94      	ldr	r2, [pc, #592]	@ (8003ef8 <HAL_GPIO_Init+0x2ac>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d04c      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003cac:	4a92      	ldr	r2, [pc, #584]	@ (8003ef8 <HAL_GPIO_Init+0x2ac>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d863      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003cb2:	4a92      	ldr	r2, [pc, #584]	@ (8003efc <HAL_GPIO_Init+0x2b0>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d046      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
 8003cb8:	4a90      	ldr	r2, [pc, #576]	@ (8003efc <HAL_GPIO_Init+0x2b0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d85d      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003cbe:	2b12      	cmp	r3, #18
 8003cc0:	d82a      	bhi.n	8003d18 <HAL_GPIO_Init+0xcc>
 8003cc2:	2b12      	cmp	r3, #18
 8003cc4:	d859      	bhi.n	8003d7a <HAL_GPIO_Init+0x12e>
 8003cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ccc <HAL_GPIO_Init+0x80>)
 8003cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ccc:	08003d47 	.word	0x08003d47
 8003cd0:	08003d21 	.word	0x08003d21
 8003cd4:	08003d33 	.word	0x08003d33
 8003cd8:	08003d75 	.word	0x08003d75
 8003cdc:	08003d7b 	.word	0x08003d7b
 8003ce0:	08003d7b 	.word	0x08003d7b
 8003ce4:	08003d7b 	.word	0x08003d7b
 8003ce8:	08003d7b 	.word	0x08003d7b
 8003cec:	08003d7b 	.word	0x08003d7b
 8003cf0:	08003d7b 	.word	0x08003d7b
 8003cf4:	08003d7b 	.word	0x08003d7b
 8003cf8:	08003d7b 	.word	0x08003d7b
 8003cfc:	08003d7b 	.word	0x08003d7b
 8003d00:	08003d7b 	.word	0x08003d7b
 8003d04:	08003d7b 	.word	0x08003d7b
 8003d08:	08003d7b 	.word	0x08003d7b
 8003d0c:	08003d7b 	.word	0x08003d7b
 8003d10:	08003d29 	.word	0x08003d29
 8003d14:	08003d3d 	.word	0x08003d3d
 8003d18:	4a79      	ldr	r2, [pc, #484]	@ (8003f00 <HAL_GPIO_Init+0x2b4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d013      	beq.n	8003d46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d1e:	e02c      	b.n	8003d7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	623b      	str	r3, [r7, #32]
          break;
 8003d26:	e029      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	623b      	str	r3, [r7, #32]
          break;
 8003d30:	e024      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	3308      	adds	r3, #8
 8003d38:	623b      	str	r3, [r7, #32]
          break;
 8003d3a:	e01f      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	330c      	adds	r3, #12
 8003d42:	623b      	str	r3, [r7, #32]
          break;
 8003d44:	e01a      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d102      	bne.n	8003d54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d4e:	2304      	movs	r3, #4
 8003d50:	623b      	str	r3, [r7, #32]
          break;
 8003d52:	e013      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d105      	bne.n	8003d68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d5c:	2308      	movs	r3, #8
 8003d5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69fa      	ldr	r2, [r7, #28]
 8003d64:	611a      	str	r2, [r3, #16]
          break;
 8003d66:	e009      	b.n	8003d7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d68:	2308      	movs	r3, #8
 8003d6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69fa      	ldr	r2, [r7, #28]
 8003d70:	615a      	str	r2, [r3, #20]
          break;
 8003d72:	e003      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d74:	2300      	movs	r3, #0
 8003d76:	623b      	str	r3, [r7, #32]
          break;
 8003d78:	e000      	b.n	8003d7c <HAL_GPIO_Init+0x130>
          break;
 8003d7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2bff      	cmp	r3, #255	@ 0xff
 8003d80:	d801      	bhi.n	8003d86 <HAL_GPIO_Init+0x13a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	e001      	b.n	8003d8a <HAL_GPIO_Init+0x13e>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3304      	adds	r3, #4
 8003d8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	2bff      	cmp	r3, #255	@ 0xff
 8003d90:	d802      	bhi.n	8003d98 <HAL_GPIO_Init+0x14c>
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	e002      	b.n	8003d9e <HAL_GPIO_Init+0x152>
 8003d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9a:	3b08      	subs	r3, #8
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	210f      	movs	r1, #15
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dac:	43db      	mvns	r3, r3
 8003dae:	401a      	ands	r2, r3
 8003db0:	6a39      	ldr	r1, [r7, #32]
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	fa01 f303 	lsl.w	r3, r1, r3
 8003db8:	431a      	orrs	r2, r3
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 80b1 	beq.w	8003f2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8003f04 <HAL_GPIO_Init+0x2b8>)
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	4a4c      	ldr	r2, [pc, #304]	@ (8003f04 <HAL_GPIO_Init+0x2b8>)
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	6193      	str	r3, [r2, #24]
 8003dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8003f04 <HAL_GPIO_Init+0x2b8>)
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	60bb      	str	r3, [r7, #8]
 8003de2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003de4:	4a48      	ldr	r2, [pc, #288]	@ (8003f08 <HAL_GPIO_Init+0x2bc>)
 8003de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de8:	089b      	lsrs	r3, r3, #2
 8003dea:	3302      	adds	r3, #2
 8003dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003df0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43db      	mvns	r3, r3
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	4013      	ands	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a40      	ldr	r2, [pc, #256]	@ (8003f0c <HAL_GPIO_Init+0x2c0>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d013      	beq.n	8003e38 <HAL_GPIO_Init+0x1ec>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a3f      	ldr	r2, [pc, #252]	@ (8003f10 <HAL_GPIO_Init+0x2c4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00d      	beq.n	8003e34 <HAL_GPIO_Init+0x1e8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f14 <HAL_GPIO_Init+0x2c8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d007      	beq.n	8003e30 <HAL_GPIO_Init+0x1e4>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a3d      	ldr	r2, [pc, #244]	@ (8003f18 <HAL_GPIO_Init+0x2cc>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d101      	bne.n	8003e2c <HAL_GPIO_Init+0x1e0>
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e006      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e2c:	2304      	movs	r3, #4
 8003e2e:	e004      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e30:	2302      	movs	r3, #2
 8003e32:	e002      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3c:	f002 0203 	and.w	r2, r2, #3
 8003e40:	0092      	lsls	r2, r2, #2
 8003e42:	4093      	lsls	r3, r2
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e4a:	492f      	ldr	r1, [pc, #188]	@ (8003f08 <HAL_GPIO_Init+0x2bc>)
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4e:	089b      	lsrs	r3, r3, #2
 8003e50:	3302      	adds	r3, #2
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d006      	beq.n	8003e72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e64:	4b2d      	ldr	r3, [pc, #180]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	492c      	ldr	r1, [pc, #176]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	608b      	str	r3, [r1, #8]
 8003e70:	e006      	b.n	8003e80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e72:	4b2a      	ldr	r3, [pc, #168]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	4928      	ldr	r1, [pc, #160]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d006      	beq.n	8003e9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e8c:	4b23      	ldr	r3, [pc, #140]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	4922      	ldr	r1, [pc, #136]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60cb      	str	r3, [r1, #12]
 8003e98:	e006      	b.n	8003ea8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e9a:	4b20      	ldr	r3, [pc, #128]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003e9c:	68da      	ldr	r2, [r3, #12]
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	491e      	ldr	r1, [pc, #120]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d006      	beq.n	8003ec2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003eb4:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	4918      	ldr	r1, [pc, #96]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
 8003ec0:	e006      	b.n	8003ed0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ec2:	4b16      	ldr	r3, [pc, #88]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	4914      	ldr	r1, [pc, #80]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d021      	beq.n	8003f20 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003edc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	490e      	ldr	r1, [pc, #56]	@ (8003f1c <HAL_GPIO_Init+0x2d0>)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	600b      	str	r3, [r1, #0]
 8003ee8:	e021      	b.n	8003f2e <HAL_GPIO_Init+0x2e2>
 8003eea:	bf00      	nop
 8003eec:	10320000 	.word	0x10320000
 8003ef0:	10310000 	.word	0x10310000
 8003ef4:	10220000 	.word	0x10220000
 8003ef8:	10210000 	.word	0x10210000
 8003efc:	10120000 	.word	0x10120000
 8003f00:	10110000 	.word	0x10110000
 8003f04:	40021000 	.word	0x40021000
 8003f08:	40010000 	.word	0x40010000
 8003f0c:	40010800 	.word	0x40010800
 8003f10:	40010c00 	.word	0x40010c00
 8003f14:	40011000 	.word	0x40011000
 8003f18:	40011400 	.word	0x40011400
 8003f1c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f20:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <HAL_GPIO_Init+0x304>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	4909      	ldr	r1, [pc, #36]	@ (8003f50 <HAL_GPIO_Init+0x304>)
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	3301      	adds	r3, #1
 8003f32:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f47f ae8e 	bne.w	8003c60 <HAL_GPIO_Init+0x14>
  }
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	372c      	adds	r7, #44	@ 0x2c
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr
 8003f50:	40010400 	.word	0x40010400

08003f54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	807b      	strh	r3, [r7, #2]
 8003f60:	4613      	mov	r3, r2
 8003f62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f64:	787b      	ldrb	r3, [r7, #1]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f6a:	887a      	ldrh	r2, [r7, #2]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f70:	e003      	b.n	8003f7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f72:	887b      	ldrh	r3, [r7, #2]
 8003f74:	041a      	lsls	r2, r3, #16
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	611a      	str	r2, [r3, #16]
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr

08003f84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f96:	887a      	ldrh	r2, [r7, #2]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	041a      	lsls	r2, r3, #16
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	43d9      	mvns	r1, r3
 8003fa2:	887b      	ldrh	r3, [r7, #2]
 8003fa4:	400b      	ands	r3, r1
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	611a      	str	r2, [r3, #16]
}
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bc80      	pop	{r7}
 8003fb4:	4770      	bx	lr
	...

08003fb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d101      	bne.n	8003fca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e12b      	b.n	8004222 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d106      	bne.n	8003fe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fe f87c 	bl	80020dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2224      	movs	r2, #36	@ 0x24
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f022 0201 	bic.w	r2, r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800400a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800401a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800401c:	f001 febc 	bl	8005d98 <HAL_RCC_GetPCLK1Freq>
 8004020:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	4a81      	ldr	r2, [pc, #516]	@ (800422c <HAL_I2C_Init+0x274>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d807      	bhi.n	800403c <HAL_I2C_Init+0x84>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4a80      	ldr	r2, [pc, #512]	@ (8004230 <HAL_I2C_Init+0x278>)
 8004030:	4293      	cmp	r3, r2
 8004032:	bf94      	ite	ls
 8004034:	2301      	movls	r3, #1
 8004036:	2300      	movhi	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	e006      	b.n	800404a <HAL_I2C_Init+0x92>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4a7d      	ldr	r2, [pc, #500]	@ (8004234 <HAL_I2C_Init+0x27c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	bf94      	ite	ls
 8004044:	2301      	movls	r3, #1
 8004046:	2300      	movhi	r3, #0
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e0e7      	b.n	8004222 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	4a78      	ldr	r2, [pc, #480]	@ (8004238 <HAL_I2C_Init+0x280>)
 8004056:	fba2 2303 	umull	r2, r3, r2, r3
 800405a:	0c9b      	lsrs	r3, r3, #18
 800405c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	430a      	orrs	r2, r1
 8004070:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	4a6a      	ldr	r2, [pc, #424]	@ (800422c <HAL_I2C_Init+0x274>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d802      	bhi.n	800408c <HAL_I2C_Init+0xd4>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	3301      	adds	r3, #1
 800408a:	e009      	b.n	80040a0 <HAL_I2C_Init+0xe8>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004092:	fb02 f303 	mul.w	r3, r2, r3
 8004096:	4a69      	ldr	r2, [pc, #420]	@ (800423c <HAL_I2C_Init+0x284>)
 8004098:	fba2 2303 	umull	r2, r3, r2, r3
 800409c:	099b      	lsrs	r3, r3, #6
 800409e:	3301      	adds	r3, #1
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80040b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	495c      	ldr	r1, [pc, #368]	@ (800422c <HAL_I2C_Init+0x274>)
 80040bc:	428b      	cmp	r3, r1
 80040be:	d819      	bhi.n	80040f4 <HAL_I2C_Init+0x13c>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	1e59      	subs	r1, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80040ce:	1c59      	adds	r1, r3, #1
 80040d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040d4:	400b      	ands	r3, r1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00a      	beq.n	80040f0 <HAL_I2C_Init+0x138>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1e59      	subs	r1, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80040e8:	3301      	adds	r3, #1
 80040ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ee:	e051      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 80040f0:	2304      	movs	r3, #4
 80040f2:	e04f      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d111      	bne.n	8004120 <HAL_I2C_Init+0x168>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	1e58      	subs	r0, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	440b      	add	r3, r1
 800410a:	fbb0 f3f3 	udiv	r3, r0, r3
 800410e:	3301      	adds	r3, #1
 8004110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004114:	2b00      	cmp	r3, #0
 8004116:	bf0c      	ite	eq
 8004118:	2301      	moveq	r3, #1
 800411a:	2300      	movne	r3, #0
 800411c:	b2db      	uxtb	r3, r3
 800411e:	e012      	b.n	8004146 <HAL_I2C_Init+0x18e>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1e58      	subs	r0, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6859      	ldr	r1, [r3, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	0099      	lsls	r1, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	fbb0 f3f3 	udiv	r3, r0, r3
 8004136:	3301      	adds	r3, #1
 8004138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf0c      	ite	eq
 8004140:	2301      	moveq	r3, #1
 8004142:	2300      	movne	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <HAL_I2C_Init+0x196>
 800414a:	2301      	movs	r3, #1
 800414c:	e022      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10e      	bne.n	8004174 <HAL_I2C_Init+0x1bc>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1e58      	subs	r0, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6859      	ldr	r1, [r3, #4]
 800415e:	460b      	mov	r3, r1
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	440b      	add	r3, r1
 8004164:	fbb0 f3f3 	udiv	r3, r0, r3
 8004168:	3301      	adds	r3, #1
 800416a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800416e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004172:	e00f      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	1e58      	subs	r0, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6859      	ldr	r1, [r3, #4]
 800417c:	460b      	mov	r3, r1
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	0099      	lsls	r1, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	fbb0 f3f3 	udiv	r3, r0, r3
 800418a:	3301      	adds	r3, #1
 800418c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004190:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	6809      	ldr	r1, [r1, #0]
 8004198:	4313      	orrs	r3, r2
 800419a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69da      	ldr	r2, [r3, #28]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	431a      	orrs	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80041c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6911      	ldr	r1, [r2, #16]
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	68d2      	ldr	r2, [r2, #12]
 80041ce:	4311      	orrs	r1, r2
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6812      	ldr	r2, [r2, #0]
 80041d4:	430b      	orrs	r3, r1
 80041d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	695a      	ldr	r2, [r3, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0201 	orr.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	000186a0 	.word	0x000186a0
 8004230:	001e847f 	.word	0x001e847f
 8004234:	003d08ff 	.word	0x003d08ff
 8004238:	431bde83 	.word	0x431bde83
 800423c:	10624dd3 	.word	0x10624dd3

08004240 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b088      	sub	sp, #32
 8004244:	af02      	add	r7, sp, #8
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	4608      	mov	r0, r1
 800424a:	4611      	mov	r1, r2
 800424c:	461a      	mov	r2, r3
 800424e:	4603      	mov	r3, r0
 8004250:	817b      	strh	r3, [r7, #10]
 8004252:	460b      	mov	r3, r1
 8004254:	813b      	strh	r3, [r7, #8]
 8004256:	4613      	mov	r3, r2
 8004258:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800425a:	f7fe fa6f 	bl	800273c <HAL_GetTick>
 800425e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b20      	cmp	r3, #32
 800426a:	f040 80d9 	bne.w	8004420 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	2319      	movs	r3, #25
 8004274:	2201      	movs	r2, #1
 8004276:	496d      	ldr	r1, [pc, #436]	@ (800442c <HAL_I2C_Mem_Write+0x1ec>)
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 ff8d 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004284:	2302      	movs	r3, #2
 8004286:	e0cc      	b.n	8004422 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800428e:	2b01      	cmp	r3, #1
 8004290:	d101      	bne.n	8004296 <HAL_I2C_Mem_Write+0x56>
 8004292:	2302      	movs	r3, #2
 8004294:	e0c5      	b.n	8004422 <HAL_I2C_Mem_Write+0x1e2>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d007      	beq.n	80042bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 0201 	orr.w	r2, r2, #1
 80042ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2221      	movs	r2, #33	@ 0x21
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2240      	movs	r2, #64	@ 0x40
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6a3a      	ldr	r2, [r7, #32]
 80042e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80042ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4a4d      	ldr	r2, [pc, #308]	@ (8004430 <HAL_I2C_Mem_Write+0x1f0>)
 80042fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042fe:	88f8      	ldrh	r0, [r7, #6]
 8004300:	893a      	ldrh	r2, [r7, #8]
 8004302:	8979      	ldrh	r1, [r7, #10]
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	9301      	str	r3, [sp, #4]
 8004308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430a:	9300      	str	r3, [sp, #0]
 800430c:	4603      	mov	r3, r0
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 fcae 	bl	8004c70 <I2C_RequestMemoryWrite>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d052      	beq.n	80043c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e081      	b.n	8004422 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f001 f852 	bl	80053cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00d      	beq.n	800434a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	2b04      	cmp	r3, #4
 8004334:	d107      	bne.n	8004346 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004344:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e06b      	b.n	8004422 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	781a      	ldrb	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004364:	3b01      	subs	r3, #1
 8004366:	b29a      	uxth	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b04      	cmp	r3, #4
 8004386:	d11b      	bne.n	80043c0 <HAL_I2C_Mem_Write+0x180>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800438c:	2b00      	cmp	r3, #0
 800438e:	d017      	beq.n	80043c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004394:	781a      	ldrb	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a0:	1c5a      	adds	r2, r3, #1
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1aa      	bne.n	800431e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f001 f845 	bl	800545c <I2C_WaitOnBTFFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00d      	beq.n	80043f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	2b04      	cmp	r3, #4
 80043de:	d107      	bne.n	80043f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e016      	b.n	8004422 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004402:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800441c:	2300      	movs	r3, #0
 800441e:	e000      	b.n	8004422 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004420:	2302      	movs	r3, #2
  }
}
 8004422:	4618      	mov	r0, r3
 8004424:	3718      	adds	r7, #24
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	00100002 	.word	0x00100002
 8004430:	ffff0000 	.word	0xffff0000

08004434 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b08c      	sub	sp, #48	@ 0x30
 8004438:	af02      	add	r7, sp, #8
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	4608      	mov	r0, r1
 800443e:	4611      	mov	r1, r2
 8004440:	461a      	mov	r2, r3
 8004442:	4603      	mov	r3, r0
 8004444:	817b      	strh	r3, [r7, #10]
 8004446:	460b      	mov	r3, r1
 8004448:	813b      	strh	r3, [r7, #8]
 800444a:	4613      	mov	r3, r2
 800444c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800444e:	2300      	movs	r3, #0
 8004450:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004452:	f7fe f973 	bl	800273c <HAL_GetTick>
 8004456:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b20      	cmp	r3, #32
 8004462:	f040 8250 	bne.w	8004906 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	2319      	movs	r3, #25
 800446c:	2201      	movs	r2, #1
 800446e:	4982      	ldr	r1, [pc, #520]	@ (8004678 <HAL_I2C_Mem_Read+0x244>)
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 fe91 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d001      	beq.n	8004480 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800447c:	2302      	movs	r3, #2
 800447e:	e243      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004486:	2b01      	cmp	r3, #1
 8004488:	d101      	bne.n	800448e <HAL_I2C_Mem_Read+0x5a>
 800448a:	2302      	movs	r3, #2
 800448c:	e23c      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d007      	beq.n	80044b4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2222      	movs	r2, #34	@ 0x22
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2240      	movs	r2, #64	@ 0x40
 80044d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80044e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4a62      	ldr	r2, [pc, #392]	@ (800467c <HAL_I2C_Mem_Read+0x248>)
 80044f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044f6:	88f8      	ldrh	r0, [r7, #6]
 80044f8:	893a      	ldrh	r2, [r7, #8]
 80044fa:	8979      	ldrh	r1, [r7, #10]
 80044fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fe:	9301      	str	r3, [sp, #4]
 8004500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	4603      	mov	r3, r0
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 fc48 	bl	8004d9c <I2C_RequestMemoryRead>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e1f8      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800451a:	2b00      	cmp	r3, #0
 800451c:	d113      	bne.n	8004546 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800451e:	2300      	movs	r3, #0
 8004520:	61fb      	str	r3, [r7, #28]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	61fb      	str	r3, [r7, #28]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	61fb      	str	r3, [r7, #28]
 8004532:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	e1cc      	b.n	80048e0 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454a:	2b01      	cmp	r3, #1
 800454c:	d11e      	bne.n	800458c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800455c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800455e:	b672      	cpsid	i
}
 8004560:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004562:	2300      	movs	r3, #0
 8004564:	61bb      	str	r3, [r7, #24]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	61bb      	str	r3, [r7, #24]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	61bb      	str	r3, [r7, #24]
 8004576:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004586:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004588:	b662      	cpsie	i
}
 800458a:	e035      	b.n	80045f8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004590:	2b02      	cmp	r3, #2
 8004592:	d11e      	bne.n	80045d2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80045a4:	b672      	cpsid	i
}
 80045a6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	617b      	str	r3, [r7, #20]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80045ce:	b662      	cpsie	i
}
 80045d0:	e012      	b.n	80045f8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045e0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045e2:	2300      	movs	r3, #0
 80045e4:	613b      	str	r3, [r7, #16]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	613b      	str	r3, [r7, #16]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80045f8:	e172      	b.n	80048e0 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045fe:	2b03      	cmp	r3, #3
 8004600:	f200 811f 	bhi.w	8004842 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004608:	2b01      	cmp	r3, #1
 800460a:	d123      	bne.n	8004654 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800460c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800460e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 ff6b 	bl	80054ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e173      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004648:	b29b      	uxth	r3, r3
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004652:	e145      	b.n	80048e0 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004658:	2b02      	cmp	r3, #2
 800465a:	d152      	bne.n	8004702 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800465c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004662:	2200      	movs	r2, #0
 8004664:	4906      	ldr	r1, [pc, #24]	@ (8004680 <HAL_I2C_Mem_Read+0x24c>)
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 fd96 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d008      	beq.n	8004684 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e148      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
 8004676:	bf00      	nop
 8004678:	00100002 	.word	0x00100002
 800467c:	ffff0000 	.word	0xffff0000
 8004680:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004684:	b672      	cpsid	i
}
 8004686:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80046ca:	b662      	cpsie	i
}
 80046cc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	691a      	ldr	r2, [r3, #16]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d8:	b2d2      	uxtb	r2, r2
 80046da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e0:	1c5a      	adds	r2, r3, #1
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ea:	3b01      	subs	r3, #1
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004700:	e0ee      	b.n	80048e0 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	9300      	str	r3, [sp, #0]
 8004706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004708:	2200      	movs	r2, #0
 800470a:	4981      	ldr	r1, [pc, #516]	@ (8004910 <HAL_I2C_Mem_Read+0x4dc>)
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 fd43 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e0f5      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800472a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800472c:	b672      	cpsid	i
}
 800472e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473a:	b2d2      	uxtb	r2, r2
 800473c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004742:	1c5a      	adds	r2, r3, #1
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004758:	b29b      	uxth	r3, r3
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004762:	4b6c      	ldr	r3, [pc, #432]	@ (8004914 <HAL_I2C_Mem_Read+0x4e0>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	08db      	lsrs	r3, r3, #3
 8004768:	4a6b      	ldr	r2, [pc, #428]	@ (8004918 <HAL_I2C_Mem_Read+0x4e4>)
 800476a:	fba2 2303 	umull	r2, r3, r2, r3
 800476e:	0a1a      	lsrs	r2, r3, #8
 8004770:	4613      	mov	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	00da      	lsls	r2, r3, #3
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800477c:	6a3b      	ldr	r3, [r7, #32]
 800477e:	3b01      	subs	r3, #1
 8004780:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d118      	bne.n	80047ba <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2220      	movs	r2, #32
 8004792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	f043 0220 	orr.w	r2, r3, #32
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80047aa:	b662      	cpsie	i
}
 80047ac:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e0a6      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d1d9      	bne.n	800477c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	691a      	ldr	r2, [r3, #16]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e2:	b2d2      	uxtb	r2, r2
 80047e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ea:	1c5a      	adds	r2, r3, #1
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004800:	b29b      	uxth	r3, r3
 8004802:	3b01      	subs	r3, #1
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800480a:	b662      	cpsie	i
}
 800480c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691a      	ldr	r2, [r3, #16]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	1c5a      	adds	r2, r3, #1
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800482a:	3b01      	subs	r3, #1
 800482c:	b29a      	uxth	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004840:	e04e      	b.n	80048e0 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004844:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 fe50 	bl	80054ec <I2C_WaitOnRXNEFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e058      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	691a      	ldr	r2, [r3, #16]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	b2d2      	uxtb	r2, r2
 8004862:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	2b04      	cmp	r3, #4
 8004894:	d124      	bne.n	80048e0 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489a:	2b03      	cmp	r3, #3
 800489c:	d107      	bne.n	80048ae <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ac:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b8:	b2d2      	uxtb	r2, r2
 80048ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c0:	1c5a      	adds	r2, r3, #1
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f47f ae88 	bne.w	80045fa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2220      	movs	r2, #32
 80048ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004902:	2300      	movs	r3, #0
 8004904:	e000      	b.n	8004908 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004906:	2302      	movs	r3, #2
  }
}
 8004908:	4618      	mov	r0, r3
 800490a:	3728      	adds	r7, #40	@ 0x28
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	00010004 	.word	0x00010004
 8004914:	20000004 	.word	0x20000004
 8004918:	14f8b589 	.word	0x14f8b589

0800491c <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08c      	sub	sp, #48	@ 0x30
 8004920:	af02      	add	r7, sp, #8
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	4608      	mov	r0, r1
 8004926:	4611      	mov	r1, r2
 8004928:	461a      	mov	r2, r3
 800492a:	4603      	mov	r3, r0
 800492c:	817b      	strh	r3, [r7, #10]
 800492e:	460b      	mov	r3, r1
 8004930:	813b      	strh	r3, [r7, #8]
 8004932:	4613      	mov	r3, r2
 8004934:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004936:	f7fd ff01 	bl	800273c <HAL_GetTick>
 800493a:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b20      	cmp	r3, #32
 800494a:	f040 8168 	bne.w	8004c1e <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800494e:	4b98      	ldr	r3, [pc, #608]	@ (8004bb0 <HAL_I2C_Mem_Read_DMA+0x294>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	08db      	lsrs	r3, r3, #3
 8004954:	4a97      	ldr	r2, [pc, #604]	@ (8004bb4 <HAL_I2C_Mem_Read_DMA+0x298>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	0a1a      	lsrs	r2, r3, #8
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	009a      	lsls	r2, r3, #2
 8004964:	4413      	add	r3, r2
 8004966:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	3b01      	subs	r3, #1
 800496c:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d112      	bne.n	800499a <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2220      	movs	r2, #32
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498e:	f043 0220 	orr.w	r2, r3, #32
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004996:	2302      	movs	r3, #2
 8004998:	e142      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	f003 0302 	and.w	r3, r3, #2
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d0df      	beq.n	8004968 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d101      	bne.n	80049b6 <HAL_I2C_Mem_Read_DMA+0x9a>
 80049b2:	2302      	movs	r3, #2
 80049b4:	e134      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d007      	beq.n	80049dc <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0201 	orr.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2222      	movs	r2, #34	@ 0x22
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2240      	movs	r2, #64	@ 0x40
 80049f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	4a67      	ldr	r2, [pc, #412]	@ (8004bb8 <HAL_I2C_Mem_Read_DMA+0x29c>)
 8004a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004a1e:	897a      	ldrh	r2, [r7, #10]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004a24:	893a      	ldrh	r2, [r7, #8]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004a2a:	88fa      	ldrh	r2, [r7, #6]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 80c2 	beq.w	8004bc4 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d024      	beq.n	8004a92 <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4c:	4a5b      	ldr	r2, [pc, #364]	@ (8004bbc <HAL_I2C_Mem_Read_DMA+0x2a0>)
 8004a4e:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a54:	4a5a      	ldr	r2, [pc, #360]	@ (8004bc0 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 8004a56:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a64:	2200      	movs	r2, #0
 8004a66:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	3310      	adds	r3, #16
 8004a72:	4619      	mov	r1, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a78:	461a      	mov	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a7e:	f7fe fed9 	bl	8003834 <HAL_DMA_Start_IT>
 8004a82:	4603      	mov	r3, r0
 8004a84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004a88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d17b      	bne.n	8004b88 <HAL_I2C_Mem_Read_DMA+0x26c>
 8004a90:	e013      	b.n	8004aba <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e0b2      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004aba:	88f8      	ldrh	r0, [r7, #6]
 8004abc:	893a      	ldrh	r2, [r7, #8]
 8004abe:	8979      	ldrh	r1, [r7, #10]
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	9301      	str	r3, [sp, #4]
 8004ac4:	2323      	movs	r3, #35	@ 0x23
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	4603      	mov	r3, r0
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 f966 	bl	8004d9c <I2C_RequestMemoryRead>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d023      	beq.n	8004b1e <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe ff0a 	bl	80038f4 <HAL_DMA_Abort_IT>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aea:	2200      	movs	r2, #0
 8004aec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004afc:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0201 	bic.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e080      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d108      	bne.n	8004b38 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	e007      	b.n	8004b48 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b46:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b48:	2300      	movs	r3, #0
 8004b4a:	61bb      	str	r3, [r7, #24]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	61bb      	str	r3, [r7, #24]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	61bb      	str	r3, [r7, #24]
 8004b5c:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b74:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b84:	605a      	str	r2, [r3, #4]
 8004b86:	e048      	b.n	8004c1a <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9c:	f043 0210 	orr.w	r2, r3, #16
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e037      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
 8004bb0:	20000004 	.word	0x20000004
 8004bb4:	14f8b589 	.word	0x14f8b589
 8004bb8:	ffff0000 	.word	0xffff0000
 8004bbc:	08004f6d 	.word	0x08004f6d
 8004bc0:	0800512b 	.word	0x0800512b
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004bc4:	88f8      	ldrh	r0, [r7, #6]
 8004bc6:	893a      	ldrh	r2, [r7, #8]
 8004bc8:	8979      	ldrh	r1, [r7, #10]
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	9301      	str	r3, [sp, #4]
 8004bce:	2323      	movs	r3, #35	@ 0x23
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 f8e1 	bl	8004d9c <I2C_RequestMemoryRead>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e01d      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c08:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e000      	b.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 8004c1e:	2302      	movs	r3, #2
  }
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3728      	adds	r7, #40	@ 0x28
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr

08004c3a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr

08004c4c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bc80      	pop	{r7}
 8004c5c:	4770      	bx	lr

08004c5e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bc80      	pop	{r7}
 8004c6e:	4770      	bx	lr

08004c70 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b088      	sub	sp, #32
 8004c74:	af02      	add	r7, sp, #8
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	4608      	mov	r0, r1
 8004c7a:	4611      	mov	r1, r2
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	4603      	mov	r3, r0
 8004c80:	817b      	strh	r3, [r7, #10]
 8004c82:	460b      	mov	r3, r1
 8004c84:	813b      	strh	r3, [r7, #8]
 8004c86:	4613      	mov	r3, r2
 8004c88:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fa76 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00d      	beq.n	8004cce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cc0:	d103      	bne.n	8004cca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e05f      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cce:	897b      	ldrh	r3, [r7, #10]
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004cdc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce0:	6a3a      	ldr	r2, [r7, #32]
 8004ce2:	492d      	ldr	r1, [pc, #180]	@ (8004d98 <I2C_RequestMemoryWrite+0x128>)
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 fad1 	bl	800528c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e04c      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	617b      	str	r3, [r7, #20]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d0c:	6a39      	ldr	r1, [r7, #32]
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fb5c 	bl	80053cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00d      	beq.n	8004d36 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	2b04      	cmp	r3, #4
 8004d20:	d107      	bne.n	8004d32 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e02b      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d36:	88fb      	ldrh	r3, [r7, #6]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d105      	bne.n	8004d48 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d3c:	893b      	ldrh	r3, [r7, #8]
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	611a      	str	r2, [r3, #16]
 8004d46:	e021      	b.n	8004d8c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d48:	893b      	ldrh	r3, [r7, #8]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d58:	6a39      	ldr	r1, [r7, #32]
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 fb36 	bl	80053cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00d      	beq.n	8004d82 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d107      	bne.n	8004d7e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e005      	b.n	8004d8e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d82:	893b      	ldrh	r3, [r7, #8]
 8004d84:	b2da      	uxtb	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	00010002 	.word	0x00010002

08004d9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b088      	sub	sp, #32
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	4608      	mov	r0, r1
 8004da6:	4611      	mov	r1, r2
 8004da8:	461a      	mov	r2, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	817b      	strh	r3, [r7, #10]
 8004dae:	460b      	mov	r3, r1
 8004db0:	813b      	strh	r3, [r7, #8]
 8004db2:	4613      	mov	r3, r2
 8004db4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004dc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	6a3b      	ldr	r3, [r7, #32]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f9d8 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00d      	beq.n	8004e0a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dfc:	d103      	bne.n	8004e06 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e04:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e0aa      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e0a:	897b      	ldrh	r3, [r7, #10]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	461a      	mov	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e18:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	6a3a      	ldr	r2, [r7, #32]
 8004e1e:	4952      	ldr	r1, [pc, #328]	@ (8004f68 <I2C_RequestMemoryRead+0x1cc>)
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 fa33 	bl	800528c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e097      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e30:	2300      	movs	r3, #0
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	617b      	str	r3, [r7, #20]
 8004e44:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e48:	6a39      	ldr	r1, [r7, #32]
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 fabe 	bl	80053cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00d      	beq.n	8004e72 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d107      	bne.n	8004e6e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e6c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e076      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e72:	88fb      	ldrh	r3, [r7, #6]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d105      	bne.n	8004e84 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e78:	893b      	ldrh	r3, [r7, #8]
 8004e7a:	b2da      	uxtb	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	611a      	str	r2, [r3, #16]
 8004e82:	e021      	b.n	8004ec8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e84:	893b      	ldrh	r3, [r7, #8]
 8004e86:	0a1b      	lsrs	r3, r3, #8
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	b2da      	uxtb	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e94:	6a39      	ldr	r1, [r7, #32]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fa98 	bl	80053cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00d      	beq.n	8004ebe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d107      	bne.n	8004eba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eb8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e050      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ebe:	893b      	ldrh	r3, [r7, #8]
 8004ec0:	b2da      	uxtb	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eca:	6a39      	ldr	r1, [r7, #32]
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f000 fa7d 	bl	80053cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00d      	beq.n	8004ef4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	2b04      	cmp	r3, #4
 8004ede:	d107      	bne.n	8004ef0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e035      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f02:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	6a3b      	ldr	r3, [r7, #32]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f941 	bl	8005198 <I2C_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00d      	beq.n	8004f38 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f2a:	d103      	bne.n	8004f34 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e013      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f38:	897b      	ldrh	r3, [r7, #10]
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	f043 0301 	orr.w	r3, r3, #1
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4a:	6a3a      	ldr	r2, [r7, #32]
 8004f4c:	4906      	ldr	r1, [pc, #24]	@ (8004f68 <I2C_RequestMemoryRead+0x1cc>)
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f99c 	bl	800528c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	00010002 	.word	0x00010002

08004f6c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b086      	sub	sp, #24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f78:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f80:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f88:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004f9e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fac:	2200      	movs	r2, #0
 8004fae:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d003      	beq.n	8004fc0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004fc0:	7cfb      	ldrb	r3, [r7, #19]
 8004fc2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004fc6:	2b21      	cmp	r3, #33	@ 0x21
 8004fc8:	d007      	beq.n	8004fda <I2C_DMAXferCplt+0x6e>
 8004fca:	7cfb      	ldrb	r3, [r7, #19]
 8004fcc:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004fd0:	2b22      	cmp	r3, #34	@ 0x22
 8004fd2:	d131      	bne.n	8005038 <I2C_DMAXferCplt+0xcc>
 8004fd4:	7cbb      	ldrb	r3, [r7, #18]
 8004fd6:	2b20      	cmp	r3, #32
 8004fd8:	d12e      	bne.n	8005038 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fe8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	2200      	movs	r2, #0
 8004fee:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ff0:	7cfb      	ldrb	r3, [r7, #19]
 8004ff2:	2b29      	cmp	r3, #41	@ 0x29
 8004ff4:	d10a      	bne.n	800500c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2221      	movs	r2, #33	@ 0x21
 8004ffa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	2228      	movs	r2, #40	@ 0x28
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005004:	6978      	ldr	r0, [r7, #20]
 8005006:	f7ff fe18 	bl	8004c3a <HAL_I2C_SlaveTxCpltCallback>
 800500a:	e00c      	b.n	8005026 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800500c:	7cfb      	ldrb	r3, [r7, #19]
 800500e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005010:	d109      	bne.n	8005026 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2222      	movs	r2, #34	@ 0x22
 8005016:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	2228      	movs	r2, #40	@ 0x28
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005020:	6978      	ldr	r0, [r7, #20]
 8005022:	f7ff fe13 	bl	8004c4c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005034:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005036:	e074      	b.n	8005122 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d06e      	beq.n	8005122 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b01      	cmp	r3, #1
 800504c:	d107      	bne.n	800505e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800505c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	685a      	ldr	r2, [r3, #4]
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800506c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005074:	d009      	beq.n	800508a <I2C_DMAXferCplt+0x11e>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2b08      	cmp	r3, #8
 800507a:	d006      	beq.n	800508a <I2C_DMAXferCplt+0x11e>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005082:	d002      	beq.n	800508a <I2C_DMAXferCplt+0x11e>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2b20      	cmp	r3, #32
 8005088:	d107      	bne.n	800509a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005098:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80050a8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	685a      	ldr	r2, [r3, #4]
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050b8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	2200      	movs	r2, #0
 80050be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80050c8:	6978      	ldr	r0, [r7, #20]
 80050ca:	f7ff fdc8 	bl	8004c5e <HAL_I2C_ErrorCallback>
}
 80050ce:	e028      	b.n	8005122 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b40      	cmp	r3, #64	@ 0x40
 80050e2:	d10a      	bne.n	80050fa <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2200      	movs	r2, #0
 80050f0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80050f2:	6978      	ldr	r0, [r7, #20]
 80050f4:	f7fc f948 	bl	8001388 <HAL_I2C_MemRxCpltCallback>
}
 80050f8:	e013      	b.n	8005122 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2b08      	cmp	r3, #8
 8005106:	d002      	beq.n	800510e <I2C_DMAXferCplt+0x1a2>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2b20      	cmp	r3, #32
 800510c:	d103      	bne.n	8005116 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	2200      	movs	r2, #0
 8005112:	631a      	str	r2, [r3, #48]	@ 0x30
 8005114:	e002      	b.n	800511c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	2212      	movs	r2, #18
 800511a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800511c:	6978      	ldr	r0, [r7, #20]
 800511e:	f7ff fd83 	bl	8004c28 <HAL_I2C_MasterRxCpltCallback>
}
 8005122:	bf00      	nop
 8005124:	3718      	adds	r7, #24
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005136:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005144:	2200      	movs	r2, #0
 8005146:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514c:	2b00      	cmp	r3, #0
 800514e:	d003      	beq.n	8005158 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005154:	2200      	movs	r2, #0
 8005156:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005166:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	f043 0210 	orr.w	r2, r3, #16
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f7ff fd67 	bl	8004c5e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005190:	bf00      	nop
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	603b      	str	r3, [r7, #0]
 80051a4:	4613      	mov	r3, r2
 80051a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051a8:	e048      	b.n	800523c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b0:	d044      	beq.n	800523c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051b2:	f7fd fac3 	bl	800273c <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d302      	bcc.n	80051c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d139      	bne.n	800523c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	0c1b      	lsrs	r3, r3, #16
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d10d      	bne.n	80051ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	43da      	mvns	r2, r3
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	4013      	ands	r3, r2
 80051de:	b29b      	uxth	r3, r3
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	bf0c      	ite	eq
 80051e4:	2301      	moveq	r3, #1
 80051e6:	2300      	movne	r3, #0
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	461a      	mov	r2, r3
 80051ec:	e00c      	b.n	8005208 <I2C_WaitOnFlagUntilTimeout+0x70>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	43da      	mvns	r2, r3
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	4013      	ands	r3, r2
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	bf0c      	ite	eq
 8005200:	2301      	moveq	r3, #1
 8005202:	2300      	movne	r3, #0
 8005204:	b2db      	uxtb	r3, r3
 8005206:	461a      	mov	r2, r3
 8005208:	79fb      	ldrb	r3, [r7, #7]
 800520a:	429a      	cmp	r2, r3
 800520c:	d116      	bne.n	800523c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e023      	b.n	8005284 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	0c1b      	lsrs	r3, r3, #16
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b01      	cmp	r3, #1
 8005244:	d10d      	bne.n	8005262 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	43da      	mvns	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4013      	ands	r3, r2
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	bf0c      	ite	eq
 8005258:	2301      	moveq	r3, #1
 800525a:	2300      	movne	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	e00c      	b.n	800527c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	43da      	mvns	r2, r3
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	4013      	ands	r3, r2
 800526e:	b29b      	uxth	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	bf0c      	ite	eq
 8005274:	2301      	moveq	r3, #1
 8005276:	2300      	movne	r3, #0
 8005278:	b2db      	uxtb	r3, r3
 800527a:	461a      	mov	r2, r3
 800527c:	79fb      	ldrb	r3, [r7, #7]
 800527e:	429a      	cmp	r2, r3
 8005280:	d093      	beq.n	80051aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
 8005298:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800529a:	e071      	b.n	8005380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052aa:	d123      	bne.n	80052f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e0:	f043 0204 	orr.w	r2, r3, #4
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e067      	b.n	80053c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fa:	d041      	beq.n	8005380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052fc:	f7fd fa1e 	bl	800273c <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	429a      	cmp	r2, r3
 800530a:	d302      	bcc.n	8005312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d136      	bne.n	8005380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	0c1b      	lsrs	r3, r3, #16
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b01      	cmp	r3, #1
 800531a:	d10c      	bne.n	8005336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	43da      	mvns	r2, r3
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	4013      	ands	r3, r2
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	bf14      	ite	ne
 800532e:	2301      	movne	r3, #1
 8005330:	2300      	moveq	r3, #0
 8005332:	b2db      	uxtb	r3, r3
 8005334:	e00b      	b.n	800534e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	43da      	mvns	r2, r3
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	4013      	ands	r3, r2
 8005342:	b29b      	uxth	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	bf14      	ite	ne
 8005348:	2301      	movne	r3, #1
 800534a:	2300      	moveq	r3, #0
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d016      	beq.n	8005380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	f043 0220 	orr.w	r2, r3, #32
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e021      	b.n	80053c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	0c1b      	lsrs	r3, r3, #16
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b01      	cmp	r3, #1
 8005388:	d10c      	bne.n	80053a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	43da      	mvns	r2, r3
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	4013      	ands	r3, r2
 8005396:	b29b      	uxth	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	bf14      	ite	ne
 800539c:	2301      	movne	r3, #1
 800539e:	2300      	moveq	r3, #0
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	e00b      	b.n	80053bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	43da      	mvns	r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	4013      	ands	r3, r2
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bf14      	ite	ne
 80053b6:	2301      	movne	r3, #1
 80053b8:	2300      	moveq	r3, #0
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f47f af6d 	bne.w	800529c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053d8:	e034      	b.n	8005444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 f8e3 	bl	80055a6 <I2C_IsAcknowledgeFailed>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e034      	b.n	8005454 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f0:	d028      	beq.n	8005444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053f2:	f7fd f9a3 	bl	800273c <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d302      	bcc.n	8005408 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d11d      	bne.n	8005444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005412:	2b80      	cmp	r3, #128	@ 0x80
 8005414:	d016      	beq.n	8005444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005430:	f043 0220 	orr.w	r2, r3, #32
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e007      	b.n	8005454 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800544e:	2b80      	cmp	r3, #128	@ 0x80
 8005450:	d1c3      	bne.n	80053da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3710      	adds	r7, #16
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	60b9      	str	r1, [r7, #8]
 8005466:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005468:	e034      	b.n	80054d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 f89b 	bl	80055a6 <I2C_IsAcknowledgeFailed>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e034      	b.n	80054e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005480:	d028      	beq.n	80054d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005482:	f7fd f95b 	bl	800273c <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	68ba      	ldr	r2, [r7, #8]
 800548e:	429a      	cmp	r2, r3
 8005490:	d302      	bcc.n	8005498 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d11d      	bne.n	80054d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	2b04      	cmp	r3, #4
 80054a4:	d016      	beq.n	80054d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c0:	f043 0220 	orr.w	r2, r3, #32
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e007      	b.n	80054e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	f003 0304 	and.w	r3, r3, #4
 80054de:	2b04      	cmp	r3, #4
 80054e0:	d1c3      	bne.n	800546a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054f8:	e049      	b.n	800558e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	2b10      	cmp	r3, #16
 8005506:	d119      	bne.n	800553c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f06f 0210 	mvn.w	r2, #16
 8005510:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e030      	b.n	800559e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553c:	f7fd f8fe 	bl	800273c <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	429a      	cmp	r2, r3
 800554a:	d302      	bcc.n	8005552 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d11d      	bne.n	800558e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555c:	2b40      	cmp	r3, #64	@ 0x40
 800555e:	d016      	beq.n	800558e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	f043 0220 	orr.w	r2, r3, #32
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e007      	b.n	800559e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005598:	2b40      	cmp	r3, #64	@ 0x40
 800559a:	d1ae      	bne.n	80054fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}

080055a6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055a6:	b480      	push	{r7}
 80055a8:	b083      	sub	sp, #12
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055bc:	d11b      	bne.n	80055f6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055c6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e2:	f043 0204 	orr.w	r2, r3, #4
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e000      	b.n	80055f8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr
	...

08005604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e272      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 8087 	beq.w	8005732 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005624:	4b92      	ldr	r3, [pc, #584]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f003 030c 	and.w	r3, r3, #12
 800562c:	2b04      	cmp	r3, #4
 800562e:	d00c      	beq.n	800564a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005630:	4b8f      	ldr	r3, [pc, #572]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f003 030c 	and.w	r3, r3, #12
 8005638:	2b08      	cmp	r3, #8
 800563a:	d112      	bne.n	8005662 <HAL_RCC_OscConfig+0x5e>
 800563c:	4b8c      	ldr	r3, [pc, #560]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005648:	d10b      	bne.n	8005662 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800564a:	4b89      	ldr	r3, [pc, #548]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d06c      	beq.n	8005730 <HAL_RCC_OscConfig+0x12c>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d168      	bne.n	8005730 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e24c      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800566a:	d106      	bne.n	800567a <HAL_RCC_OscConfig+0x76>
 800566c:	4b80      	ldr	r3, [pc, #512]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a7f      	ldr	r2, [pc, #508]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	e02e      	b.n	80056d8 <HAL_RCC_OscConfig+0xd4>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10c      	bne.n	800569c <HAL_RCC_OscConfig+0x98>
 8005682:	4b7b      	ldr	r3, [pc, #492]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a7a      	ldr	r2, [pc, #488]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005688:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	4b78      	ldr	r3, [pc, #480]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a77      	ldr	r2, [pc, #476]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005694:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005698:	6013      	str	r3, [r2, #0]
 800569a:	e01d      	b.n	80056d8 <HAL_RCC_OscConfig+0xd4>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056a4:	d10c      	bne.n	80056c0 <HAL_RCC_OscConfig+0xbc>
 80056a6:	4b72      	ldr	r3, [pc, #456]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a71      	ldr	r2, [pc, #452]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	4b6f      	ldr	r3, [pc, #444]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a6e      	ldr	r2, [pc, #440]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056bc:	6013      	str	r3, [r2, #0]
 80056be:	e00b      	b.n	80056d8 <HAL_RCC_OscConfig+0xd4>
 80056c0:	4b6b      	ldr	r3, [pc, #428]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a6a      	ldr	r2, [pc, #424]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	4b68      	ldr	r3, [pc, #416]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a67      	ldr	r2, [pc, #412]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d013      	beq.n	8005708 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e0:	f7fd f82c 	bl	800273c <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e8:	f7fd f828 	bl	800273c <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b64      	cmp	r3, #100	@ 0x64
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e200      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056fa:	4b5d      	ldr	r3, [pc, #372]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d0f0      	beq.n	80056e8 <HAL_RCC_OscConfig+0xe4>
 8005706:	e014      	b.n	8005732 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005708:	f7fd f818 	bl	800273c <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005710:	f7fd f814 	bl	800273c <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b64      	cmp	r3, #100	@ 0x64
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e1ec      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005722:	4b53      	ldr	r3, [pc, #332]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x10c>
 800572e:	e000      	b.n	8005732 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d063      	beq.n	8005806 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800573e:	4b4c      	ldr	r3, [pc, #304]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	f003 030c 	and.w	r3, r3, #12
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00b      	beq.n	8005762 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800574a:	4b49      	ldr	r3, [pc, #292]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f003 030c 	and.w	r3, r3, #12
 8005752:	2b08      	cmp	r3, #8
 8005754:	d11c      	bne.n	8005790 <HAL_RCC_OscConfig+0x18c>
 8005756:	4b46      	ldr	r3, [pc, #280]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d116      	bne.n	8005790 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005762:	4b43      	ldr	r3, [pc, #268]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d005      	beq.n	800577a <HAL_RCC_OscConfig+0x176>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	2b01      	cmp	r3, #1
 8005774:	d001      	beq.n	800577a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e1c0      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800577a:	4b3d      	ldr	r3, [pc, #244]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	00db      	lsls	r3, r3, #3
 8005788:	4939      	ldr	r1, [pc, #228]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800578a:	4313      	orrs	r3, r2
 800578c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800578e:	e03a      	b.n	8005806 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d020      	beq.n	80057da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005798:	4b36      	ldr	r3, [pc, #216]	@ (8005874 <HAL_RCC_OscConfig+0x270>)
 800579a:	2201      	movs	r2, #1
 800579c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800579e:	f7fc ffcd 	bl	800273c <HAL_GetTick>
 80057a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057a4:	e008      	b.n	80057b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057a6:	f7fc ffc9 	bl	800273c <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d901      	bls.n	80057b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e1a1      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057b8:	4b2d      	ldr	r3, [pc, #180]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d0f0      	beq.n	80057a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c4:	4b2a      	ldr	r3, [pc, #168]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	4927      	ldr	r1, [pc, #156]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	600b      	str	r3, [r1, #0]
 80057d8:	e015      	b.n	8005806 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057da:	4b26      	ldr	r3, [pc, #152]	@ (8005874 <HAL_RCC_OscConfig+0x270>)
 80057dc:	2200      	movs	r2, #0
 80057de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e0:	f7fc ffac 	bl	800273c <HAL_GetTick>
 80057e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057e6:	e008      	b.n	80057fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057e8:	f7fc ffa8 	bl	800273c <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e180      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1f0      	bne.n	80057e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d03a      	beq.n	8005888 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d019      	beq.n	800584e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800581a:	4b17      	ldr	r3, [pc, #92]	@ (8005878 <HAL_RCC_OscConfig+0x274>)
 800581c:	2201      	movs	r2, #1
 800581e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005820:	f7fc ff8c 	bl	800273c <HAL_GetTick>
 8005824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005826:	e008      	b.n	800583a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005828:	f7fc ff88 	bl	800273c <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	2b02      	cmp	r3, #2
 8005834:	d901      	bls.n	800583a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e160      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800583a:	4b0d      	ldr	r3, [pc, #52]	@ (8005870 <HAL_RCC_OscConfig+0x26c>)
 800583c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0f0      	beq.n	8005828 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005846:	2001      	movs	r0, #1
 8005848:	f000 face 	bl	8005de8 <RCC_Delay>
 800584c:	e01c      	b.n	8005888 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800584e:	4b0a      	ldr	r3, [pc, #40]	@ (8005878 <HAL_RCC_OscConfig+0x274>)
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005854:	f7fc ff72 	bl	800273c <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800585a:	e00f      	b.n	800587c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800585c:	f7fc ff6e 	bl	800273c <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d908      	bls.n	800587c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e146      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
 800586e:	bf00      	nop
 8005870:	40021000 	.word	0x40021000
 8005874:	42420000 	.word	0x42420000
 8005878:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800587c:	4b92      	ldr	r3, [pc, #584]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800587e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e9      	bne.n	800585c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 80a6 	beq.w	80059e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005896:	2300      	movs	r3, #0
 8005898:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800589a:	4b8b      	ldr	r3, [pc, #556]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10d      	bne.n	80058c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058a6:	4b88      	ldr	r3, [pc, #544]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	4a87      	ldr	r2, [pc, #540]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80058ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058b0:	61d3      	str	r3, [r2, #28]
 80058b2:	4b85      	ldr	r3, [pc, #532]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ba:	60bb      	str	r3, [r7, #8]
 80058bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058be:	2301      	movs	r3, #1
 80058c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058c2:	4b82      	ldr	r3, [pc, #520]	@ (8005acc <HAL_RCC_OscConfig+0x4c8>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d118      	bne.n	8005900 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058ce:	4b7f      	ldr	r3, [pc, #508]	@ (8005acc <HAL_RCC_OscConfig+0x4c8>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a7e      	ldr	r2, [pc, #504]	@ (8005acc <HAL_RCC_OscConfig+0x4c8>)
 80058d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058da:	f7fc ff2f 	bl	800273c <HAL_GetTick>
 80058de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058e0:	e008      	b.n	80058f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058e2:	f7fc ff2b 	bl	800273c <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b64      	cmp	r3, #100	@ 0x64
 80058ee:	d901      	bls.n	80058f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e103      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058f4:	4b75      	ldr	r3, [pc, #468]	@ (8005acc <HAL_RCC_OscConfig+0x4c8>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0f0      	beq.n	80058e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d106      	bne.n	8005916 <HAL_RCC_OscConfig+0x312>
 8005908:	4b6f      	ldr	r3, [pc, #444]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	4a6e      	ldr	r2, [pc, #440]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800590e:	f043 0301 	orr.w	r3, r3, #1
 8005912:	6213      	str	r3, [r2, #32]
 8005914:	e02d      	b.n	8005972 <HAL_RCC_OscConfig+0x36e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10c      	bne.n	8005938 <HAL_RCC_OscConfig+0x334>
 800591e:	4b6a      	ldr	r3, [pc, #424]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	4a69      	ldr	r2, [pc, #420]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005924:	f023 0301 	bic.w	r3, r3, #1
 8005928:	6213      	str	r3, [r2, #32]
 800592a:	4b67      	ldr	r3, [pc, #412]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	4a66      	ldr	r2, [pc, #408]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005930:	f023 0304 	bic.w	r3, r3, #4
 8005934:	6213      	str	r3, [r2, #32]
 8005936:	e01c      	b.n	8005972 <HAL_RCC_OscConfig+0x36e>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	2b05      	cmp	r3, #5
 800593e:	d10c      	bne.n	800595a <HAL_RCC_OscConfig+0x356>
 8005940:	4b61      	ldr	r3, [pc, #388]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	4a60      	ldr	r2, [pc, #384]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005946:	f043 0304 	orr.w	r3, r3, #4
 800594a:	6213      	str	r3, [r2, #32]
 800594c:	4b5e      	ldr	r3, [pc, #376]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	4a5d      	ldr	r2, [pc, #372]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005952:	f043 0301 	orr.w	r3, r3, #1
 8005956:	6213      	str	r3, [r2, #32]
 8005958:	e00b      	b.n	8005972 <HAL_RCC_OscConfig+0x36e>
 800595a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	4a5a      	ldr	r2, [pc, #360]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005960:	f023 0301 	bic.w	r3, r3, #1
 8005964:	6213      	str	r3, [r2, #32]
 8005966:	4b58      	ldr	r3, [pc, #352]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	4a57      	ldr	r2, [pc, #348]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800596c:	f023 0304 	bic.w	r3, r3, #4
 8005970:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d015      	beq.n	80059a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800597a:	f7fc fedf 	bl	800273c <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005980:	e00a      	b.n	8005998 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005982:	f7fc fedb 	bl	800273c <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005990:	4293      	cmp	r3, r2
 8005992:	d901      	bls.n	8005998 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e0b1      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005998:	4b4b      	ldr	r3, [pc, #300]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ee      	beq.n	8005982 <HAL_RCC_OscConfig+0x37e>
 80059a4:	e014      	b.n	80059d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059a6:	f7fc fec9 	bl	800273c <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059ac:	e00a      	b.n	80059c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ae:	f7fc fec5 	bl	800273c <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059bc:	4293      	cmp	r3, r2
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e09b      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059c4:	4b40      	ldr	r3, [pc, #256]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1ee      	bne.n	80059ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80059d0:	7dfb      	ldrb	r3, [r7, #23]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d105      	bne.n	80059e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059d6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	4a3b      	ldr	r2, [pc, #236]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80059dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f000 8087 	beq.w	8005afa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059ec:	4b36      	ldr	r3, [pc, #216]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f003 030c 	and.w	r3, r3, #12
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d061      	beq.n	8005abc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d146      	bne.n	8005a8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a00:	4b33      	ldr	r3, [pc, #204]	@ (8005ad0 <HAL_RCC_OscConfig+0x4cc>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a06:	f7fc fe99 	bl	800273c <HAL_GetTick>
 8005a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a0c:	e008      	b.n	8005a20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a0e:	f7fc fe95 	bl	800273c <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d901      	bls.n	8005a20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e06d      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a20:	4b29      	ldr	r3, [pc, #164]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1f0      	bne.n	8005a0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a34:	d108      	bne.n	8005a48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005a36:	4b24      	ldr	r3, [pc, #144]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	4921      	ldr	r1, [pc, #132]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a48:	4b1f      	ldr	r3, [pc, #124]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a19      	ldr	r1, [r3, #32]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a58:	430b      	orrs	r3, r1
 8005a5a:	491b      	ldr	r1, [pc, #108]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a60:	4b1b      	ldr	r3, [pc, #108]	@ (8005ad0 <HAL_RCC_OscConfig+0x4cc>)
 8005a62:	2201      	movs	r2, #1
 8005a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a66:	f7fc fe69 	bl	800273c <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a6c:	e008      	b.n	8005a80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a6e:	f7fc fe65 	bl	800273c <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e03d      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a80:	4b11      	ldr	r3, [pc, #68]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d0f0      	beq.n	8005a6e <HAL_RCC_OscConfig+0x46a>
 8005a8c:	e035      	b.n	8005afa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a8e:	4b10      	ldr	r3, [pc, #64]	@ (8005ad0 <HAL_RCC_OscConfig+0x4cc>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a94:	f7fc fe52 	bl	800273c <HAL_GetTick>
 8005a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a9a:	e008      	b.n	8005aae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a9c:	f7fc fe4e 	bl	800273c <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e026      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005aae:	4b06      	ldr	r3, [pc, #24]	@ (8005ac8 <HAL_RCC_OscConfig+0x4c4>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1f0      	bne.n	8005a9c <HAL_RCC_OscConfig+0x498>
 8005aba:	e01e      	b.n	8005afa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d107      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e019      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
 8005ac8:	40021000 	.word	0x40021000
 8005acc:	40007000 	.word	0x40007000
 8005ad0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8005b04 <HAL_RCC_OscConfig+0x500>)
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d106      	bne.n	8005af6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d001      	beq.n	8005afa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e000      	b.n	8005afc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3718      	adds	r7, #24
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40021000 	.word	0x40021000

08005b08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e0d0      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b1c:	4b6a      	ldr	r3, [pc, #424]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0307 	and.w	r3, r3, #7
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d910      	bls.n	8005b4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b2a:	4b67      	ldr	r3, [pc, #412]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f023 0207 	bic.w	r2, r3, #7
 8005b32:	4965      	ldr	r1, [pc, #404]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b3a:	4b63      	ldr	r3, [pc, #396]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0307 	and.w	r3, r3, #7
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d001      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e0b8      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d020      	beq.n	8005b9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0304 	and.w	r3, r3, #4
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b64:	4b59      	ldr	r3, [pc, #356]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	4a58      	ldr	r2, [pc, #352]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005b6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005b6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 0308 	and.w	r3, r3, #8
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d005      	beq.n	8005b88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b7c:	4b53      	ldr	r3, [pc, #332]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	4a52      	ldr	r2, [pc, #328]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005b82:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005b86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b88:	4b50      	ldr	r3, [pc, #320]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	494d      	ldr	r1, [pc, #308]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0301 	and.w	r3, r3, #1
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d040      	beq.n	8005c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d107      	bne.n	8005bbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bae:	4b47      	ldr	r3, [pc, #284]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d115      	bne.n	8005be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e07f      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d107      	bne.n	8005bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bc6:	4b41      	ldr	r3, [pc, #260]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d109      	bne.n	8005be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e073      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e06b      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005be6:	4b39      	ldr	r3, [pc, #228]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f023 0203 	bic.w	r2, r3, #3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	4936      	ldr	r1, [pc, #216]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bf8:	f7fc fda0 	bl	800273c <HAL_GetTick>
 8005bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bfe:	e00a      	b.n	8005c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c00:	f7fc fd9c 	bl	800273c <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e053      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c16:	4b2d      	ldr	r3, [pc, #180]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f003 020c 	and.w	r2, r3, #12
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d1eb      	bne.n	8005c00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c28:	4b27      	ldr	r3, [pc, #156]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0307 	and.w	r3, r3, #7
 8005c30:	683a      	ldr	r2, [r7, #0]
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d210      	bcs.n	8005c58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c36:	4b24      	ldr	r3, [pc, #144]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f023 0207 	bic.w	r2, r3, #7
 8005c3e:	4922      	ldr	r1, [pc, #136]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c46:	4b20      	ldr	r3, [pc, #128]	@ (8005cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0307 	and.w	r3, r3, #7
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d001      	beq.n	8005c58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e032      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d008      	beq.n	8005c76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c64:	4b19      	ldr	r3, [pc, #100]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	4916      	ldr	r1, [pc, #88]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0308 	and.w	r3, r3, #8
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d009      	beq.n	8005c96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005c82:	4b12      	ldr	r3, [pc, #72]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	490e      	ldr	r1, [pc, #56]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c96:	f000 f821 	bl	8005cdc <HAL_RCC_GetSysClockFreq>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <HAL_RCC_ClockConfig+0x1c4>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	091b      	lsrs	r3, r3, #4
 8005ca2:	f003 030f 	and.w	r3, r3, #15
 8005ca6:	490a      	ldr	r1, [pc, #40]	@ (8005cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8005ca8:	5ccb      	ldrb	r3, [r1, r3]
 8005caa:	fa22 f303 	lsr.w	r3, r2, r3
 8005cae:	4a09      	ldr	r2, [pc, #36]	@ (8005cd4 <HAL_RCC_ClockConfig+0x1cc>)
 8005cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005cb2:	4b09      	ldr	r3, [pc, #36]	@ (8005cd8 <HAL_RCC_ClockConfig+0x1d0>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fc fcfe 	bl	80026b8 <HAL_InitTick>

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40022000 	.word	0x40022000
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	0800c474 	.word	0x0800c474
 8005cd4:	20000004 	.word	0x20000004
 8005cd8:	20000008 	.word	0x20000008

08005cdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	60fb      	str	r3, [r7, #12]
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8005d70 <HAL_RCC_GetSysClockFreq+0x94>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f003 030c 	and.w	r3, r3, #12
 8005d02:	2b04      	cmp	r3, #4
 8005d04:	d002      	beq.n	8005d0c <HAL_RCC_GetSysClockFreq+0x30>
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d003      	beq.n	8005d12 <HAL_RCC_GetSysClockFreq+0x36>
 8005d0a:	e027      	b.n	8005d5c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d0c:	4b19      	ldr	r3, [pc, #100]	@ (8005d74 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d0e:	613b      	str	r3, [r7, #16]
      break;
 8005d10:	e027      	b.n	8005d62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	0c9b      	lsrs	r3, r3, #18
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	4a17      	ldr	r2, [pc, #92]	@ (8005d78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005d1c:	5cd3      	ldrb	r3, [r2, r3]
 8005d1e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d010      	beq.n	8005d4c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005d2a:	4b11      	ldr	r3, [pc, #68]	@ (8005d70 <HAL_RCC_GetSysClockFreq+0x94>)
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	0c5b      	lsrs	r3, r3, #17
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	4a11      	ldr	r2, [pc, #68]	@ (8005d7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005d36:	5cd3      	ldrb	r3, [r2, r3]
 8005d38:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8005d74 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d3e:	fb03 f202 	mul.w	r2, r3, r2
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d48:	617b      	str	r3, [r7, #20]
 8005d4a:	e004      	b.n	8005d56 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005d50:	fb02 f303 	mul.w	r3, r2, r3
 8005d54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	613b      	str	r3, [r7, #16]
      break;
 8005d5a:	e002      	b.n	8005d62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d5c:	4b05      	ldr	r3, [pc, #20]	@ (8005d74 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d5e:	613b      	str	r3, [r7, #16]
      break;
 8005d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d62:	693b      	ldr	r3, [r7, #16]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	371c      	adds	r7, #28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bc80      	pop	{r7}
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	40021000 	.word	0x40021000
 8005d74:	007a1200 	.word	0x007a1200
 8005d78:	0800c48c 	.word	0x0800c48c
 8005d7c:	0800c49c 	.word	0x0800c49c
 8005d80:	003d0900 	.word	0x003d0900

08005d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d84:	b480      	push	{r7}
 8005d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d88:	4b02      	ldr	r3, [pc, #8]	@ (8005d94 <HAL_RCC_GetHCLKFreq+0x10>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bc80      	pop	{r7}
 8005d92:	4770      	bx	lr
 8005d94:	20000004 	.word	0x20000004

08005d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005d9c:	f7ff fff2 	bl	8005d84 <HAL_RCC_GetHCLKFreq>
 8005da0:	4602      	mov	r2, r0
 8005da2:	4b05      	ldr	r3, [pc, #20]	@ (8005db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	0a1b      	lsrs	r3, r3, #8
 8005da8:	f003 0307 	and.w	r3, r3, #7
 8005dac:	4903      	ldr	r1, [pc, #12]	@ (8005dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dae:	5ccb      	ldrb	r3, [r1, r3]
 8005db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	0800c484 	.word	0x0800c484

08005dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005dc4:	f7ff ffde 	bl	8005d84 <HAL_RCC_GetHCLKFreq>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	4b05      	ldr	r3, [pc, #20]	@ (8005de0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	0adb      	lsrs	r3, r3, #11
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	4903      	ldr	r1, [pc, #12]	@ (8005de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005dd6:	5ccb      	ldrb	r3, [r1, r3]
 8005dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	40021000 	.word	0x40021000
 8005de4:	0800c484 	.word	0x0800c484

08005de8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005df0:	4b0a      	ldr	r3, [pc, #40]	@ (8005e1c <RCC_Delay+0x34>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a0a      	ldr	r2, [pc, #40]	@ (8005e20 <RCC_Delay+0x38>)
 8005df6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfa:	0a5b      	lsrs	r3, r3, #9
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	fb02 f303 	mul.w	r3, r2, r3
 8005e02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005e04:	bf00      	nop
  }
  while (Delay --);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	1e5a      	subs	r2, r3, #1
 8005e0a:	60fa      	str	r2, [r7, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1f9      	bne.n	8005e04 <RCC_Delay+0x1c>
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bc80      	pop	{r7}
 8005e1a:	4770      	bx	lr
 8005e1c:	20000004 	.word	0x20000004
 8005e20:	10624dd3 	.word	0x10624dd3

08005e24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e076      	b.n	8005f24 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d108      	bne.n	8005e50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e46:	d009      	beq.n	8005e5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	61da      	str	r2, [r3, #28]
 8005e4e:	e005      	b.n	8005e5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d106      	bne.n	8005e7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f7fc f9c2 	bl	8002200 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	431a      	orrs	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a1b      	ldr	r3, [r3, #32]
 8005edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ee0:	ea42 0103 	orr.w	r1, r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	0c1a      	lsrs	r2, r3, #16
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f002 0204 	and.w	r2, r2, #4
 8005f02:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	69da      	ldr	r2, [r3, #28]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f12:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3708      	adds	r7, #8
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f40:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005f48:	7dfb      	ldrb	r3, [r7, #23]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d00c      	beq.n	8005f68 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f54:	d106      	bne.n	8005f64 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d102      	bne.n	8005f64 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005f5e:	7dfb      	ldrb	r3, [r7, #23]
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d001      	beq.n	8005f68 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
 8005f66:	e0cf      	b.n	8006108 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d005      	beq.n	8005f7a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d002      	beq.n	8005f7a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005f74:	887b      	ldrh	r3, [r7, #2]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e0c4      	b.n	8006108 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d101      	bne.n	8005f8c <HAL_SPI_TransmitReceive_DMA+0x60>
 8005f88:	2302      	movs	r3, #2
 8005f8a:	e0bd      	b.n	8006108 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b04      	cmp	r3, #4
 8005f9e:	d003      	beq.n	8005fa8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2205      	movs	r2, #5
 8005fa4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	887a      	ldrh	r2, [r7, #2]
 8005fb8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	887a      	ldrh	r2, [r7, #2]
 8005fbe:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	887a      	ldrh	r2, [r7, #2]
 8005fca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	887a      	ldrh	r2, [r7, #2]
 8005fd0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b04      	cmp	r3, #4
 8005fe8:	d108      	bne.n	8005ffc <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fee:	4a48      	ldr	r2, [pc, #288]	@ (8006110 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ff6:	4a47      	ldr	r2, [pc, #284]	@ (8006114 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005ff8:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ffa:	e007      	b.n	800600c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006000:	4a45      	ldr	r2, [pc, #276]	@ (8006118 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8006002:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006008:	4a44      	ldr	r2, [pc, #272]	@ (800611c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800600a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006010:	4a43      	ldr	r2, [pc, #268]	@ (8006120 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006012:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006018:	2200      	movs	r2, #0
 800601a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	330c      	adds	r3, #12
 8006026:	4619      	mov	r1, r3
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800602c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006032:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006034:	f7fd fbfe 	bl	8003834 <HAL_DMA_Start_IT>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00b      	beq.n	8006056 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006042:	f043 0210 	orr.w	r2, r3, #16
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e058      	b.n	8006108 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f042 0201 	orr.w	r2, r2, #1
 8006064:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800606a:	2200      	movs	r2, #0
 800606c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006072:	2200      	movs	r2, #0
 8006074:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800607a:	2200      	movs	r2, #0
 800607c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006082:	2200      	movs	r2, #0
 8006084:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800608e:	4619      	mov	r1, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	330c      	adds	r3, #12
 8006096:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800609c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800609e:	f7fd fbc9 	bl	8003834 <HAL_DMA_Start_IT>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00b      	beq.n	80060c0 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ac:	f043 0210 	orr.w	r2, r3, #16
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e023      	b.n	8006108 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ca:	2b40      	cmp	r3, #64	@ 0x40
 80060cc:	d007      	beq.n	80060de <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060dc:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685a      	ldr	r2, [r3, #4]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0220 	orr.w	r2, r2, #32
 80060f4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f042 0202 	orr.w	r2, r2, #2
 8006104:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3718      	adds	r7, #24
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	08006475 	.word	0x08006475
 8006114:	08006341 	.word	0x08006341
 8006118:	08006491 	.word	0x08006491
 800611c:	080063e7 	.word	0x080063e7
 8006120:	080064ad 	.word	0x080064ad

08006124 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b088      	sub	sp, #32
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	099b      	lsrs	r3, r3, #6
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10f      	bne.n	8006168 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	099b      	lsrs	r3, r3, #6
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d004      	beq.n	8006168 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	4798      	blx	r3
    return;
 8006166:	e0be      	b.n	80062e6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <HAL_SPI_IRQHandler+0x66>
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	09db      	lsrs	r3, r3, #7
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b00      	cmp	r3, #0
 800617e:	d004      	beq.n	800618a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	4798      	blx	r3
    return;
 8006188:	e0ad      	b.n	80062e6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	095b      	lsrs	r3, r3, #5
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_SPI_IRQHandler+0x80>
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	099b      	lsrs	r3, r3, #6
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 80a1 	beq.w	80062e6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	095b      	lsrs	r3, r3, #5
 80061a8:	f003 0301 	and.w	r3, r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f000 809a 	beq.w	80062e6 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	099b      	lsrs	r3, r3, #6
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d023      	beq.n	8006206 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b03      	cmp	r3, #3
 80061c8:	d011      	beq.n	80061ee <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ce:	f043 0204 	orr.w	r2, r3, #4
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061d6:	2300      	movs	r3, #0
 80061d8:	617b      	str	r3, [r7, #20]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	617b      	str	r3, [r7, #20]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	617b      	str	r3, [r7, #20]
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	e00b      	b.n	8006206 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061ee:	2300      	movs	r3, #0
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	613b      	str	r3, [r7, #16]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	613b      	str	r3, [r7, #16]
 8006202:	693b      	ldr	r3, [r7, #16]
        return;
 8006204:	e06f      	b.n	80062e6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d014      	beq.n	800623c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006216:	f043 0201 	orr.w	r2, r3, #1
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800621e:	2300      	movs	r3, #0
 8006220:	60fb      	str	r3, [r7, #12]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	60fb      	str	r3, [r7, #12]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006240:	2b00      	cmp	r3, #0
 8006242:	d04f      	beq.n	80062e4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006252:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d104      	bne.n	8006270 <HAL_SPI_IRQHandler+0x14c>
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d034      	beq.n	80062da <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0203 	bic.w	r2, r2, #3
 800627e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006284:	2b00      	cmp	r3, #0
 8006286:	d011      	beq.n	80062ac <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800628c:	4a17      	ldr	r2, [pc, #92]	@ (80062ec <HAL_SPI_IRQHandler+0x1c8>)
 800628e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006294:	4618      	mov	r0, r3
 8006296:	f7fd fb2d 	bl	80038f4 <HAL_DMA_Abort_IT>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d005      	beq.n	80062ac <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d016      	beq.n	80062e2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062b8:	4a0c      	ldr	r2, [pc, #48]	@ (80062ec <HAL_SPI_IRQHandler+0x1c8>)
 80062ba:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7fd fb17 	bl	80038f4 <HAL_DMA_Abort_IT>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80062d8:	e003      	b.n	80062e2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fb f83c 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80062e0:	e000      	b.n	80062e4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80062e2:	bf00      	nop
    return;
 80062e4:	bf00      	nop
  }
}
 80062e6:	3720      	adds	r7, #32
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	080064ed 	.word	0x080064ed

080062f0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bc80      	pop	{r7}
 8006300:	4770      	bx	lr

08006302 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006302:	b480      	push	{r7}
 8006304:	b083      	sub	sp, #12
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800630a:	bf00      	nop
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	bc80      	pop	{r7}
 8006312:	4770      	bx	lr

08006314 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr

08006326 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006334:	b2db      	uxtb	r3, r3
}
 8006336:	4618      	mov	r0, r3
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	bc80      	pop	{r7}
 800633e:	4770      	bx	lr

08006340 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800634e:	f7fc f9f5 	bl	800273c <HAL_GetTick>
 8006352:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0320 	and.w	r3, r3, #32
 800635e:	2b20      	cmp	r3, #32
 8006360:	d03b      	beq.n	80063da <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685a      	ldr	r2, [r3, #4]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0220 	bic.w	r2, r2, #32
 8006370:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10d      	bne.n	8006396 <SPI_DMAReceiveCplt+0x56>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006382:	d108      	bne.n	8006396 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 0203 	bic.w	r2, r2, #3
 8006392:	605a      	str	r2, [r3, #4]
 8006394:	e007      	b.n	80063a6 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	2164      	movs	r1, #100	@ 0x64
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f93a 	bl	8006624 <SPI_EndRxTransaction>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d002      	beq.n	80063bc <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2220      	movs	r2, #32
 80063ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80063d2:	68f8      	ldr	r0, [r7, #12]
 80063d4:	f7fa ffc0 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80063d8:	e002      	b.n	80063e0 <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f7ff ff88 	bl	80062f0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b084      	sub	sp, #16
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f2:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063f4:	f7fc f9a2 	bl	800273c <HAL_GetTick>
 80063f8:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0320 	and.w	r3, r3, #32
 8006404:	2b20      	cmp	r3, #32
 8006406:	d02f      	beq.n	8006468 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0220 	bic.w	r2, r2, #32
 8006416:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	2164      	movs	r1, #100	@ 0x64
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f000 f953 	bl	80066c8 <SPI_EndRxTxTransaction>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d005      	beq.n	8006434 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800642c:	f043 0220 	orr.w	r2, r3, #32
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f022 0203 	bic.w	r2, r2, #3
 8006442:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800645c:	2b00      	cmp	r3, #0
 800645e:	d003      	beq.n	8006468 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006460:	68f8      	ldr	r0, [r7, #12]
 8006462:	f7fa ff79 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006466:	e002      	b.n	800646e <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f7fa ff5d 	bl	8001328 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800646e:	3710      	adds	r7, #16
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006480:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f7ff ff3d 	bl	8006302 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006488:	bf00      	nop
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f7ff ff38 	bl	8006314 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80064a4:	bf00      	nop
 80064a6:	3710      	adds	r7, #16
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 0203 	bic.w	r2, r2, #3
 80064c8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ce:	f043 0210 	orr.w	r2, r3, #16
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2201      	movs	r2, #1
 80064da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f7fa ff3a 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f7fa ff26 	bl	8001358 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800650c:	bf00      	nop
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b088      	sub	sp, #32
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	603b      	str	r3, [r7, #0]
 8006520:	4613      	mov	r3, r2
 8006522:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006524:	f7fc f90a 	bl	800273c <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652c:	1a9b      	subs	r3, r3, r2
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	4413      	add	r3, r2
 8006532:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006534:	f7fc f902 	bl	800273c <HAL_GetTick>
 8006538:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800653a:	4b39      	ldr	r3, [pc, #228]	@ (8006620 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	015b      	lsls	r3, r3, #5
 8006540:	0d1b      	lsrs	r3, r3, #20
 8006542:	69fa      	ldr	r2, [r7, #28]
 8006544:	fb02 f303 	mul.w	r3, r2, r3
 8006548:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800654a:	e054      	b.n	80065f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006552:	d050      	beq.n	80065f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006554:	f7fc f8f2 	bl	800273c <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	69fa      	ldr	r2, [r7, #28]
 8006560:	429a      	cmp	r2, r3
 8006562:	d902      	bls.n	800656a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d13d      	bne.n	80065e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006578:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006582:	d111      	bne.n	80065a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800658c:	d004      	beq.n	8006598 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006596:	d107      	bne.n	80065a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065b0:	d10f      	bne.n	80065d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065c0:	601a      	str	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80065d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e017      	b.n	8006616 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d101      	bne.n	80065f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80065ec:	2300      	movs	r3, #0
 80065ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	3b01      	subs	r3, #1
 80065f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	4013      	ands	r3, r2
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	429a      	cmp	r2, r3
 8006604:	bf0c      	ite	eq
 8006606:	2301      	moveq	r3, #1
 8006608:	2300      	movne	r3, #0
 800660a:	b2db      	uxtb	r3, r3
 800660c:	461a      	mov	r2, r3
 800660e:	79fb      	ldrb	r3, [r7, #7]
 8006610:	429a      	cmp	r2, r3
 8006612:	d19b      	bne.n	800654c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3720      	adds	r7, #32
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	20000004 	.word	0x20000004

08006624 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af02      	add	r7, sp, #8
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006638:	d111      	bne.n	800665e <SPI_EndRxTransaction+0x3a>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006642:	d004      	beq.n	800664e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800664c:	d107      	bne.n	800665e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800665c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006666:	d117      	bne.n	8006698 <SPI_EndRxTransaction+0x74>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006670:	d112      	bne.n	8006698 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2200      	movs	r2, #0
 800667a:	2101      	movs	r1, #1
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f7ff ff49 	bl	8006514 <SPI_WaitFlagStateUntilTimeout>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01a      	beq.n	80066be <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800668c:	f043 0220 	orr.w	r2, r3, #32
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e013      	b.n	80066c0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	2200      	movs	r2, #0
 80066a0:	2180      	movs	r1, #128	@ 0x80
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f7ff ff36 	bl	8006514 <SPI_WaitFlagStateUntilTimeout>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d007      	beq.n	80066be <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b2:	f043 0220 	orr.w	r2, r3, #32
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e000      	b.n	80066c0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af02      	add	r7, sp, #8
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2201      	movs	r2, #1
 80066dc:	2102      	movs	r1, #2
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f7ff ff18 	bl	8006514 <SPI_WaitFlagStateUntilTimeout>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ee:	f043 0220 	orr.w	r2, r3, #32
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e013      	b.n	8006722 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	2200      	movs	r2, #0
 8006702:	2180      	movs	r1, #128	@ 0x80
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f7ff ff05 	bl	8006514 <SPI_WaitFlagStateUntilTimeout>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d007      	beq.n	8006720 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006714:	f043 0220 	orr.w	r2, r3, #32
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e000      	b.n	8006722 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b082      	sub	sp, #8
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d101      	bne.n	800673c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e042      	b.n	80067c2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b00      	cmp	r3, #0
 8006746:	d106      	bne.n	8006756 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f7fb fdfd 	bl	8002350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2224      	movs	r2, #36	@ 0x24
 800675a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68da      	ldr	r2, [r3, #12]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800676c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f82c 	bl	80067cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	691a      	ldr	r2, [r3, #16]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006782:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695a      	ldr	r2, [r3, #20]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006792:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80067a2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80067c0:	2300      	movs	r3, #0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
	...

080067cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68da      	ldr	r2, [r3, #12]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	689a      	ldr	r2, [r3, #8]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	431a      	orrs	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	695b      	ldr	r3, [r3, #20]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006806:	f023 030c 	bic.w	r3, r3, #12
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	68b9      	ldr	r1, [r7, #8]
 8006810:	430b      	orrs	r3, r1
 8006812:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	699a      	ldr	r2, [r3, #24]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a2c      	ldr	r2, [pc, #176]	@ (80068e0 <UART_SetConfig+0x114>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d103      	bne.n	800683c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006834:	f7ff fac4 	bl	8005dc0 <HAL_RCC_GetPCLK2Freq>
 8006838:	60f8      	str	r0, [r7, #12]
 800683a:	e002      	b.n	8006842 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800683c:	f7ff faac 	bl	8005d98 <HAL_RCC_GetPCLK1Freq>
 8006840:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	4613      	mov	r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	009a      	lsls	r2, r3, #2
 800684c:	441a      	add	r2, r3
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	fbb2 f3f3 	udiv	r3, r2, r3
 8006858:	4a22      	ldr	r2, [pc, #136]	@ (80068e4 <UART_SetConfig+0x118>)
 800685a:	fba2 2303 	umull	r2, r3, r2, r3
 800685e:	095b      	lsrs	r3, r3, #5
 8006860:	0119      	lsls	r1, r3, #4
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	4613      	mov	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4413      	add	r3, r2
 800686a:	009a      	lsls	r2, r3, #2
 800686c:	441a      	add	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	fbb2 f2f3 	udiv	r2, r2, r3
 8006878:	4b1a      	ldr	r3, [pc, #104]	@ (80068e4 <UART_SetConfig+0x118>)
 800687a:	fba3 0302 	umull	r0, r3, r3, r2
 800687e:	095b      	lsrs	r3, r3, #5
 8006880:	2064      	movs	r0, #100	@ 0x64
 8006882:	fb00 f303 	mul.w	r3, r0, r3
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	011b      	lsls	r3, r3, #4
 800688a:	3332      	adds	r3, #50	@ 0x32
 800688c:	4a15      	ldr	r2, [pc, #84]	@ (80068e4 <UART_SetConfig+0x118>)
 800688e:	fba2 2303 	umull	r2, r3, r2, r3
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006898:	4419      	add	r1, r3
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	4613      	mov	r3, r2
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4413      	add	r3, r2
 80068a2:	009a      	lsls	r2, r3, #2
 80068a4:	441a      	add	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80068b0:	4b0c      	ldr	r3, [pc, #48]	@ (80068e4 <UART_SetConfig+0x118>)
 80068b2:	fba3 0302 	umull	r0, r3, r3, r2
 80068b6:	095b      	lsrs	r3, r3, #5
 80068b8:	2064      	movs	r0, #100	@ 0x64
 80068ba:	fb00 f303 	mul.w	r3, r0, r3
 80068be:	1ad3      	subs	r3, r2, r3
 80068c0:	011b      	lsls	r3, r3, #4
 80068c2:	3332      	adds	r3, #50	@ 0x32
 80068c4:	4a07      	ldr	r2, [pc, #28]	@ (80068e4 <UART_SetConfig+0x118>)
 80068c6:	fba2 2303 	umull	r2, r3, r2, r3
 80068ca:	095b      	lsrs	r3, r3, #5
 80068cc:	f003 020f 	and.w	r2, r3, #15
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	440a      	add	r2, r1
 80068d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80068d8:	bf00      	nop
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	40013800 	.word	0x40013800
 80068e4:	51eb851f 	.word	0x51eb851f

080068e8 <__NVIC_SetPriority>:
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	4603      	mov	r3, r0
 80068f0:	6039      	str	r1, [r7, #0]
 80068f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	db0a      	blt.n	8006912 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	490c      	ldr	r1, [pc, #48]	@ (8006934 <__NVIC_SetPriority+0x4c>)
 8006902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006906:	0112      	lsls	r2, r2, #4
 8006908:	b2d2      	uxtb	r2, r2
 800690a:	440b      	add	r3, r1
 800690c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006910:	e00a      	b.n	8006928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	b2da      	uxtb	r2, r3
 8006916:	4908      	ldr	r1, [pc, #32]	@ (8006938 <__NVIC_SetPriority+0x50>)
 8006918:	79fb      	ldrb	r3, [r7, #7]
 800691a:	f003 030f 	and.w	r3, r3, #15
 800691e:	3b04      	subs	r3, #4
 8006920:	0112      	lsls	r2, r2, #4
 8006922:	b2d2      	uxtb	r2, r2
 8006924:	440b      	add	r3, r1
 8006926:	761a      	strb	r2, [r3, #24]
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	bc80      	pop	{r7}
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	e000e100 	.word	0xe000e100
 8006938:	e000ed00 	.word	0xe000ed00

0800693c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800693c:	b580      	push	{r7, lr}
 800693e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006940:	2100      	movs	r1, #0
 8006942:	f06f 0004 	mvn.w	r0, #4
 8006946:	f7ff ffcf 	bl	80068e8 <__NVIC_SetPriority>
#endif
}
 800694a:	bf00      	nop
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006956:	f3ef 8305 	mrs	r3, IPSR
 800695a:	603b      	str	r3, [r7, #0]
  return(result);
 800695c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006962:	f06f 0305 	mvn.w	r3, #5
 8006966:	607b      	str	r3, [r7, #4]
 8006968:	e00c      	b.n	8006984 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800696a:	4b09      	ldr	r3, [pc, #36]	@ (8006990 <osKernelInitialize+0x40>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d105      	bne.n	800697e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006972:	4b07      	ldr	r3, [pc, #28]	@ (8006990 <osKernelInitialize+0x40>)
 8006974:	2201      	movs	r2, #1
 8006976:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006978:	2300      	movs	r3, #0
 800697a:	607b      	str	r3, [r7, #4]
 800697c:	e002      	b.n	8006984 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800697e:	f04f 33ff 	mov.w	r3, #4294967295
 8006982:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006984:	687b      	ldr	r3, [r7, #4]
}
 8006986:	4618      	mov	r0, r3
 8006988:	370c      	adds	r7, #12
 800698a:	46bd      	mov	sp, r7
 800698c:	bc80      	pop	{r7}
 800698e:	4770      	bx	lr
 8006990:	20000484 	.word	0x20000484

08006994 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800699a:	f3ef 8305 	mrs	r3, IPSR
 800699e:	603b      	str	r3, [r7, #0]
  return(result);
 80069a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <osKernelStart+0x1a>
    stat = osErrorISR;
 80069a6:	f06f 0305 	mvn.w	r3, #5
 80069aa:	607b      	str	r3, [r7, #4]
 80069ac:	e010      	b.n	80069d0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80069ae:	4b0b      	ldr	r3, [pc, #44]	@ (80069dc <osKernelStart+0x48>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d109      	bne.n	80069ca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80069b6:	f7ff ffc1 	bl	800693c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80069ba:	4b08      	ldr	r3, [pc, #32]	@ (80069dc <osKernelStart+0x48>)
 80069bc:	2202      	movs	r2, #2
 80069be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80069c0:	f001 fa04 	bl	8007dcc <vTaskStartScheduler>
      stat = osOK;
 80069c4:	2300      	movs	r3, #0
 80069c6:	607b      	str	r3, [r7, #4]
 80069c8:	e002      	b.n	80069d0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80069ca:	f04f 33ff 	mov.w	r3, #4294967295
 80069ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80069d0:	687b      	ldr	r3, [r7, #4]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3708      	adds	r7, #8
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	20000484 	.word	0x20000484

080069e0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069e6:	f3ef 8305 	mrs	r3, IPSR
 80069ea:	603b      	str	r3, [r7, #0]
  return(result);
 80069ec:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d003      	beq.n	80069fa <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80069f2:	f001 fb0d 	bl	8008010 <xTaskGetTickCountFromISR>
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	e002      	b.n	8006a00 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80069fa:	f001 fafb 	bl	8007ff4 <xTaskGetTickCount>
 80069fe:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006a00:	687b      	ldr	r3, [r7, #4]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3708      	adds	r7, #8
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b08e      	sub	sp, #56	@ 0x38
 8006a0e:	af04      	add	r7, sp, #16
 8006a10:	60f8      	str	r0, [r7, #12]
 8006a12:	60b9      	str	r1, [r7, #8]
 8006a14:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006a16:	2300      	movs	r3, #0
 8006a18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a1a:	f3ef 8305 	mrs	r3, IPSR
 8006a1e:	617b      	str	r3, [r7, #20]
  return(result);
 8006a20:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d17e      	bne.n	8006b24 <osThreadNew+0x11a>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d07b      	beq.n	8006b24 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006a2c:	2380      	movs	r3, #128	@ 0x80
 8006a2e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006a30:	2318      	movs	r3, #24
 8006a32:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006a34:	2300      	movs	r3, #0
 8006a36:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006a38:	f04f 33ff 	mov.w	r3, #4294967295
 8006a3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d045      	beq.n	8006ad0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d002      	beq.n	8006a52 <osThreadNew+0x48>
        name = attr->name;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d002      	beq.n	8006a60 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d008      	beq.n	8006a78 <osThreadNew+0x6e>
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	2b38      	cmp	r3, #56	@ 0x38
 8006a6a:	d805      	bhi.n	8006a78 <osThreadNew+0x6e>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d001      	beq.n	8006a7c <osThreadNew+0x72>
        return (NULL);
 8006a78:	2300      	movs	r3, #0
 8006a7a:	e054      	b.n	8006b26 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	695b      	ldr	r3, [r3, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d003      	beq.n	8006a8c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	089b      	lsrs	r3, r3, #2
 8006a8a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00e      	beq.n	8006ab2 <osThreadNew+0xa8>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	2b5b      	cmp	r3, #91	@ 0x5b
 8006a9a:	d90a      	bls.n	8006ab2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d006      	beq.n	8006ab2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	695b      	ldr	r3, [r3, #20]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d002      	beq.n	8006ab2 <osThreadNew+0xa8>
        mem = 1;
 8006aac:	2301      	movs	r3, #1
 8006aae:	61bb      	str	r3, [r7, #24]
 8006ab0:	e010      	b.n	8006ad4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10c      	bne.n	8006ad4 <osThreadNew+0xca>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d108      	bne.n	8006ad4 <osThreadNew+0xca>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d104      	bne.n	8006ad4 <osThreadNew+0xca>
          mem = 0;
 8006aca:	2300      	movs	r3, #0
 8006acc:	61bb      	str	r3, [r7, #24]
 8006ace:	e001      	b.n	8006ad4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d110      	bne.n	8006afc <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ae2:	9202      	str	r2, [sp, #8]
 8006ae4:	9301      	str	r3, [sp, #4]
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	6a3a      	ldr	r2, [r7, #32]
 8006aee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f000 ff0f 	bl	8007914 <xTaskCreateStatic>
 8006af6:	4603      	mov	r3, r0
 8006af8:	613b      	str	r3, [r7, #16]
 8006afa:	e013      	b.n	8006b24 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d110      	bne.n	8006b24 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	f107 0310 	add.w	r3, r7, #16
 8006b0a:	9301      	str	r3, [sp, #4]
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 ff5d 	bl	80079d4 <xTaskCreate>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d001      	beq.n	8006b24 <osThreadNew+0x11a>
            hTask = NULL;
 8006b20:	2300      	movs	r3, #0
 8006b22:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b24:	693b      	ldr	r3, [r7, #16]
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3728      	adds	r7, #40	@ 0x28
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
	...

08006b30 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b088      	sub	sp, #32
 8006b34:	af02      	add	r7, sp, #8
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <osThreadFlagsSet+0x1a>
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	da03      	bge.n	8006b52 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8006b4a:	f06f 0303 	mvn.w	r3, #3
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	e035      	b.n	8006bbe <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8006b52:	f04f 33ff 	mov.w	r3, #4294967295
 8006b56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b58:	f3ef 8305 	mrs	r3, IPSR
 8006b5c:	613b      	str	r3, [r7, #16]
  return(result);
 8006b5e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d01f      	beq.n	8006ba4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8006b64:	2300      	movs	r3, #0
 8006b66:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8006b68:	f107 0308 	add.w	r3, r7, #8
 8006b6c:	9300      	str	r3, [sp, #0]
 8006b6e:	2300      	movs	r3, #0
 8006b70:	2201      	movs	r2, #1
 8006b72:	6839      	ldr	r1, [r7, #0]
 8006b74:	6978      	ldr	r0, [r7, #20]
 8006b76:	f001 ff29 	bl	80089cc <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8006b7a:	f107 030c 	add.w	r3, r7, #12
 8006b7e:	2200      	movs	r2, #0
 8006b80:	9200      	str	r2, [sp, #0]
 8006b82:	2200      	movs	r2, #0
 8006b84:	2100      	movs	r1, #0
 8006b86:	6978      	ldr	r0, [r7, #20]
 8006b88:	f001 ff20 	bl	80089cc <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d015      	beq.n	8006bbe <osThreadFlagsSet+0x8e>
 8006b92:	4b0d      	ldr	r3, [pc, #52]	@ (8006bc8 <osThreadFlagsSet+0x98>)
 8006b94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	e00c      	b.n	8006bbe <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	6839      	ldr	r1, [r7, #0]
 8006baa:	6978      	ldr	r0, [r7, #20]
 8006bac:	f001 fe54 	bl	8008858 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8006bb0:	f107 030c 	add.w	r3, r7, #12
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	2100      	movs	r1, #0
 8006bb8:	6978      	ldr	r0, [r7, #20]
 8006bba:	f001 fe4d 	bl	8008858 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3718      	adds	r7, #24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	e000ed04 	.word	0xe000ed04

08006bcc <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b08c      	sub	sp, #48	@ 0x30
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bd8:	f3ef 8305 	mrs	r3, IPSR
 8006bdc:	617b      	str	r3, [r7, #20]
  return(result);
 8006bde:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d003      	beq.n	8006bec <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8006be4:	f06f 0305 	mvn.w	r3, #5
 8006be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bea:	e06b      	b.n	8006cc4 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	da03      	bge.n	8006bfa <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8006bf2:	f06f 0303 	mvn.w	r3, #3
 8006bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bf8:	e064      	b.n	8006cc4 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	f003 0302 	and.w	r3, r3, #2
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c08:	e001      	b.n	8006c0e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8006c16:	f001 f9ed 	bl	8007ff4 <xTaskGetTickCount>
 8006c1a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8006c1c:	f107 0210 	add.w	r2, r7, #16
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c24:	2000      	movs	r0, #0
 8006c26:	f001 fdbd 	bl	80087a4 <xTaskNotifyWait>
 8006c2a:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d137      	bne.n	8006ca2 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8006c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4013      	ands	r3, r2
 8006c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00c      	beq.n	8006c66 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c50:	4013      	ands	r3, r2
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d032      	beq.n	8006cbe <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d10f      	bne.n	8006c7e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8006c5e:	f06f 0302 	mvn.w	r3, #2
 8006c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8006c64:	e02e      	b.n	8006cc4 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d128      	bne.n	8006cc2 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d103      	bne.n	8006c7e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8006c76:	f06f 0302 	mvn.w	r3, #2
 8006c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8006c7c:	e022      	b.n	8006cc4 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8006c7e:	f001 f9b9 	bl	8007ff4 <xTaskGetTickCount>
 8006c82:	4602      	mov	r2, r0
 8006c84:	6a3b      	ldr	r3, [r7, #32]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8006c8a:	69ba      	ldr	r2, [r7, #24]
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d902      	bls.n	8006c98 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8006c92:	2300      	movs	r3, #0
 8006c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c96:	e00e      	b.n	8006cb6 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8006c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ca0:	e009      	b.n	8006cb6 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d103      	bne.n	8006cb0 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8006ca8:	f06f 0302 	mvn.w	r3, #2
 8006cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cae:	e002      	b.n	8006cb6 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8006cb0:	f06f 0301 	mvn.w	r3, #1
 8006cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1af      	bne.n	8006c1c <osThreadFlagsWait+0x50>
 8006cbc:	e002      	b.n	8006cc4 <osThreadFlagsWait+0xf8>
            break;
 8006cbe:	bf00      	nop
 8006cc0:	e000      	b.n	8006cc4 <osThreadFlagsWait+0xf8>
            break;
 8006cc2:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8006cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3730      	adds	r7, #48	@ 0x30
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b084      	sub	sp, #16
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cd6:	f3ef 8305 	mrs	r3, IPSR
 8006cda:	60bb      	str	r3, [r7, #8]
  return(result);
 8006cdc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <osDelay+0x1c>
    stat = osErrorISR;
 8006ce2:	f06f 0305 	mvn.w	r3, #5
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	e007      	b.n	8006cfa <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006cea:	2300      	movs	r3, #0
 8006cec:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d002      	beq.n	8006cfa <osDelay+0x2c>
      vTaskDelay(ticks);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f001 f833 	bl	8007d60 <vTaskDelay>
    }
  }

  return (stat);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d0c:	f3ef 8305 	mrs	r3, IPSR
 8006d10:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d12:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d003      	beq.n	8006d20 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8006d18:	f06f 0305 	mvn.w	r3, #5
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	e019      	b.n	8006d54 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8006d20:	2300      	movs	r3, #0
 8006d22:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8006d24:	f001 f966 	bl	8007ff4 <xTaskGetTickCount>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d009      	beq.n	8006d4e <osDelayUntil+0x4a>
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	db06      	blt.n	8006d4e <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006d40:	f107 0308 	add.w	r3, r7, #8
 8006d44:	6939      	ldr	r1, [r7, #16]
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 ff8a 	bl	8007c60 <vTaskDelayUntil>
 8006d4c:	e002      	b.n	8006d54 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006d4e:	f06f 0303 	mvn.w	r3, #3
 8006d52:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006d54:	697b      	ldr	r3, [r7, #20]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	4a06      	ldr	r2, [pc, #24]	@ (8006d88 <vApplicationGetIdleTaskMemory+0x28>)
 8006d70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	4a05      	ldr	r2, [pc, #20]	@ (8006d8c <vApplicationGetIdleTaskMemory+0x2c>)
 8006d76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2280      	movs	r2, #128	@ 0x80
 8006d7c:	601a      	str	r2, [r3, #0]
}
 8006d7e:	bf00      	nop
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bc80      	pop	{r7}
 8006d86:	4770      	bx	lr
 8006d88:	20000488 	.word	0x20000488
 8006d8c:	200004e4 	.word	0x200004e4

08006d90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4a07      	ldr	r2, [pc, #28]	@ (8006dbc <vApplicationGetTimerTaskMemory+0x2c>)
 8006da0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	4a06      	ldr	r2, [pc, #24]	@ (8006dc0 <vApplicationGetTimerTaskMemory+0x30>)
 8006da6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006dae:	601a      	str	r2, [r3, #0]
}
 8006db0:	bf00      	nop
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bc80      	pop	{r7}
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	200006e4 	.word	0x200006e4
 8006dc0:	20000740 	.word	0x20000740

08006dc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f103 0208 	add.w	r2, r3, #8
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ddc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f103 0208 	add.w	r2, r3, #8
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f103 0208 	add.w	r2, r3, #8
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bc80      	pop	{r7}
 8006e00:	4770      	bx	lr

08006e02 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e02:	b480      	push	{r7}
 8006e04:	b083      	sub	sp, #12
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr

08006e1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	683a      	ldr	r2, [r7, #0]
 8006e3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	601a      	str	r2, [r3, #0]
}
 8006e56:	bf00      	nop
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bc80      	pop	{r7}
 8006e5e:	4770      	bx	lr

08006e60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e76:	d103      	bne.n	8006e80 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	691b      	ldr	r3, [r3, #16]
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	e00c      	b.n	8006e9a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3308      	adds	r3, #8
 8006e84:	60fb      	str	r3, [r7, #12]
 8006e86:	e002      	b.n	8006e8e <vListInsert+0x2e>
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	60fb      	str	r3, [r7, #12]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d2f6      	bcs.n	8006e88 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	683a      	ldr	r2, [r7, #0]
 8006eb4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	1c5a      	adds	r2, r3, #1
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	601a      	str	r2, [r3, #0]
}
 8006ec6:	bf00      	nop
 8006ec8:	3714      	adds	r7, #20
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bc80      	pop	{r7}
 8006ece:	4770      	bx	lr

08006ed0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	6892      	ldr	r2, [r2, #8]
 8006ee6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	6852      	ldr	r2, [r2, #4]
 8006ef0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d103      	bne.n	8006f04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	689a      	ldr	r2, [r3, #8]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	1e5a      	subs	r2, r3, #1
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bc80      	pop	{r7}
 8006f20:	4770      	bx	lr
	...

08006f24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10b      	bne.n	8006f50 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006f4a:	bf00      	nop
 8006f4c:	bf00      	nop
 8006f4e:	e7fd      	b.n	8006f4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f50:	f002 fabc 	bl	80094cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f5c:	68f9      	ldr	r1, [r7, #12]
 8006f5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f60:	fb01 f303 	mul.w	r3, r1, r3
 8006f64:	441a      	add	r2, r3
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f80:	3b01      	subs	r3, #1
 8006f82:	68f9      	ldr	r1, [r7, #12]
 8006f84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f86:	fb01 f303 	mul.w	r3, r1, r3
 8006f8a:	441a      	add	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	22ff      	movs	r2, #255	@ 0xff
 8006f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	22ff      	movs	r2, #255	@ 0xff
 8006f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d114      	bne.n	8006fd0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d01a      	beq.n	8006fe4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	3310      	adds	r3, #16
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f001 f9a8 	bl	8008308 <xTaskRemoveFromEventList>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d012      	beq.n	8006fe4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff4 <xQueueGenericReset+0xd0>)
 8006fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fc4:	601a      	str	r2, [r3, #0]
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	f3bf 8f6f 	isb	sy
 8006fce:	e009      	b.n	8006fe4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	3310      	adds	r3, #16
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7ff fef5 	bl	8006dc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	3324      	adds	r3, #36	@ 0x24
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7ff fef0 	bl	8006dc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fe4:	f002 faa2 	bl	800952c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fe8:	2301      	movs	r3, #1
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	e000ed04 	.word	0xe000ed04

08006ff8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08e      	sub	sp, #56	@ 0x38
 8006ffc:	af02      	add	r7, sp, #8
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
 8007004:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10b      	bne.n	8007024 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800701e:	bf00      	nop
 8007020:	bf00      	nop
 8007022:	e7fd      	b.n	8007020 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10b      	bne.n	8007042 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800702a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800702e:	f383 8811 	msr	BASEPRI, r3
 8007032:	f3bf 8f6f 	isb	sy
 8007036:	f3bf 8f4f 	dsb	sy
 800703a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800703c:	bf00      	nop
 800703e:	bf00      	nop
 8007040:	e7fd      	b.n	800703e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <xQueueGenericCreateStatic+0x56>
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d001      	beq.n	8007052 <xQueueGenericCreateStatic+0x5a>
 800704e:	2301      	movs	r3, #1
 8007050:	e000      	b.n	8007054 <xQueueGenericCreateStatic+0x5c>
 8007052:	2300      	movs	r3, #0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10b      	bne.n	8007070 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705c:	f383 8811 	msr	BASEPRI, r3
 8007060:	f3bf 8f6f 	isb	sy
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	623b      	str	r3, [r7, #32]
}
 800706a:	bf00      	nop
 800706c:	bf00      	nop
 800706e:	e7fd      	b.n	800706c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d102      	bne.n	800707c <xQueueGenericCreateStatic+0x84>
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <xQueueGenericCreateStatic+0x88>
 800707c:	2301      	movs	r3, #1
 800707e:	e000      	b.n	8007082 <xQueueGenericCreateStatic+0x8a>
 8007080:	2300      	movs	r3, #0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10b      	bne.n	800709e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	61fb      	str	r3, [r7, #28]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800709e:	2350      	movs	r3, #80	@ 0x50
 80070a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	2b50      	cmp	r3, #80	@ 0x50
 80070a6:	d00b      	beq.n	80070c0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80070a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	61bb      	str	r3, [r7, #24]
}
 80070ba:	bf00      	nop
 80070bc:	bf00      	nop
 80070be:	e7fd      	b.n	80070bc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070c0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80070c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00d      	beq.n	80070e8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80070cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80070d4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80070d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070da:	9300      	str	r3, [sp, #0]
 80070dc:	4613      	mov	r3, r2
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	68b9      	ldr	r1, [r7, #8]
 80070e2:	68f8      	ldr	r0, [r7, #12]
 80070e4:	f000 f805 	bl	80070f2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80070e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3730      	adds	r7, #48	@ 0x30
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b084      	sub	sp, #16
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	60b9      	str	r1, [r7, #8]
 80070fc:	607a      	str	r2, [r7, #4]
 80070fe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d103      	bne.n	800710e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	601a      	str	r2, [r3, #0]
 800710c:	e002      	b.n	8007114 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	68ba      	ldr	r2, [r7, #8]
 800711e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007120:	2101      	movs	r1, #1
 8007122:	69b8      	ldr	r0, [r7, #24]
 8007124:	f7ff fefe 	bl	8006f24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	78fa      	ldrb	r2, [r7, #3]
 800712c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007130:	bf00      	nop
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b08e      	sub	sp, #56	@ 0x38
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
 8007144:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007146:	2300      	movs	r3, #0
 8007148:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800714e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007150:	2b00      	cmp	r3, #0
 8007152:	d10b      	bne.n	800716c <xQueueGenericSend+0x34>
	__asm volatile
 8007154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007158:	f383 8811 	msr	BASEPRI, r3
 800715c:	f3bf 8f6f 	isb	sy
 8007160:	f3bf 8f4f 	dsb	sy
 8007164:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007166:	bf00      	nop
 8007168:	bf00      	nop
 800716a:	e7fd      	b.n	8007168 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d103      	bne.n	800717a <xQueueGenericSend+0x42>
 8007172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <xQueueGenericSend+0x46>
 800717a:	2301      	movs	r3, #1
 800717c:	e000      	b.n	8007180 <xQueueGenericSend+0x48>
 800717e:	2300      	movs	r3, #0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10b      	bne.n	800719c <xQueueGenericSend+0x64>
	__asm volatile
 8007184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007188:	f383 8811 	msr	BASEPRI, r3
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	f3bf 8f4f 	dsb	sy
 8007194:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007196:	bf00      	nop
 8007198:	bf00      	nop
 800719a:	e7fd      	b.n	8007198 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d103      	bne.n	80071aa <xQueueGenericSend+0x72>
 80071a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d101      	bne.n	80071ae <xQueueGenericSend+0x76>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <xQueueGenericSend+0x78>
 80071ae:	2300      	movs	r3, #0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10b      	bne.n	80071cc <xQueueGenericSend+0x94>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	623b      	str	r3, [r7, #32]
}
 80071c6:	bf00      	nop
 80071c8:	bf00      	nop
 80071ca:	e7fd      	b.n	80071c8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071cc:	f001 fa5c 	bl	8008688 <xTaskGetSchedulerState>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d102      	bne.n	80071dc <xQueueGenericSend+0xa4>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d101      	bne.n	80071e0 <xQueueGenericSend+0xa8>
 80071dc:	2301      	movs	r3, #1
 80071de:	e000      	b.n	80071e2 <xQueueGenericSend+0xaa>
 80071e0:	2300      	movs	r3, #0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10b      	bne.n	80071fe <xQueueGenericSend+0xc6>
	__asm volatile
 80071e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ea:	f383 8811 	msr	BASEPRI, r3
 80071ee:	f3bf 8f6f 	isb	sy
 80071f2:	f3bf 8f4f 	dsb	sy
 80071f6:	61fb      	str	r3, [r7, #28]
}
 80071f8:	bf00      	nop
 80071fa:	bf00      	nop
 80071fc:	e7fd      	b.n	80071fa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071fe:	f002 f965 	bl	80094cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800720a:	429a      	cmp	r2, r3
 800720c:	d302      	bcc.n	8007214 <xQueueGenericSend+0xdc>
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	2b02      	cmp	r3, #2
 8007212:	d129      	bne.n	8007268 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800721a:	f000 fa0f 	bl	800763c <prvCopyDataToQueue>
 800721e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007224:	2b00      	cmp	r3, #0
 8007226:	d010      	beq.n	800724a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	3324      	adds	r3, #36	@ 0x24
 800722c:	4618      	mov	r0, r3
 800722e:	f001 f86b 	bl	8008308 <xTaskRemoveFromEventList>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d013      	beq.n	8007260 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007238:	4b3f      	ldr	r3, [pc, #252]	@ (8007338 <xQueueGenericSend+0x200>)
 800723a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800723e:	601a      	str	r2, [r3, #0]
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	e00a      	b.n	8007260 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800724a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724c:	2b00      	cmp	r3, #0
 800724e:	d007      	beq.n	8007260 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007250:	4b39      	ldr	r3, [pc, #228]	@ (8007338 <xQueueGenericSend+0x200>)
 8007252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007260:	f002 f964 	bl	800952c <vPortExitCritical>
				return pdPASS;
 8007264:	2301      	movs	r3, #1
 8007266:	e063      	b.n	8007330 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d103      	bne.n	8007276 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800726e:	f002 f95d 	bl	800952c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007272:	2300      	movs	r3, #0
 8007274:	e05c      	b.n	8007330 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007278:	2b00      	cmp	r3, #0
 800727a:	d106      	bne.n	800728a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800727c:	f107 0314 	add.w	r3, r7, #20
 8007280:	4618      	mov	r0, r3
 8007282:	f001 f8a5 	bl	80083d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007286:	2301      	movs	r3, #1
 8007288:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800728a:	f002 f94f 	bl	800952c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800728e:	f000 fe05 	bl	8007e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007292:	f002 f91b 	bl	80094cc <vPortEnterCritical>
 8007296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007298:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800729c:	b25b      	sxtb	r3, r3
 800729e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072a2:	d103      	bne.n	80072ac <xQueueGenericSend+0x174>
 80072a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072b2:	b25b      	sxtb	r3, r3
 80072b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b8:	d103      	bne.n	80072c2 <xQueueGenericSend+0x18a>
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072c2:	f002 f933 	bl	800952c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072c6:	1d3a      	adds	r2, r7, #4
 80072c8:	f107 0314 	add.w	r3, r7, #20
 80072cc:	4611      	mov	r1, r2
 80072ce:	4618      	mov	r0, r3
 80072d0:	f001 f894 	bl	80083fc <xTaskCheckForTimeOut>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d124      	bne.n	8007324 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80072da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80072dc:	f000 faa6 	bl	800782c <prvIsQueueFull>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d018      	beq.n	8007318 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80072e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e8:	3310      	adds	r3, #16
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	4611      	mov	r1, r2
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 ffb8 	bl	8008264 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80072f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80072f6:	f000 fa31 	bl	800775c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80072fa:	f000 fddd 	bl	8007eb8 <xTaskResumeAll>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	f47f af7c 	bne.w	80071fe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007306:	4b0c      	ldr	r3, [pc, #48]	@ (8007338 <xQueueGenericSend+0x200>)
 8007308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800730c:	601a      	str	r2, [r3, #0]
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	e772      	b.n	80071fe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007318:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800731a:	f000 fa1f 	bl	800775c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800731e:	f000 fdcb 	bl	8007eb8 <xTaskResumeAll>
 8007322:	e76c      	b.n	80071fe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007324:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007326:	f000 fa19 	bl	800775c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800732a:	f000 fdc5 	bl	8007eb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800732e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007330:	4618      	mov	r0, r3
 8007332:	3738      	adds	r7, #56	@ 0x38
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	e000ed04 	.word	0xe000ed04

0800733c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b090      	sub	sp, #64	@ 0x40
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800734e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10b      	bne.n	800736c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007366:	bf00      	nop
 8007368:	bf00      	nop
 800736a:	e7fd      	b.n	8007368 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d103      	bne.n	800737a <xQueueGenericSendFromISR+0x3e>
 8007372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <xQueueGenericSendFromISR+0x42>
 800737a:	2301      	movs	r3, #1
 800737c:	e000      	b.n	8007380 <xQueueGenericSendFromISR+0x44>
 800737e:	2300      	movs	r3, #0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10b      	bne.n	800739c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007388:	f383 8811 	msr	BASEPRI, r3
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007396:	bf00      	nop
 8007398:	bf00      	nop
 800739a:	e7fd      	b.n	8007398 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d103      	bne.n	80073aa <xQueueGenericSendFromISR+0x6e>
 80073a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d101      	bne.n	80073ae <xQueueGenericSendFromISR+0x72>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <xQueueGenericSendFromISR+0x74>
 80073ae:	2300      	movs	r3, #0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10b      	bne.n	80073cc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	623b      	str	r3, [r7, #32]
}
 80073c6:	bf00      	nop
 80073c8:	bf00      	nop
 80073ca:	e7fd      	b.n	80073c8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073cc:	f002 f940 	bl	8009650 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80073d0:	f3ef 8211 	mrs	r2, BASEPRI
 80073d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d8:	f383 8811 	msr	BASEPRI, r3
 80073dc:	f3bf 8f6f 	isb	sy
 80073e0:	f3bf 8f4f 	dsb	sy
 80073e4:	61fa      	str	r2, [r7, #28]
 80073e6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80073e8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073ea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d302      	bcc.n	80073fe <xQueueGenericSendFromISR+0xc2>
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d12f      	bne.n	800745e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80073fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007400:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007404:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800740a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800740e:	683a      	ldr	r2, [r7, #0]
 8007410:	68b9      	ldr	r1, [r7, #8]
 8007412:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007414:	f000 f912 	bl	800763c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007418:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800741c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007420:	d112      	bne.n	8007448 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007426:	2b00      	cmp	r3, #0
 8007428:	d016      	beq.n	8007458 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800742a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800742c:	3324      	adds	r3, #36	@ 0x24
 800742e:	4618      	mov	r0, r3
 8007430:	f000 ff6a 	bl	8008308 <xTaskRemoveFromEventList>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d00e      	beq.n	8007458 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00b      	beq.n	8007458 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	601a      	str	r2, [r3, #0]
 8007446:	e007      	b.n	8007458 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007448:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800744c:	3301      	adds	r3, #1
 800744e:	b2db      	uxtb	r3, r3
 8007450:	b25a      	sxtb	r2, r3
 8007452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007454:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007458:	2301      	movs	r3, #1
 800745a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800745c:	e001      	b.n	8007462 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800745e:	2300      	movs	r3, #0
 8007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007464:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800746c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800746e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007470:	4618      	mov	r0, r3
 8007472:	3740      	adds	r7, #64	@ 0x40
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b08c      	sub	sp, #48	@ 0x30
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007484:	2300      	movs	r3, #0
 8007486:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800748c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748e:	2b00      	cmp	r3, #0
 8007490:	d10b      	bne.n	80074aa <xQueueReceive+0x32>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	623b      	str	r3, [r7, #32]
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	e7fd      	b.n	80074a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d103      	bne.n	80074b8 <xQueueReceive+0x40>
 80074b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d101      	bne.n	80074bc <xQueueReceive+0x44>
 80074b8:	2301      	movs	r3, #1
 80074ba:	e000      	b.n	80074be <xQueueReceive+0x46>
 80074bc:	2300      	movs	r3, #0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10b      	bne.n	80074da <xQueueReceive+0x62>
	__asm volatile
 80074c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c6:	f383 8811 	msr	BASEPRI, r3
 80074ca:	f3bf 8f6f 	isb	sy
 80074ce:	f3bf 8f4f 	dsb	sy
 80074d2:	61fb      	str	r3, [r7, #28]
}
 80074d4:	bf00      	nop
 80074d6:	bf00      	nop
 80074d8:	e7fd      	b.n	80074d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80074da:	f001 f8d5 	bl	8008688 <xTaskGetSchedulerState>
 80074de:	4603      	mov	r3, r0
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <xQueueReceive+0x72>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <xQueueReceive+0x76>
 80074ea:	2301      	movs	r3, #1
 80074ec:	e000      	b.n	80074f0 <xQueueReceive+0x78>
 80074ee:	2300      	movs	r3, #0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10b      	bne.n	800750c <xQueueReceive+0x94>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	61bb      	str	r3, [r7, #24]
}
 8007506:	bf00      	nop
 8007508:	bf00      	nop
 800750a:	e7fd      	b.n	8007508 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800750c:	f001 ffde 	bl	80094cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007514:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01f      	beq.n	800755c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007520:	f000 f8f6 	bl	8007710 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007526:	1e5a      	subs	r2, r3, #1
 8007528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800752c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00f      	beq.n	8007554 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007536:	3310      	adds	r3, #16
 8007538:	4618      	mov	r0, r3
 800753a:	f000 fee5 	bl	8008308 <xTaskRemoveFromEventList>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d007      	beq.n	8007554 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007544:	4b3c      	ldr	r3, [pc, #240]	@ (8007638 <xQueueReceive+0x1c0>)
 8007546:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800754a:	601a      	str	r2, [r3, #0]
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007554:	f001 ffea 	bl	800952c <vPortExitCritical>
				return pdPASS;
 8007558:	2301      	movs	r3, #1
 800755a:	e069      	b.n	8007630 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d103      	bne.n	800756a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007562:	f001 ffe3 	bl	800952c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007566:	2300      	movs	r3, #0
 8007568:	e062      	b.n	8007630 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800756a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756c:	2b00      	cmp	r3, #0
 800756e:	d106      	bne.n	800757e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007570:	f107 0310 	add.w	r3, r7, #16
 8007574:	4618      	mov	r0, r3
 8007576:	f000 ff2b 	bl	80083d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800757a:	2301      	movs	r3, #1
 800757c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800757e:	f001 ffd5 	bl	800952c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007582:	f000 fc8b 	bl	8007e9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007586:	f001 ffa1 	bl	80094cc <vPortEnterCritical>
 800758a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007590:	b25b      	sxtb	r3, r3
 8007592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007596:	d103      	bne.n	80075a0 <xQueueReceive+0x128>
 8007598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759a:	2200      	movs	r2, #0
 800759c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075a6:	b25b      	sxtb	r3, r3
 80075a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ac:	d103      	bne.n	80075b6 <xQueueReceive+0x13e>
 80075ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b0:	2200      	movs	r2, #0
 80075b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075b6:	f001 ffb9 	bl	800952c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075ba:	1d3a      	adds	r2, r7, #4
 80075bc:	f107 0310 	add.w	r3, r7, #16
 80075c0:	4611      	mov	r1, r2
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 ff1a 	bl	80083fc <xTaskCheckForTimeOut>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d123      	bne.n	8007616 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075d0:	f000 f916 	bl	8007800 <prvIsQueueEmpty>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d017      	beq.n	800760a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80075da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075dc:	3324      	adds	r3, #36	@ 0x24
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	4611      	mov	r1, r2
 80075e2:	4618      	mov	r0, r3
 80075e4:	f000 fe3e 	bl	8008264 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80075e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075ea:	f000 f8b7 	bl	800775c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80075ee:	f000 fc63 	bl	8007eb8 <xTaskResumeAll>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d189      	bne.n	800750c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80075f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007638 <xQueueReceive+0x1c0>)
 80075fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	e780      	b.n	800750c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800760a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800760c:	f000 f8a6 	bl	800775c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007610:	f000 fc52 	bl	8007eb8 <xTaskResumeAll>
 8007614:	e77a      	b.n	800750c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007616:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007618:	f000 f8a0 	bl	800775c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800761c:	f000 fc4c 	bl	8007eb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007620:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007622:	f000 f8ed 	bl	8007800 <prvIsQueueEmpty>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	f43f af6f 	beq.w	800750c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800762e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007630:	4618      	mov	r0, r3
 8007632:	3730      	adds	r7, #48	@ 0x30
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	e000ed04 	.word	0xe000ed04

0800763c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b086      	sub	sp, #24
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007648:	2300      	movs	r3, #0
 800764a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007650:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10d      	bne.n	8007676 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d14d      	bne.n	80076fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	4618      	mov	r0, r3
 8007668:	f001 f82c 	bl	80086c4 <xTaskPriorityDisinherit>
 800766c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	609a      	str	r2, [r3, #8]
 8007674:	e043      	b.n	80076fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d119      	bne.n	80076b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6858      	ldr	r0, [r3, #4]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007684:	461a      	mov	r2, r3
 8007686:	68b9      	ldr	r1, [r7, #8]
 8007688:	f002 fffb 	bl	800a682 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007694:	441a      	add	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	685a      	ldr	r2, [r3, #4]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d32b      	bcc.n	80076fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	605a      	str	r2, [r3, #4]
 80076ae:	e026      	b.n	80076fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	68d8      	ldr	r0, [r3, #12]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b8:	461a      	mov	r2, r3
 80076ba:	68b9      	ldr	r1, [r7, #8]
 80076bc:	f002 ffe1 	bl	800a682 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	68da      	ldr	r2, [r3, #12]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c8:	425b      	negs	r3, r3
 80076ca:	441a      	add	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	68da      	ldr	r2, [r3, #12]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d207      	bcs.n	80076ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689a      	ldr	r2, [r3, #8]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e4:	425b      	negs	r3, r3
 80076e6:	441a      	add	r2, r3
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d105      	bne.n	80076fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d002      	beq.n	80076fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	3b01      	subs	r3, #1
 80076fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	1c5a      	adds	r2, r3, #1
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007706:	697b      	ldr	r3, [r7, #20]
}
 8007708:	4618      	mov	r0, r3
 800770a:	3718      	adds	r7, #24
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800771e:	2b00      	cmp	r3, #0
 8007720:	d018      	beq.n	8007754 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	68da      	ldr	r2, [r3, #12]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800772a:	441a      	add	r2, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68da      	ldr	r2, [r3, #12]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	429a      	cmp	r2, r3
 800773a:	d303      	bcc.n	8007744 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	68d9      	ldr	r1, [r3, #12]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800774c:	461a      	mov	r2, r3
 800774e:	6838      	ldr	r0, [r7, #0]
 8007750:	f002 ff97 	bl	800a682 <memcpy>
	}
}
 8007754:	bf00      	nop
 8007756:	3708      	adds	r7, #8
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007764:	f001 feb2 	bl	80094cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800776e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007770:	e011      	b.n	8007796 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007776:	2b00      	cmp	r3, #0
 8007778:	d012      	beq.n	80077a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	3324      	adds	r3, #36	@ 0x24
 800777e:	4618      	mov	r0, r3
 8007780:	f000 fdc2 	bl	8008308 <xTaskRemoveFromEventList>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d001      	beq.n	800778e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800778a:	f000 fe9b 	bl	80084c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	3b01      	subs	r3, #1
 8007792:	b2db      	uxtb	r3, r3
 8007794:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800779a:	2b00      	cmp	r3, #0
 800779c:	dce9      	bgt.n	8007772 <prvUnlockQueue+0x16>
 800779e:	e000      	b.n	80077a2 <prvUnlockQueue+0x46>
					break;
 80077a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	22ff      	movs	r2, #255	@ 0xff
 80077a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80077aa:	f001 febf 	bl	800952c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80077ae:	f001 fe8d 	bl	80094cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077ba:	e011      	b.n	80077e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d012      	beq.n	80077ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	3310      	adds	r3, #16
 80077c8:	4618      	mov	r0, r3
 80077ca:	f000 fd9d 	bl	8008308 <xTaskRemoveFromEventList>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d001      	beq.n	80077d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80077d4:	f000 fe76 	bl	80084c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80077d8:	7bbb      	ldrb	r3, [r7, #14]
 80077da:	3b01      	subs	r3, #1
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	dce9      	bgt.n	80077bc <prvUnlockQueue+0x60>
 80077e8:	e000      	b.n	80077ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80077ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	22ff      	movs	r2, #255	@ 0xff
 80077f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80077f4:	f001 fe9a 	bl	800952c <vPortExitCritical>
}
 80077f8:	bf00      	nop
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007808:	f001 fe60 	bl	80094cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007810:	2b00      	cmp	r3, #0
 8007812:	d102      	bne.n	800781a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007814:	2301      	movs	r3, #1
 8007816:	60fb      	str	r3, [r7, #12]
 8007818:	e001      	b.n	800781e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800781a:	2300      	movs	r3, #0
 800781c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800781e:	f001 fe85 	bl	800952c <vPortExitCritical>

	return xReturn;
 8007822:	68fb      	ldr	r3, [r7, #12]
}
 8007824:	4618      	mov	r0, r3
 8007826:	3710      	adds	r7, #16
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007834:	f001 fe4a 	bl	80094cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007840:	429a      	cmp	r2, r3
 8007842:	d102      	bne.n	800784a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007844:	2301      	movs	r3, #1
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	e001      	b.n	800784e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800784a:	2300      	movs	r3, #0
 800784c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800784e:	f001 fe6d 	bl	800952c <vPortExitCritical>

	return xReturn;
 8007852:	68fb      	ldr	r3, [r7, #12]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3710      	adds	r7, #16
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007866:	2300      	movs	r3, #0
 8007868:	60fb      	str	r3, [r7, #12]
 800786a:	e014      	b.n	8007896 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800786c:	4a0e      	ldr	r2, [pc, #56]	@ (80078a8 <vQueueAddToRegistry+0x4c>)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10b      	bne.n	8007890 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007878:	490b      	ldr	r1, [pc, #44]	@ (80078a8 <vQueueAddToRegistry+0x4c>)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	683a      	ldr	r2, [r7, #0]
 800787e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007882:	4a09      	ldr	r2, [pc, #36]	@ (80078a8 <vQueueAddToRegistry+0x4c>)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	00db      	lsls	r3, r3, #3
 8007888:	4413      	add	r3, r2
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800788e:	e006      	b.n	800789e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	3301      	adds	r3, #1
 8007894:	60fb      	str	r3, [r7, #12]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2b07      	cmp	r3, #7
 800789a:	d9e7      	bls.n	800786c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800789c:	bf00      	nop
 800789e:	bf00      	nop
 80078a0:	3714      	adds	r7, #20
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bc80      	pop	{r7}
 80078a6:	4770      	bx	lr
 80078a8:	20000b40 	.word	0x20000b40

080078ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078bc:	f001 fe06 	bl	80094cc <vPortEnterCritical>
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078c6:	b25b      	sxtb	r3, r3
 80078c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078cc:	d103      	bne.n	80078d6 <vQueueWaitForMessageRestricted+0x2a>
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078dc:	b25b      	sxtb	r3, r3
 80078de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e2:	d103      	bne.n	80078ec <vQueueWaitForMessageRestricted+0x40>
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078ec:	f001 fe1e 	bl	800952c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d106      	bne.n	8007906 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	3324      	adds	r3, #36	@ 0x24
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	68b9      	ldr	r1, [r7, #8]
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fcd5 	bl	80082b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007906:	6978      	ldr	r0, [r7, #20]
 8007908:	f7ff ff28 	bl	800775c <prvUnlockQueue>
	}
 800790c:	bf00      	nop
 800790e:	3718      	adds	r7, #24
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007914:	b580      	push	{r7, lr}
 8007916:	b08e      	sub	sp, #56	@ 0x38
 8007918:	af04      	add	r7, sp, #16
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
 8007920:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007924:	2b00      	cmp	r3, #0
 8007926:	d10b      	bne.n	8007940 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792c:	f383 8811 	msr	BASEPRI, r3
 8007930:	f3bf 8f6f 	isb	sy
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	623b      	str	r3, [r7, #32]
}
 800793a:	bf00      	nop
 800793c:	bf00      	nop
 800793e:	e7fd      	b.n	800793c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007942:	2b00      	cmp	r3, #0
 8007944:	d10b      	bne.n	800795e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794a:	f383 8811 	msr	BASEPRI, r3
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f3bf 8f4f 	dsb	sy
 8007956:	61fb      	str	r3, [r7, #28]
}
 8007958:	bf00      	nop
 800795a:	bf00      	nop
 800795c:	e7fd      	b.n	800795a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800795e:	235c      	movs	r3, #92	@ 0x5c
 8007960:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	2b5c      	cmp	r3, #92	@ 0x5c
 8007966:	d00b      	beq.n	8007980 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	61bb      	str	r3, [r7, #24]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007980:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007984:	2b00      	cmp	r3, #0
 8007986:	d01e      	beq.n	80079c6 <xTaskCreateStatic+0xb2>
 8007988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800798a:	2b00      	cmp	r3, #0
 800798c:	d01b      	beq.n	80079c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800798e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007990:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007994:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007996:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799a:	2202      	movs	r2, #2
 800799c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079a0:	2300      	movs	r3, #0
 80079a2:	9303      	str	r3, [sp, #12]
 80079a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a6:	9302      	str	r3, [sp, #8]
 80079a8:	f107 0314 	add.w	r3, r7, #20
 80079ac:	9301      	str	r3, [sp, #4]
 80079ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	68b9      	ldr	r1, [r7, #8]
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	f000 f850 	bl	8007a5e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079c0:	f000 f8de 	bl	8007b80 <prvAddNewTaskToReadyList>
 80079c4:	e001      	b.n	80079ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80079c6:	2300      	movs	r3, #0
 80079c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079ca:	697b      	ldr	r3, [r7, #20]
	}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3728      	adds	r7, #40	@ 0x28
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}

080079d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b08c      	sub	sp, #48	@ 0x30
 80079d8:	af04      	add	r7, sp, #16
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	603b      	str	r3, [r7, #0]
 80079e0:	4613      	mov	r3, r2
 80079e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079e4:	88fb      	ldrh	r3, [r7, #6]
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4618      	mov	r0, r3
 80079ea:	f001 fe71 	bl	80096d0 <pvPortMalloc>
 80079ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00e      	beq.n	8007a14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079f6:	205c      	movs	r0, #92	@ 0x5c
 80079f8:	f001 fe6a 	bl	80096d0 <pvPortMalloc>
 80079fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a0a:	e005      	b.n	8007a18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a0c:	6978      	ldr	r0, [r7, #20]
 8007a0e:	f001 ff2d 	bl	800986c <vPortFree>
 8007a12:	e001      	b.n	8007a18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a14:	2300      	movs	r3, #0
 8007a16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d017      	beq.n	8007a4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a26:	88fa      	ldrh	r2, [r7, #6]
 8007a28:	2300      	movs	r3, #0
 8007a2a:	9303      	str	r3, [sp, #12]
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	9302      	str	r3, [sp, #8]
 8007a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 f80e 	bl	8007a5e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a42:	69f8      	ldr	r0, [r7, #28]
 8007a44:	f000 f89c 	bl	8007b80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	61bb      	str	r3, [r7, #24]
 8007a4c:	e002      	b.n	8007a54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a54:	69bb      	ldr	r3, [r7, #24]
	}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3720      	adds	r7, #32
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b088      	sub	sp, #32
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	60f8      	str	r0, [r7, #12]
 8007a66:	60b9      	str	r1, [r7, #8]
 8007a68:	607a      	str	r2, [r7, #4]
 8007a6a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	461a      	mov	r2, r3
 8007a76:	21a5      	movs	r1, #165	@ 0xa5
 8007a78:	f002 fd75 	bl	800a566 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007a86:	3b01      	subs	r3, #1
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	f023 0307 	bic.w	r3, r3, #7
 8007a94:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	f003 0307 	and.w	r3, r3, #7
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d00b      	beq.n	8007ab8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	617b      	str	r3, [r7, #20]
}
 8007ab2:	bf00      	nop
 8007ab4:	bf00      	nop
 8007ab6:	e7fd      	b.n	8007ab4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d01f      	beq.n	8007afe <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007abe:	2300      	movs	r3, #0
 8007ac0:	61fb      	str	r3, [r7, #28]
 8007ac2:	e012      	b.n	8007aea <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ac4:	68ba      	ldr	r2, [r7, #8]
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	4413      	add	r3, r2
 8007aca:	7819      	ldrb	r1, [r3, #0]
 8007acc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	3334      	adds	r3, #52	@ 0x34
 8007ad4:	460a      	mov	r2, r1
 8007ad6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	4413      	add	r3, r2
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d006      	beq.n	8007af2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	61fb      	str	r3, [r7, #28]
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	2b0f      	cmp	r3, #15
 8007aee:	d9e9      	bls.n	8007ac4 <prvInitialiseNewTask+0x66>
 8007af0:	e000      	b.n	8007af4 <prvInitialiseNewTask+0x96>
			{
				break;
 8007af2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007afc:	e003      	b.n	8007b06 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b08:	2b37      	cmp	r3, #55	@ 0x37
 8007b0a:	d901      	bls.n	8007b10 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b0c:	2337      	movs	r3, #55	@ 0x37
 8007b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b14:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b1a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1e:	2200      	movs	r2, #0
 8007b20:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b24:	3304      	adds	r3, #4
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff f96b 	bl	8006e02 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	3318      	adds	r3, #24
 8007b30:	4618      	mov	r0, r3
 8007b32:	f7ff f966 	bl	8006e02 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b4a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	2200      	movs	r2, #0
 8007b50:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	2200      	movs	r2, #0
 8007b56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	68f9      	ldr	r1, [r7, #12]
 8007b5e:	69b8      	ldr	r0, [r7, #24]
 8007b60:	f001 fbc0 	bl	80092e4 <pxPortInitialiseStack>
 8007b64:	4602      	mov	r2, r0
 8007b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d002      	beq.n	8007b76 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b76:	bf00      	nop
 8007b78:	3720      	adds	r7, #32
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
	...

08007b80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b88:	f001 fca0 	bl	80094cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8007c44 <prvAddNewTaskToReadyList+0xc4>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	3301      	adds	r3, #1
 8007b92:	4a2c      	ldr	r2, [pc, #176]	@ (8007c44 <prvAddNewTaskToReadyList+0xc4>)
 8007b94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b96:	4b2c      	ldr	r3, [pc, #176]	@ (8007c48 <prvAddNewTaskToReadyList+0xc8>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d109      	bne.n	8007bb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b9e:	4a2a      	ldr	r2, [pc, #168]	@ (8007c48 <prvAddNewTaskToReadyList+0xc8>)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ba4:	4b27      	ldr	r3, [pc, #156]	@ (8007c44 <prvAddNewTaskToReadyList+0xc4>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d110      	bne.n	8007bce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007bac:	f000 fcae 	bl	800850c <prvInitialiseTaskLists>
 8007bb0:	e00d      	b.n	8007bce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bb2:	4b26      	ldr	r3, [pc, #152]	@ (8007c4c <prvAddNewTaskToReadyList+0xcc>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d109      	bne.n	8007bce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bba:	4b23      	ldr	r3, [pc, #140]	@ (8007c48 <prvAddNewTaskToReadyList+0xc8>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d802      	bhi.n	8007bce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8007c48 <prvAddNewTaskToReadyList+0xc8>)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bce:	4b20      	ldr	r3, [pc, #128]	@ (8007c50 <prvAddNewTaskToReadyList+0xd0>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	4a1e      	ldr	r2, [pc, #120]	@ (8007c50 <prvAddNewTaskToReadyList+0xd0>)
 8007bd6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8007c50 <prvAddNewTaskToReadyList+0xd0>)
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be4:	4b1b      	ldr	r3, [pc, #108]	@ (8007c54 <prvAddNewTaskToReadyList+0xd4>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d903      	bls.n	8007bf4 <prvAddNewTaskToReadyList+0x74>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf0:	4a18      	ldr	r2, [pc, #96]	@ (8007c54 <prvAddNewTaskToReadyList+0xd4>)
 8007bf2:	6013      	str	r3, [r2, #0]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4a15      	ldr	r2, [pc, #84]	@ (8007c58 <prvAddNewTaskToReadyList+0xd8>)
 8007c02:	441a      	add	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	3304      	adds	r3, #4
 8007c08:	4619      	mov	r1, r3
 8007c0a:	4610      	mov	r0, r2
 8007c0c:	f7ff f905 	bl	8006e1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c10:	f001 fc8c 	bl	800952c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c14:	4b0d      	ldr	r3, [pc, #52]	@ (8007c4c <prvAddNewTaskToReadyList+0xcc>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00e      	beq.n	8007c3a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c48 <prvAddNewTaskToReadyList+0xc8>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d207      	bcs.n	8007c3a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c5c <prvAddNewTaskToReadyList+0xdc>)
 8007c2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c30:	601a      	str	r2, [r3, #0]
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c3a:	bf00      	nop
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20001054 	.word	0x20001054
 8007c48:	20000b80 	.word	0x20000b80
 8007c4c:	20001060 	.word	0x20001060
 8007c50:	20001070 	.word	0x20001070
 8007c54:	2000105c 	.word	0x2000105c
 8007c58:	20000b84 	.word	0x20000b84
 8007c5c:	e000ed04 	.word	0xe000ed04

08007c60 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b08a      	sub	sp, #40	@ 0x28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d10b      	bne.n	8007c8c <vTaskDelayUntil+0x2c>
	__asm volatile
 8007c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c78:	f383 8811 	msr	BASEPRI, r3
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	f3bf 8f4f 	dsb	sy
 8007c84:	617b      	str	r3, [r7, #20]
}
 8007c86:	bf00      	nop
 8007c88:	bf00      	nop
 8007c8a:	e7fd      	b.n	8007c88 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10b      	bne.n	8007caa <vTaskDelayUntil+0x4a>
	__asm volatile
 8007c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c96:	f383 8811 	msr	BASEPRI, r3
 8007c9a:	f3bf 8f6f 	isb	sy
 8007c9e:	f3bf 8f4f 	dsb	sy
 8007ca2:	613b      	str	r3, [r7, #16]
}
 8007ca4:	bf00      	nop
 8007ca6:	bf00      	nop
 8007ca8:	e7fd      	b.n	8007ca6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8007caa:	4b2a      	ldr	r3, [pc, #168]	@ (8007d54 <vTaskDelayUntil+0xf4>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00b      	beq.n	8007cca <vTaskDelayUntil+0x6a>
	__asm volatile
 8007cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb6:	f383 8811 	msr	BASEPRI, r3
 8007cba:	f3bf 8f6f 	isb	sy
 8007cbe:	f3bf 8f4f 	dsb	sy
 8007cc2:	60fb      	str	r3, [r7, #12]
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop
 8007cc8:	e7fd      	b.n	8007cc6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8007cca:	f000 f8e7 	bl	8007e9c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007cce:	4b22      	ldr	r3, [pc, #136]	@ (8007d58 <vTaskDelayUntil+0xf8>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	4413      	add	r3, r2
 8007cdc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6a3a      	ldr	r2, [r7, #32]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d20b      	bcs.n	8007d00 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	69fa      	ldr	r2, [r7, #28]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d211      	bcs.n	8007d16 <vTaskDelayUntil+0xb6>
 8007cf2:	69fa      	ldr	r2, [r7, #28]
 8007cf4:	6a3b      	ldr	r3, [r7, #32]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d90d      	bls.n	8007d16 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cfe:	e00a      	b.n	8007d16 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	69fa      	ldr	r2, [r7, #28]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d303      	bcc.n	8007d12 <vTaskDelayUntil+0xb2>
 8007d0a:	69fa      	ldr	r2, [r7, #28]
 8007d0c:	6a3b      	ldr	r3, [r7, #32]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d901      	bls.n	8007d16 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007d12:	2301      	movs	r3, #1
 8007d14:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	69fa      	ldr	r2, [r7, #28]
 8007d1a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d006      	beq.n	8007d30 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007d22:	69fa      	ldr	r2, [r7, #28]
 8007d24:	6a3b      	ldr	r3, [r7, #32]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2100      	movs	r1, #0
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f000 ff2e 	bl	8008b8c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007d30:	f000 f8c2 	bl	8007eb8 <xTaskResumeAll>
 8007d34:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d107      	bne.n	8007d4c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8007d3c:	4b07      	ldr	r3, [pc, #28]	@ (8007d5c <vTaskDelayUntil+0xfc>)
 8007d3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d42:	601a      	str	r2, [r3, #0]
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d4c:	bf00      	nop
 8007d4e:	3728      	adds	r7, #40	@ 0x28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	2000107c 	.word	0x2000107c
 8007d58:	20001058 	.word	0x20001058
 8007d5c:	e000ed04 	.word	0xe000ed04

08007d60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d018      	beq.n	8007da4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <vTaskDelay+0x64>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00b      	beq.n	8007d92 <vTaskDelay+0x32>
	__asm volatile
 8007d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7e:	f383 8811 	msr	BASEPRI, r3
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	60bb      	str	r3, [r7, #8]
}
 8007d8c:	bf00      	nop
 8007d8e:	bf00      	nop
 8007d90:	e7fd      	b.n	8007d8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007d92:	f000 f883 	bl	8007e9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007d96:	2100      	movs	r1, #0
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f000 fef7 	bl	8008b8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007d9e:	f000 f88b 	bl	8007eb8 <xTaskResumeAll>
 8007da2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d107      	bne.n	8007dba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007daa:	4b07      	ldr	r3, [pc, #28]	@ (8007dc8 <vTaskDelay+0x68>)
 8007dac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dba:	bf00      	nop
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	2000107c 	.word	0x2000107c
 8007dc8:	e000ed04 	.word	0xe000ed04

08007dcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b08a      	sub	sp, #40	@ 0x28
 8007dd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007dda:	463a      	mov	r2, r7
 8007ddc:	1d39      	adds	r1, r7, #4
 8007dde:	f107 0308 	add.w	r3, r7, #8
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7fe ffbc 	bl	8006d60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007de8:	6839      	ldr	r1, [r7, #0]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	68ba      	ldr	r2, [r7, #8]
 8007dee:	9202      	str	r2, [sp, #8]
 8007df0:	9301      	str	r3, [sp, #4]
 8007df2:	2300      	movs	r3, #0
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	2300      	movs	r3, #0
 8007df8:	460a      	mov	r2, r1
 8007dfa:	4922      	ldr	r1, [pc, #136]	@ (8007e84 <vTaskStartScheduler+0xb8>)
 8007dfc:	4822      	ldr	r0, [pc, #136]	@ (8007e88 <vTaskStartScheduler+0xbc>)
 8007dfe:	f7ff fd89 	bl	8007914 <xTaskCreateStatic>
 8007e02:	4603      	mov	r3, r0
 8007e04:	4a21      	ldr	r2, [pc, #132]	@ (8007e8c <vTaskStartScheduler+0xc0>)
 8007e06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e08:	4b20      	ldr	r3, [pc, #128]	@ (8007e8c <vTaskStartScheduler+0xc0>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d002      	beq.n	8007e16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e10:	2301      	movs	r3, #1
 8007e12:	617b      	str	r3, [r7, #20]
 8007e14:	e001      	b.n	8007e1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d102      	bne.n	8007e26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e20:	f000 ff08 	bl	8008c34 <xTimerCreateTimerTask>
 8007e24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d116      	bne.n	8007e5a <vTaskStartScheduler+0x8e>
	__asm volatile
 8007e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e30:	f383 8811 	msr	BASEPRI, r3
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	f3bf 8f4f 	dsb	sy
 8007e3c:	613b      	str	r3, [r7, #16]
}
 8007e3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e40:	4b13      	ldr	r3, [pc, #76]	@ (8007e90 <vTaskStartScheduler+0xc4>)
 8007e42:	f04f 32ff 	mov.w	r2, #4294967295
 8007e46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e48:	4b12      	ldr	r3, [pc, #72]	@ (8007e94 <vTaskStartScheduler+0xc8>)
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e4e:	4b12      	ldr	r3, [pc, #72]	@ (8007e98 <vTaskStartScheduler+0xcc>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e54:	f001 fac8 	bl	80093e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e58:	e00f      	b.n	8007e7a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e60:	d10b      	bne.n	8007e7a <vTaskStartScheduler+0xae>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	60fb      	str	r3, [r7, #12]
}
 8007e74:	bf00      	nop
 8007e76:	bf00      	nop
 8007e78:	e7fd      	b.n	8007e76 <vTaskStartScheduler+0xaa>
}
 8007e7a:	bf00      	nop
 8007e7c:	3718      	adds	r7, #24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	0800c3f0 	.word	0x0800c3f0
 8007e88:	080084dd 	.word	0x080084dd
 8007e8c:	20001078 	.word	0x20001078
 8007e90:	20001074 	.word	0x20001074
 8007e94:	20001060 	.word	0x20001060
 8007e98:	20001058 	.word	0x20001058

08007e9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007ea0:	4b04      	ldr	r3, [pc, #16]	@ (8007eb4 <vTaskSuspendAll+0x18>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	4a03      	ldr	r2, [pc, #12]	@ (8007eb4 <vTaskSuspendAll+0x18>)
 8007ea8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007eaa:	bf00      	nop
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bc80      	pop	{r7}
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	2000107c 	.word	0x2000107c

08007eb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ec6:	4b42      	ldr	r3, [pc, #264]	@ (8007fd0 <xTaskResumeAll+0x118>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10b      	bne.n	8007ee6 <xTaskResumeAll+0x2e>
	__asm volatile
 8007ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed2:	f383 8811 	msr	BASEPRI, r3
 8007ed6:	f3bf 8f6f 	isb	sy
 8007eda:	f3bf 8f4f 	dsb	sy
 8007ede:	603b      	str	r3, [r7, #0]
}
 8007ee0:	bf00      	nop
 8007ee2:	bf00      	nop
 8007ee4:	e7fd      	b.n	8007ee2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007ee6:	f001 faf1 	bl	80094cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007eea:	4b39      	ldr	r3, [pc, #228]	@ (8007fd0 <xTaskResumeAll+0x118>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3b01      	subs	r3, #1
 8007ef0:	4a37      	ldr	r2, [pc, #220]	@ (8007fd0 <xTaskResumeAll+0x118>)
 8007ef2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ef4:	4b36      	ldr	r3, [pc, #216]	@ (8007fd0 <xTaskResumeAll+0x118>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d162      	bne.n	8007fc2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007efc:	4b35      	ldr	r3, [pc, #212]	@ (8007fd4 <xTaskResumeAll+0x11c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d05e      	beq.n	8007fc2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f04:	e02f      	b.n	8007f66 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f06:	4b34      	ldr	r3, [pc, #208]	@ (8007fd8 <xTaskResumeAll+0x120>)
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	3318      	adds	r3, #24
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe ffdc 	bl	8006ed0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	3304      	adds	r3, #4
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f7fe ffd7 	bl	8006ed0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f26:	4b2d      	ldr	r3, [pc, #180]	@ (8007fdc <xTaskResumeAll+0x124>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d903      	bls.n	8007f36 <xTaskResumeAll+0x7e>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f32:	4a2a      	ldr	r2, [pc, #168]	@ (8007fdc <xTaskResumeAll+0x124>)
 8007f34:	6013      	str	r3, [r2, #0]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	4a27      	ldr	r2, [pc, #156]	@ (8007fe0 <xTaskResumeAll+0x128>)
 8007f44:	441a      	add	r2, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	3304      	adds	r3, #4
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	4610      	mov	r0, r2
 8007f4e:	f7fe ff64 	bl	8006e1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f56:	4b23      	ldr	r3, [pc, #140]	@ (8007fe4 <xTaskResumeAll+0x12c>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d302      	bcc.n	8007f66 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007f60:	4b21      	ldr	r3, [pc, #132]	@ (8007fe8 <xTaskResumeAll+0x130>)
 8007f62:	2201      	movs	r2, #1
 8007f64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f66:	4b1c      	ldr	r3, [pc, #112]	@ (8007fd8 <xTaskResumeAll+0x120>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1cb      	bne.n	8007f06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f74:	f000 fb68 	bl	8008648 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007f78:	4b1c      	ldr	r3, [pc, #112]	@ (8007fec <xTaskResumeAll+0x134>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d010      	beq.n	8007fa6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f84:	f000 f856 	bl	8008034 <xTaskIncrementTick>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d002      	beq.n	8007f94 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007f8e:	4b16      	ldr	r3, [pc, #88]	@ (8007fe8 <xTaskResumeAll+0x130>)
 8007f90:	2201      	movs	r2, #1
 8007f92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	3b01      	subs	r3, #1
 8007f98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1f1      	bne.n	8007f84 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007fa0:	4b12      	ldr	r3, [pc, #72]	@ (8007fec <xTaskResumeAll+0x134>)
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007fa6:	4b10      	ldr	r3, [pc, #64]	@ (8007fe8 <xTaskResumeAll+0x130>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d009      	beq.n	8007fc2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff0 <xTaskResumeAll+0x138>)
 8007fb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fb8:	601a      	str	r2, [r3, #0]
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fc2:	f001 fab3 	bl	800952c <vPortExitCritical>

	return xAlreadyYielded;
 8007fc6:	68bb      	ldr	r3, [r7, #8]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	2000107c 	.word	0x2000107c
 8007fd4:	20001054 	.word	0x20001054
 8007fd8:	20001014 	.word	0x20001014
 8007fdc:	2000105c 	.word	0x2000105c
 8007fe0:	20000b84 	.word	0x20000b84
 8007fe4:	20000b80 	.word	0x20000b80
 8007fe8:	20001068 	.word	0x20001068
 8007fec:	20001064 	.word	0x20001064
 8007ff0:	e000ed04 	.word	0xe000ed04

08007ff4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007ffa:	4b04      	ldr	r3, [pc, #16]	@ (800800c <xTaskGetTickCount+0x18>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008000:	687b      	ldr	r3, [r7, #4]
}
 8008002:	4618      	mov	r0, r3
 8008004:	370c      	adds	r7, #12
 8008006:	46bd      	mov	sp, r7
 8008008:	bc80      	pop	{r7}
 800800a:	4770      	bx	lr
 800800c:	20001058 	.word	0x20001058

08008010 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008016:	f001 fb1b 	bl	8009650 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800801a:	2300      	movs	r3, #0
 800801c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800801e:	4b04      	ldr	r3, [pc, #16]	@ (8008030 <xTaskGetTickCountFromISR+0x20>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008024:	683b      	ldr	r3, [r7, #0]
}
 8008026:	4618      	mov	r0, r3
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	20001058 	.word	0x20001058

08008034 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800803a:	2300      	movs	r3, #0
 800803c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800803e:	4b4f      	ldr	r3, [pc, #316]	@ (800817c <xTaskIncrementTick+0x148>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b00      	cmp	r3, #0
 8008044:	f040 8090 	bne.w	8008168 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008048:	4b4d      	ldr	r3, [pc, #308]	@ (8008180 <xTaskIncrementTick+0x14c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	3301      	adds	r3, #1
 800804e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008050:	4a4b      	ldr	r2, [pc, #300]	@ (8008180 <xTaskIncrementTick+0x14c>)
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d121      	bne.n	80080a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800805c:	4b49      	ldr	r3, [pc, #292]	@ (8008184 <xTaskIncrementTick+0x150>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00b      	beq.n	800807e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806a:	f383 8811 	msr	BASEPRI, r3
 800806e:	f3bf 8f6f 	isb	sy
 8008072:	f3bf 8f4f 	dsb	sy
 8008076:	603b      	str	r3, [r7, #0]
}
 8008078:	bf00      	nop
 800807a:	bf00      	nop
 800807c:	e7fd      	b.n	800807a <xTaskIncrementTick+0x46>
 800807e:	4b41      	ldr	r3, [pc, #260]	@ (8008184 <xTaskIncrementTick+0x150>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	60fb      	str	r3, [r7, #12]
 8008084:	4b40      	ldr	r3, [pc, #256]	@ (8008188 <xTaskIncrementTick+0x154>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a3e      	ldr	r2, [pc, #248]	@ (8008184 <xTaskIncrementTick+0x150>)
 800808a:	6013      	str	r3, [r2, #0]
 800808c:	4a3e      	ldr	r2, [pc, #248]	@ (8008188 <xTaskIncrementTick+0x154>)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6013      	str	r3, [r2, #0]
 8008092:	4b3e      	ldr	r3, [pc, #248]	@ (800818c <xTaskIncrementTick+0x158>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3301      	adds	r3, #1
 8008098:	4a3c      	ldr	r2, [pc, #240]	@ (800818c <xTaskIncrementTick+0x158>)
 800809a:	6013      	str	r3, [r2, #0]
 800809c:	f000 fad4 	bl	8008648 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008190 <xTaskIncrementTick+0x15c>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	693a      	ldr	r2, [r7, #16]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d349      	bcc.n	800813e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080aa:	4b36      	ldr	r3, [pc, #216]	@ (8008184 <xTaskIncrementTick+0x150>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d104      	bne.n	80080be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080b4:	4b36      	ldr	r3, [pc, #216]	@ (8008190 <xTaskIncrementTick+0x15c>)
 80080b6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ba:	601a      	str	r2, [r3, #0]
					break;
 80080bc:	e03f      	b.n	800813e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080be:	4b31      	ldr	r3, [pc, #196]	@ (8008184 <xTaskIncrementTick+0x150>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80080ce:	693a      	ldr	r2, [r7, #16]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d203      	bcs.n	80080de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080d6:	4a2e      	ldr	r2, [pc, #184]	@ (8008190 <xTaskIncrementTick+0x15c>)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80080dc:	e02f      	b.n	800813e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	3304      	adds	r3, #4
 80080e2:	4618      	mov	r0, r3
 80080e4:	f7fe fef4 	bl	8006ed0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d004      	beq.n	80080fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	3318      	adds	r3, #24
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7fe feeb 	bl	8006ed0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080fe:	4b25      	ldr	r3, [pc, #148]	@ (8008194 <xTaskIncrementTick+0x160>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	429a      	cmp	r2, r3
 8008104:	d903      	bls.n	800810e <xTaskIncrementTick+0xda>
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810a:	4a22      	ldr	r2, [pc, #136]	@ (8008194 <xTaskIncrementTick+0x160>)
 800810c:	6013      	str	r3, [r2, #0]
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008112:	4613      	mov	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4a1f      	ldr	r2, [pc, #124]	@ (8008198 <xTaskIncrementTick+0x164>)
 800811c:	441a      	add	r2, r3
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	3304      	adds	r3, #4
 8008122:	4619      	mov	r1, r3
 8008124:	4610      	mov	r0, r2
 8008126:	f7fe fe78 	bl	8006e1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812e:	4b1b      	ldr	r3, [pc, #108]	@ (800819c <xTaskIncrementTick+0x168>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008134:	429a      	cmp	r2, r3
 8008136:	d3b8      	bcc.n	80080aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008138:	2301      	movs	r3, #1
 800813a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800813c:	e7b5      	b.n	80080aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800813e:	4b17      	ldr	r3, [pc, #92]	@ (800819c <xTaskIncrementTick+0x168>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008144:	4914      	ldr	r1, [pc, #80]	@ (8008198 <xTaskIncrementTick+0x164>)
 8008146:	4613      	mov	r3, r2
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	4413      	add	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	440b      	add	r3, r1
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b01      	cmp	r3, #1
 8008154:	d901      	bls.n	800815a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008156:	2301      	movs	r3, #1
 8008158:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800815a:	4b11      	ldr	r3, [pc, #68]	@ (80081a0 <xTaskIncrementTick+0x16c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d007      	beq.n	8008172 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008162:	2301      	movs	r3, #1
 8008164:	617b      	str	r3, [r7, #20]
 8008166:	e004      	b.n	8008172 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008168:	4b0e      	ldr	r3, [pc, #56]	@ (80081a4 <xTaskIncrementTick+0x170>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3301      	adds	r3, #1
 800816e:	4a0d      	ldr	r2, [pc, #52]	@ (80081a4 <xTaskIncrementTick+0x170>)
 8008170:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008172:	697b      	ldr	r3, [r7, #20]
}
 8008174:	4618      	mov	r0, r3
 8008176:	3718      	adds	r7, #24
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}
 800817c:	2000107c 	.word	0x2000107c
 8008180:	20001058 	.word	0x20001058
 8008184:	2000100c 	.word	0x2000100c
 8008188:	20001010 	.word	0x20001010
 800818c:	2000106c 	.word	0x2000106c
 8008190:	20001074 	.word	0x20001074
 8008194:	2000105c 	.word	0x2000105c
 8008198:	20000b84 	.word	0x20000b84
 800819c:	20000b80 	.word	0x20000b80
 80081a0:	20001068 	.word	0x20001068
 80081a4:	20001064 	.word	0x20001064

080081a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081ae:	4b28      	ldr	r3, [pc, #160]	@ (8008250 <vTaskSwitchContext+0xa8>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d003      	beq.n	80081be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80081b6:	4b27      	ldr	r3, [pc, #156]	@ (8008254 <vTaskSwitchContext+0xac>)
 80081b8:	2201      	movs	r2, #1
 80081ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80081bc:	e042      	b.n	8008244 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80081be:	4b25      	ldr	r3, [pc, #148]	@ (8008254 <vTaskSwitchContext+0xac>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081c4:	4b24      	ldr	r3, [pc, #144]	@ (8008258 <vTaskSwitchContext+0xb0>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	60fb      	str	r3, [r7, #12]
 80081ca:	e011      	b.n	80081f0 <vTaskSwitchContext+0x48>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10b      	bne.n	80081ea <vTaskSwitchContext+0x42>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	607b      	str	r3, [r7, #4]
}
 80081e4:	bf00      	nop
 80081e6:	bf00      	nop
 80081e8:	e7fd      	b.n	80081e6 <vTaskSwitchContext+0x3e>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	3b01      	subs	r3, #1
 80081ee:	60fb      	str	r3, [r7, #12]
 80081f0:	491a      	ldr	r1, [pc, #104]	@ (800825c <vTaskSwitchContext+0xb4>)
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	4613      	mov	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	440b      	add	r3, r1
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d0e3      	beq.n	80081cc <vTaskSwitchContext+0x24>
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	4613      	mov	r3, r2
 8008208:	009b      	lsls	r3, r3, #2
 800820a:	4413      	add	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	4a13      	ldr	r2, [pc, #76]	@ (800825c <vTaskSwitchContext+0xb4>)
 8008210:	4413      	add	r3, r2
 8008212:	60bb      	str	r3, [r7, #8]
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	685a      	ldr	r2, [r3, #4]
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	605a      	str	r2, [r3, #4]
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	3308      	adds	r3, #8
 8008226:	429a      	cmp	r2, r3
 8008228:	d104      	bne.n	8008234 <vTaskSwitchContext+0x8c>
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	605a      	str	r2, [r3, #4]
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	4a09      	ldr	r2, [pc, #36]	@ (8008260 <vTaskSwitchContext+0xb8>)
 800823c:	6013      	str	r3, [r2, #0]
 800823e:	4a06      	ldr	r2, [pc, #24]	@ (8008258 <vTaskSwitchContext+0xb0>)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6013      	str	r3, [r2, #0]
}
 8008244:	bf00      	nop
 8008246:	3714      	adds	r7, #20
 8008248:	46bd      	mov	sp, r7
 800824a:	bc80      	pop	{r7}
 800824c:	4770      	bx	lr
 800824e:	bf00      	nop
 8008250:	2000107c 	.word	0x2000107c
 8008254:	20001068 	.word	0x20001068
 8008258:	2000105c 	.word	0x2000105c
 800825c:	20000b84 	.word	0x20000b84
 8008260:	20000b80 	.word	0x20000b80

08008264 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d10b      	bne.n	800828c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008278:	f383 8811 	msr	BASEPRI, r3
 800827c:	f3bf 8f6f 	isb	sy
 8008280:	f3bf 8f4f 	dsb	sy
 8008284:	60fb      	str	r3, [r7, #12]
}
 8008286:	bf00      	nop
 8008288:	bf00      	nop
 800828a:	e7fd      	b.n	8008288 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800828c:	4b07      	ldr	r3, [pc, #28]	@ (80082ac <vTaskPlaceOnEventList+0x48>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	3318      	adds	r3, #24
 8008292:	4619      	mov	r1, r3
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7fe fde3 	bl	8006e60 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800829a:	2101      	movs	r1, #1
 800829c:	6838      	ldr	r0, [r7, #0]
 800829e:	f000 fc75 	bl	8008b8c <prvAddCurrentTaskToDelayedList>
}
 80082a2:	bf00      	nop
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	20000b80 	.word	0x20000b80

080082b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10b      	bne.n	80082da <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	617b      	str	r3, [r7, #20]
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop
 80082d8:	e7fd      	b.n	80082d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082da:	4b0a      	ldr	r3, [pc, #40]	@ (8008304 <vTaskPlaceOnEventListRestricted+0x54>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	3318      	adds	r3, #24
 80082e0:	4619      	mov	r1, r3
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f7fe fd99 	bl	8006e1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d002      	beq.n	80082f4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80082ee:	f04f 33ff 	mov.w	r3, #4294967295
 80082f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80082f4:	6879      	ldr	r1, [r7, #4]
 80082f6:	68b8      	ldr	r0, [r7, #8]
 80082f8:	f000 fc48 	bl	8008b8c <prvAddCurrentTaskToDelayedList>
	}
 80082fc:	bf00      	nop
 80082fe:	3718      	adds	r7, #24
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	20000b80 	.word	0x20000b80

08008308 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d10b      	bne.n	8008336 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800831e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	f3bf 8f6f 	isb	sy
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	60fb      	str	r3, [r7, #12]
}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	e7fd      	b.n	8008332 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	3318      	adds	r3, #24
 800833a:	4618      	mov	r0, r3
 800833c:	f7fe fdc8 	bl	8006ed0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008340:	4b1d      	ldr	r3, [pc, #116]	@ (80083b8 <xTaskRemoveFromEventList+0xb0>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d11d      	bne.n	8008384 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	3304      	adds	r3, #4
 800834c:	4618      	mov	r0, r3
 800834e:	f7fe fdbf 	bl	8006ed0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008356:	4b19      	ldr	r3, [pc, #100]	@ (80083bc <xTaskRemoveFromEventList+0xb4>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	429a      	cmp	r2, r3
 800835c:	d903      	bls.n	8008366 <xTaskRemoveFromEventList+0x5e>
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008362:	4a16      	ldr	r2, [pc, #88]	@ (80083bc <xTaskRemoveFromEventList+0xb4>)
 8008364:	6013      	str	r3, [r2, #0]
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836a:	4613      	mov	r3, r2
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	4413      	add	r3, r2
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	4a13      	ldr	r2, [pc, #76]	@ (80083c0 <xTaskRemoveFromEventList+0xb8>)
 8008374:	441a      	add	r2, r3
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	3304      	adds	r3, #4
 800837a:	4619      	mov	r1, r3
 800837c:	4610      	mov	r0, r2
 800837e:	f7fe fd4c 	bl	8006e1a <vListInsertEnd>
 8008382:	e005      	b.n	8008390 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	3318      	adds	r3, #24
 8008388:	4619      	mov	r1, r3
 800838a:	480e      	ldr	r0, [pc, #56]	@ (80083c4 <xTaskRemoveFromEventList+0xbc>)
 800838c:	f7fe fd45 	bl	8006e1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008394:	4b0c      	ldr	r3, [pc, #48]	@ (80083c8 <xTaskRemoveFromEventList+0xc0>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839a:	429a      	cmp	r2, r3
 800839c:	d905      	bls.n	80083aa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800839e:	2301      	movs	r3, #1
 80083a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80083a2:	4b0a      	ldr	r3, [pc, #40]	@ (80083cc <xTaskRemoveFromEventList+0xc4>)
 80083a4:	2201      	movs	r2, #1
 80083a6:	601a      	str	r2, [r3, #0]
 80083a8:	e001      	b.n	80083ae <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80083aa:	2300      	movs	r3, #0
 80083ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80083ae:	697b      	ldr	r3, [r7, #20]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3718      	adds	r7, #24
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	2000107c 	.word	0x2000107c
 80083bc:	2000105c 	.word	0x2000105c
 80083c0:	20000b84 	.word	0x20000b84
 80083c4:	20001014 	.word	0x20001014
 80083c8:	20000b80 	.word	0x20000b80
 80083cc:	20001068 	.word	0x20001068

080083d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80083d8:	4b06      	ldr	r3, [pc, #24]	@ (80083f4 <vTaskInternalSetTimeOutState+0x24>)
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80083e0:	4b05      	ldr	r3, [pc, #20]	@ (80083f8 <vTaskInternalSetTimeOutState+0x28>)
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	605a      	str	r2, [r3, #4]
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bc80      	pop	{r7}
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	2000106c 	.word	0x2000106c
 80083f8:	20001058 	.word	0x20001058

080083fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b088      	sub	sp, #32
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d10b      	bne.n	8008424 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800840c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008410:	f383 8811 	msr	BASEPRI, r3
 8008414:	f3bf 8f6f 	isb	sy
 8008418:	f3bf 8f4f 	dsb	sy
 800841c:	613b      	str	r3, [r7, #16]
}
 800841e:	bf00      	nop
 8008420:	bf00      	nop
 8008422:	e7fd      	b.n	8008420 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10b      	bne.n	8008442 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800842a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842e:	f383 8811 	msr	BASEPRI, r3
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	f3bf 8f4f 	dsb	sy
 800843a:	60fb      	str	r3, [r7, #12]
}
 800843c:	bf00      	nop
 800843e:	bf00      	nop
 8008440:	e7fd      	b.n	800843e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008442:	f001 f843 	bl	80094cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008446:	4b1d      	ldr	r3, [pc, #116]	@ (80084bc <xTaskCheckForTimeOut+0xc0>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	69ba      	ldr	r2, [r7, #24]
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800845e:	d102      	bne.n	8008466 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008460:	2300      	movs	r3, #0
 8008462:	61fb      	str	r3, [r7, #28]
 8008464:	e023      	b.n	80084ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	4b15      	ldr	r3, [pc, #84]	@ (80084c0 <xTaskCheckForTimeOut+0xc4>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	429a      	cmp	r2, r3
 8008470:	d007      	beq.n	8008482 <xTaskCheckForTimeOut+0x86>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	69ba      	ldr	r2, [r7, #24]
 8008478:	429a      	cmp	r2, r3
 800847a:	d302      	bcc.n	8008482 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800847c:	2301      	movs	r3, #1
 800847e:	61fb      	str	r3, [r7, #28]
 8008480:	e015      	b.n	80084ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	697a      	ldr	r2, [r7, #20]
 8008488:	429a      	cmp	r2, r3
 800848a:	d20b      	bcs.n	80084a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	1ad2      	subs	r2, r2, r3
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f7ff ff99 	bl	80083d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800849e:	2300      	movs	r3, #0
 80084a0:	61fb      	str	r3, [r7, #28]
 80084a2:	e004      	b.n	80084ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	2200      	movs	r2, #0
 80084a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80084aa:	2301      	movs	r3, #1
 80084ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80084ae:	f001 f83d 	bl	800952c <vPortExitCritical>

	return xReturn;
 80084b2:	69fb      	ldr	r3, [r7, #28]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3720      	adds	r7, #32
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	20001058 	.word	0x20001058
 80084c0:	2000106c 	.word	0x2000106c

080084c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80084c4:	b480      	push	{r7}
 80084c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80084c8:	4b03      	ldr	r3, [pc, #12]	@ (80084d8 <vTaskMissedYield+0x14>)
 80084ca:	2201      	movs	r2, #1
 80084cc:	601a      	str	r2, [r3, #0]
}
 80084ce:	bf00      	nop
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bc80      	pop	{r7}
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	20001068 	.word	0x20001068

080084dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80084e4:	f000 f852 	bl	800858c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80084e8:	4b06      	ldr	r3, [pc, #24]	@ (8008504 <prvIdleTask+0x28>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d9f9      	bls.n	80084e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80084f0:	4b05      	ldr	r3, [pc, #20]	@ (8008508 <prvIdleTask+0x2c>)
 80084f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	f3bf 8f4f 	dsb	sy
 80084fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008500:	e7f0      	b.n	80084e4 <prvIdleTask+0x8>
 8008502:	bf00      	nop
 8008504:	20000b84 	.word	0x20000b84
 8008508:	e000ed04 	.word	0xe000ed04

0800850c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b082      	sub	sp, #8
 8008510:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008512:	2300      	movs	r3, #0
 8008514:	607b      	str	r3, [r7, #4]
 8008516:	e00c      	b.n	8008532 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	4a12      	ldr	r2, [pc, #72]	@ (800856c <prvInitialiseTaskLists+0x60>)
 8008524:	4413      	add	r3, r2
 8008526:	4618      	mov	r0, r3
 8008528:	f7fe fc4c 	bl	8006dc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	3301      	adds	r3, #1
 8008530:	607b      	str	r3, [r7, #4]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2b37      	cmp	r3, #55	@ 0x37
 8008536:	d9ef      	bls.n	8008518 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008538:	480d      	ldr	r0, [pc, #52]	@ (8008570 <prvInitialiseTaskLists+0x64>)
 800853a:	f7fe fc43 	bl	8006dc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800853e:	480d      	ldr	r0, [pc, #52]	@ (8008574 <prvInitialiseTaskLists+0x68>)
 8008540:	f7fe fc40 	bl	8006dc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008544:	480c      	ldr	r0, [pc, #48]	@ (8008578 <prvInitialiseTaskLists+0x6c>)
 8008546:	f7fe fc3d 	bl	8006dc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800854a:	480c      	ldr	r0, [pc, #48]	@ (800857c <prvInitialiseTaskLists+0x70>)
 800854c:	f7fe fc3a 	bl	8006dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008550:	480b      	ldr	r0, [pc, #44]	@ (8008580 <prvInitialiseTaskLists+0x74>)
 8008552:	f7fe fc37 	bl	8006dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008556:	4b0b      	ldr	r3, [pc, #44]	@ (8008584 <prvInitialiseTaskLists+0x78>)
 8008558:	4a05      	ldr	r2, [pc, #20]	@ (8008570 <prvInitialiseTaskLists+0x64>)
 800855a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800855c:	4b0a      	ldr	r3, [pc, #40]	@ (8008588 <prvInitialiseTaskLists+0x7c>)
 800855e:	4a05      	ldr	r2, [pc, #20]	@ (8008574 <prvInitialiseTaskLists+0x68>)
 8008560:	601a      	str	r2, [r3, #0]
}
 8008562:	bf00      	nop
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	20000b84 	.word	0x20000b84
 8008570:	20000fe4 	.word	0x20000fe4
 8008574:	20000ff8 	.word	0x20000ff8
 8008578:	20001014 	.word	0x20001014
 800857c:	20001028 	.word	0x20001028
 8008580:	20001040 	.word	0x20001040
 8008584:	2000100c 	.word	0x2000100c
 8008588:	20001010 	.word	0x20001010

0800858c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008592:	e019      	b.n	80085c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008594:	f000 ff9a 	bl	80094cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008598:	4b10      	ldr	r3, [pc, #64]	@ (80085dc <prvCheckTasksWaitingTermination+0x50>)
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	3304      	adds	r3, #4
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7fe fc93 	bl	8006ed0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80085aa:	4b0d      	ldr	r3, [pc, #52]	@ (80085e0 <prvCheckTasksWaitingTermination+0x54>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	3b01      	subs	r3, #1
 80085b0:	4a0b      	ldr	r2, [pc, #44]	@ (80085e0 <prvCheckTasksWaitingTermination+0x54>)
 80085b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80085b4:	4b0b      	ldr	r3, [pc, #44]	@ (80085e4 <prvCheckTasksWaitingTermination+0x58>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3b01      	subs	r3, #1
 80085ba:	4a0a      	ldr	r2, [pc, #40]	@ (80085e4 <prvCheckTasksWaitingTermination+0x58>)
 80085bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80085be:	f000 ffb5 	bl	800952c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f810 	bl	80085e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085c8:	4b06      	ldr	r3, [pc, #24]	@ (80085e4 <prvCheckTasksWaitingTermination+0x58>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d1e1      	bne.n	8008594 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	20001028 	.word	0x20001028
 80085e0:	20001054 	.word	0x20001054
 80085e4:	2000103c 	.word	0x2000103c

080085e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d108      	bne.n	800860c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085fe:	4618      	mov	r0, r3
 8008600:	f001 f934 	bl	800986c <vPortFree>
				vPortFree( pxTCB );
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 f931 	bl	800986c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800860a:	e019      	b.n	8008640 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008612:	2b01      	cmp	r3, #1
 8008614:	d103      	bne.n	800861e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f001 f928 	bl	800986c <vPortFree>
	}
 800861c:	e010      	b.n	8008640 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008624:	2b02      	cmp	r3, #2
 8008626:	d00b      	beq.n	8008640 <prvDeleteTCB+0x58>
	__asm volatile
 8008628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862c:	f383 8811 	msr	BASEPRI, r3
 8008630:	f3bf 8f6f 	isb	sy
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	60fb      	str	r3, [r7, #12]
}
 800863a:	bf00      	nop
 800863c:	bf00      	nop
 800863e:	e7fd      	b.n	800863c <prvDeleteTCB+0x54>
	}
 8008640:	bf00      	nop
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800864e:	4b0c      	ldr	r3, [pc, #48]	@ (8008680 <prvResetNextTaskUnblockTime+0x38>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d104      	bne.n	8008662 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008658:	4b0a      	ldr	r3, [pc, #40]	@ (8008684 <prvResetNextTaskUnblockTime+0x3c>)
 800865a:	f04f 32ff 	mov.w	r2, #4294967295
 800865e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008660:	e008      	b.n	8008674 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008662:	4b07      	ldr	r3, [pc, #28]	@ (8008680 <prvResetNextTaskUnblockTime+0x38>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	4a04      	ldr	r2, [pc, #16]	@ (8008684 <prvResetNextTaskUnblockTime+0x3c>)
 8008672:	6013      	str	r3, [r2, #0]
}
 8008674:	bf00      	nop
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	bc80      	pop	{r7}
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	2000100c 	.word	0x2000100c
 8008684:	20001074 	.word	0x20001074

08008688 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800868e:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <xTaskGetSchedulerState+0x34>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d102      	bne.n	800869c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008696:	2301      	movs	r3, #1
 8008698:	607b      	str	r3, [r7, #4]
 800869a:	e008      	b.n	80086ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800869c:	4b08      	ldr	r3, [pc, #32]	@ (80086c0 <xTaskGetSchedulerState+0x38>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d102      	bne.n	80086aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80086a4:	2302      	movs	r3, #2
 80086a6:	607b      	str	r3, [r7, #4]
 80086a8:	e001      	b.n	80086ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80086aa:	2300      	movs	r3, #0
 80086ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80086ae:	687b      	ldr	r3, [r7, #4]
	}
 80086b0:	4618      	mov	r0, r3
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bc80      	pop	{r7}
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	20001060 	.word	0x20001060
 80086c0:	2000107c 	.word	0x2000107c

080086c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b086      	sub	sp, #24
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80086d0:	2300      	movs	r3, #0
 80086d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d058      	beq.n	800878c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80086da:	4b2f      	ldr	r3, [pc, #188]	@ (8008798 <xTaskPriorityDisinherit+0xd4>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	693a      	ldr	r2, [r7, #16]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d00b      	beq.n	80086fc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80086e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e8:	f383 8811 	msr	BASEPRI, r3
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	60fb      	str	r3, [r7, #12]
}
 80086f6:	bf00      	nop
 80086f8:	bf00      	nop
 80086fa:	e7fd      	b.n	80086f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008700:	2b00      	cmp	r3, #0
 8008702:	d10b      	bne.n	800871c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008708:	f383 8811 	msr	BASEPRI, r3
 800870c:	f3bf 8f6f 	isb	sy
 8008710:	f3bf 8f4f 	dsb	sy
 8008714:	60bb      	str	r3, [r7, #8]
}
 8008716:	bf00      	nop
 8008718:	bf00      	nop
 800871a:	e7fd      	b.n	8008718 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008720:	1e5a      	subs	r2, r3, #1
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800872e:	429a      	cmp	r2, r3
 8008730:	d02c      	beq.n	800878c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008736:	2b00      	cmp	r3, #0
 8008738:	d128      	bne.n	800878c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	3304      	adds	r3, #4
 800873e:	4618      	mov	r0, r3
 8008740:	f7fe fbc6 	bl	8006ed0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008750:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875c:	4b0f      	ldr	r3, [pc, #60]	@ (800879c <xTaskPriorityDisinherit+0xd8>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	429a      	cmp	r2, r3
 8008762:	d903      	bls.n	800876c <xTaskPriorityDisinherit+0xa8>
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008768:	4a0c      	ldr	r2, [pc, #48]	@ (800879c <xTaskPriorityDisinherit+0xd8>)
 800876a:	6013      	str	r3, [r2, #0]
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008770:	4613      	mov	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	4413      	add	r3, r2
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	4a09      	ldr	r2, [pc, #36]	@ (80087a0 <xTaskPriorityDisinherit+0xdc>)
 800877a:	441a      	add	r2, r3
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	3304      	adds	r3, #4
 8008780:	4619      	mov	r1, r3
 8008782:	4610      	mov	r0, r2
 8008784:	f7fe fb49 	bl	8006e1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008788:	2301      	movs	r3, #1
 800878a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800878c:	697b      	ldr	r3, [r7, #20]
	}
 800878e:	4618      	mov	r0, r3
 8008790:	3718      	adds	r7, #24
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	20000b80 	.word	0x20000b80
 800879c:	2000105c 	.word	0x2000105c
 80087a0:	20000b84 	.word	0x20000b84

080087a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
 80087b0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80087b2:	f000 fe8b 	bl	80094cc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80087b6:	4b26      	ldr	r3, [pc, #152]	@ (8008850 <xTaskNotifyWait+0xac>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	d01a      	beq.n	80087fa <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80087c4:	4b22      	ldr	r3, [pc, #136]	@ (8008850 <xTaskNotifyWait+0xac>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	43d2      	mvns	r2, r2
 80087ce:	400a      	ands	r2, r1
 80087d0:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80087d2:	4b1f      	ldr	r3, [pc, #124]	@ (8008850 <xTaskNotifyWait+0xac>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00b      	beq.n	80087fa <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80087e2:	2101      	movs	r1, #1
 80087e4:	6838      	ldr	r0, [r7, #0]
 80087e6:	f000 f9d1 	bl	8008b8c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80087ea:	4b1a      	ldr	r3, [pc, #104]	@ (8008854 <xTaskNotifyWait+0xb0>)
 80087ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087f0:	601a      	str	r2, [r3, #0]
 80087f2:	f3bf 8f4f 	dsb	sy
 80087f6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80087fa:	f000 fe97 	bl	800952c <vPortExitCritical>

		taskENTER_CRITICAL();
 80087fe:	f000 fe65 	bl	80094cc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d004      	beq.n	8008812 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008808:	4b11      	ldr	r3, [pc, #68]	@ (8008850 <xTaskNotifyWait+0xac>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008812:	4b0f      	ldr	r3, [pc, #60]	@ (8008850 <xTaskNotifyWait+0xac>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b02      	cmp	r3, #2
 800881e:	d002      	beq.n	8008826 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008820:	2300      	movs	r3, #0
 8008822:	617b      	str	r3, [r7, #20]
 8008824:	e008      	b.n	8008838 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008826:	4b0a      	ldr	r3, [pc, #40]	@ (8008850 <xTaskNotifyWait+0xac>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800882c:	68ba      	ldr	r2, [r7, #8]
 800882e:	43d2      	mvns	r2, r2
 8008830:	400a      	ands	r2, r1
 8008832:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8008834:	2301      	movs	r3, #1
 8008836:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008838:	4b05      	ldr	r3, [pc, #20]	@ (8008850 <xTaskNotifyWait+0xac>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8008842:	f000 fe73 	bl	800952c <vPortExitCritical>

		return xReturn;
 8008846:	697b      	ldr	r3, [r7, #20]
	}
 8008848:	4618      	mov	r0, r3
 800884a:	3718      	adds	r7, #24
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	20000b80 	.word	0x20000b80
 8008854:	e000ed04 	.word	0xe000ed04

08008858 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08a      	sub	sp, #40	@ 0x28
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	603b      	str	r3, [r7, #0]
 8008864:	4613      	mov	r3, r2
 8008866:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008868:	2301      	movs	r3, #1
 800886a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d10b      	bne.n	800888a <xTaskGenericNotify+0x32>
	__asm volatile
 8008872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008876:	f383 8811 	msr	BASEPRI, r3
 800887a:	f3bf 8f6f 	isb	sy
 800887e:	f3bf 8f4f 	dsb	sy
 8008882:	61bb      	str	r3, [r7, #24]
}
 8008884:	bf00      	nop
 8008886:	bf00      	nop
 8008888:	e7fd      	b.n	8008886 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800888e:	f000 fe1d 	bl	80094cc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d003      	beq.n	80088a0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008898:	6a3b      	ldr	r3, [r7, #32]
 800889a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80088a0:	6a3b      	ldr	r3, [r7, #32]
 80088a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80088a6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80088a8:	6a3b      	ldr	r3, [r7, #32]
 80088aa:	2202      	movs	r2, #2
 80088ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80088b0:	79fb      	ldrb	r3, [r7, #7]
 80088b2:	2b04      	cmp	r3, #4
 80088b4:	d827      	bhi.n	8008906 <xTaskGenericNotify+0xae>
 80088b6:	a201      	add	r2, pc, #4	@ (adr r2, 80088bc <xTaskGenericNotify+0x64>)
 80088b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088bc:	08008929 	.word	0x08008929
 80088c0:	080088d1 	.word	0x080088d1
 80088c4:	080088df 	.word	0x080088df
 80088c8:	080088eb 	.word	0x080088eb
 80088cc:	080088f3 	.word	0x080088f3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80088d0:	6a3b      	ldr	r3, [r7, #32]
 80088d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	431a      	orrs	r2, r3
 80088d8:	6a3b      	ldr	r3, [r7, #32]
 80088da:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80088dc:	e027      	b.n	800892e <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80088de:	6a3b      	ldr	r3, [r7, #32]
 80088e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088e2:	1c5a      	adds	r2, r3, #1
 80088e4:	6a3b      	ldr	r3, [r7, #32]
 80088e6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80088e8:	e021      	b.n	800892e <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80088ea:	6a3b      	ldr	r3, [r7, #32]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80088f0:	e01d      	b.n	800892e <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80088f2:	7ffb      	ldrb	r3, [r7, #31]
 80088f4:	2b02      	cmp	r3, #2
 80088f6:	d003      	beq.n	8008900 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80088f8:	6a3b      	ldr	r3, [r7, #32]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80088fe:	e016      	b.n	800892e <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8008900:	2300      	movs	r3, #0
 8008902:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008904:	e013      	b.n	800892e <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008906:	6a3b      	ldr	r3, [r7, #32]
 8008908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800890a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800890e:	d00d      	beq.n	800892c <xTaskGenericNotify+0xd4>
	__asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008914:	f383 8811 	msr	BASEPRI, r3
 8008918:	f3bf 8f6f 	isb	sy
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	617b      	str	r3, [r7, #20]
}
 8008922:	bf00      	nop
 8008924:	bf00      	nop
 8008926:	e7fd      	b.n	8008924 <xTaskGenericNotify+0xcc>
					break;
 8008928:	bf00      	nop
 800892a:	e000      	b.n	800892e <xTaskGenericNotify+0xd6>

					break;
 800892c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800892e:	7ffb      	ldrb	r3, [r7, #31]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d13b      	bne.n	80089ac <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	3304      	adds	r3, #4
 8008938:	4618      	mov	r0, r3
 800893a:	f7fe fac9 	bl	8006ed0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800893e:	6a3b      	ldr	r3, [r7, #32]
 8008940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008942:	4b1e      	ldr	r3, [pc, #120]	@ (80089bc <xTaskGenericNotify+0x164>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	429a      	cmp	r2, r3
 8008948:	d903      	bls.n	8008952 <xTaskGenericNotify+0xfa>
 800894a:	6a3b      	ldr	r3, [r7, #32]
 800894c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800894e:	4a1b      	ldr	r2, [pc, #108]	@ (80089bc <xTaskGenericNotify+0x164>)
 8008950:	6013      	str	r3, [r2, #0]
 8008952:	6a3b      	ldr	r3, [r7, #32]
 8008954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008956:	4613      	mov	r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	4413      	add	r3, r2
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	4a18      	ldr	r2, [pc, #96]	@ (80089c0 <xTaskGenericNotify+0x168>)
 8008960:	441a      	add	r2, r3
 8008962:	6a3b      	ldr	r3, [r7, #32]
 8008964:	3304      	adds	r3, #4
 8008966:	4619      	mov	r1, r3
 8008968:	4610      	mov	r0, r2
 800896a:	f7fe fa56 	bl	8006e1a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800896e:	6a3b      	ldr	r3, [r7, #32]
 8008970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00b      	beq.n	800898e <xTaskGenericNotify+0x136>
	__asm volatile
 8008976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800897a:	f383 8811 	msr	BASEPRI, r3
 800897e:	f3bf 8f6f 	isb	sy
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	613b      	str	r3, [r7, #16]
}
 8008988:	bf00      	nop
 800898a:	bf00      	nop
 800898c:	e7fd      	b.n	800898a <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800898e:	6a3b      	ldr	r3, [r7, #32]
 8008990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008992:	4b0c      	ldr	r3, [pc, #48]	@ (80089c4 <xTaskGenericNotify+0x16c>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008998:	429a      	cmp	r2, r3
 800899a:	d907      	bls.n	80089ac <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800899c:	4b0a      	ldr	r3, [pc, #40]	@ (80089c8 <xTaskGenericNotify+0x170>)
 800899e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089a2:	601a      	str	r2, [r3, #0]
 80089a4:	f3bf 8f4f 	dsb	sy
 80089a8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80089ac:	f000 fdbe 	bl	800952c <vPortExitCritical>

		return xReturn;
 80089b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3728      	adds	r7, #40	@ 0x28
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	2000105c 	.word	0x2000105c
 80089c0:	20000b84 	.word	0x20000b84
 80089c4:	20000b80 	.word	0x20000b80
 80089c8:	e000ed04 	.word	0xe000ed04

080089cc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b08e      	sub	sp, #56	@ 0x38
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	603b      	str	r3, [r7, #0]
 80089d8:	4613      	mov	r3, r2
 80089da:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80089dc:	2301      	movs	r3, #1
 80089de:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10b      	bne.n	80089fe <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80089e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ea:	f383 8811 	msr	BASEPRI, r3
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f3bf 8f4f 	dsb	sy
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80089f8:	bf00      	nop
 80089fa:	bf00      	nop
 80089fc:	e7fd      	b.n	80089fa <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089fe:	f000 fe27 	bl	8009650 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8008a06:	f3ef 8211 	mrs	r2, BASEPRI
 8008a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0e:	f383 8811 	msr	BASEPRI, r3
 8008a12:	f3bf 8f6f 	isb	sy
 8008a16:	f3bf 8f4f 	dsb	sy
 8008a1a:	623a      	str	r2, [r7, #32]
 8008a1c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008a1e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d003      	beq.n	8008a30 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a32:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	2202      	movs	r2, #2
 8008a3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8008a42:	79fb      	ldrb	r3, [r7, #7]
 8008a44:	2b04      	cmp	r3, #4
 8008a46:	d829      	bhi.n	8008a9c <xTaskGenericNotifyFromISR+0xd0>
 8008a48:	a201      	add	r2, pc, #4	@ (adr r2, 8008a50 <xTaskGenericNotifyFromISR+0x84>)
 8008a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a4e:	bf00      	nop
 8008a50:	08008abf 	.word	0x08008abf
 8008a54:	08008a65 	.word	0x08008a65
 8008a58:	08008a73 	.word	0x08008a73
 8008a5c:	08008a7f 	.word	0x08008a7f
 8008a60:	08008a87 	.word	0x08008a87
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a66:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	431a      	orrs	r2, r3
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008a70:	e028      	b.n	8008ac4 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a76:	1c5a      	adds	r2, r3, #1
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008a7c:	e022      	b.n	8008ac4 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008a84:	e01e      	b.n	8008ac4 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008a86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008a8a:	2b02      	cmp	r3, #2
 8008a8c:	d003      	beq.n	8008a96 <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a90:	68ba      	ldr	r2, [r7, #8]
 8008a92:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008a94:	e016      	b.n	8008ac4 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8008a96:	2300      	movs	r3, #0
 8008a98:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8008a9a:	e013      	b.n	8008ac4 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa4:	d00d      	beq.n	8008ac2 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8008aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aaa:	f383 8811 	msr	BASEPRI, r3
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	f3bf 8f4f 	dsb	sy
 8008ab6:	61bb      	str	r3, [r7, #24]
}
 8008ab8:	bf00      	nop
 8008aba:	bf00      	nop
 8008abc:	e7fd      	b.n	8008aba <xTaskGenericNotifyFromISR+0xee>
					break;
 8008abe:	bf00      	nop
 8008ac0:	e000      	b.n	8008ac4 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8008ac2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008ac4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d147      	bne.n	8008b5c <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d00b      	beq.n	8008aec <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8008ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad8:	f383 8811 	msr	BASEPRI, r3
 8008adc:	f3bf 8f6f 	isb	sy
 8008ae0:	f3bf 8f4f 	dsb	sy
 8008ae4:	617b      	str	r3, [r7, #20]
}
 8008ae6:	bf00      	nop
 8008ae8:	bf00      	nop
 8008aea:	e7fd      	b.n	8008ae8 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008aec:	4b21      	ldr	r3, [pc, #132]	@ (8008b74 <xTaskGenericNotifyFromISR+0x1a8>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d11d      	bne.n	8008b30 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af6:	3304      	adds	r3, #4
 8008af8:	4618      	mov	r0, r3
 8008afa:	f7fe f9e9 	bl	8006ed0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b02:	4b1d      	ldr	r3, [pc, #116]	@ (8008b78 <xTaskGenericNotifyFromISR+0x1ac>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d903      	bls.n	8008b12 <xTaskGenericNotifyFromISR+0x146>
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8008b78 <xTaskGenericNotifyFromISR+0x1ac>)
 8008b10:	6013      	str	r3, [r2, #0]
 8008b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b16:	4613      	mov	r3, r2
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	4413      	add	r3, r2
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	4a17      	ldr	r2, [pc, #92]	@ (8008b7c <xTaskGenericNotifyFromISR+0x1b0>)
 8008b20:	441a      	add	r2, r3
 8008b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b24:	3304      	adds	r3, #4
 8008b26:	4619      	mov	r1, r3
 8008b28:	4610      	mov	r0, r2
 8008b2a:	f7fe f976 	bl	8006e1a <vListInsertEnd>
 8008b2e:	e005      	b.n	8008b3c <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b32:	3318      	adds	r3, #24
 8008b34:	4619      	mov	r1, r3
 8008b36:	4812      	ldr	r0, [pc, #72]	@ (8008b80 <xTaskGenericNotifyFromISR+0x1b4>)
 8008b38:	f7fe f96f 	bl	8006e1a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b40:	4b10      	ldr	r3, [pc, #64]	@ (8008b84 <xTaskGenericNotifyFromISR+0x1b8>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d908      	bls.n	8008b5c <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d002      	beq.n	8008b56 <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008b50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b52:	2201      	movs	r2, #1
 8008b54:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008b56:	4b0c      	ldr	r3, [pc, #48]	@ (8008b88 <xTaskGenericNotifyFromISR+0x1bc>)
 8008b58:	2201      	movs	r2, #1
 8008b5a:	601a      	str	r2, [r3, #0]
 8008b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b5e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	f383 8811 	msr	BASEPRI, r3
}
 8008b66:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8008b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3738      	adds	r7, #56	@ 0x38
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	2000107c 	.word	0x2000107c
 8008b78:	2000105c 	.word	0x2000105c
 8008b7c:	20000b84 	.word	0x20000b84
 8008b80:	20001014 	.word	0x20001014
 8008b84:	20000b80 	.word	0x20000b80
 8008b88:	20001068 	.word	0x20001068

08008b8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b96:	4b21      	ldr	r3, [pc, #132]	@ (8008c1c <prvAddCurrentTaskToDelayedList+0x90>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b9c:	4b20      	ldr	r3, [pc, #128]	@ (8008c20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	3304      	adds	r3, #4
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7fe f994 	bl	8006ed0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bae:	d10a      	bne.n	8008bc6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d007      	beq.n	8008bc6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8008c20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	3304      	adds	r3, #4
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	4819      	ldr	r0, [pc, #100]	@ (8008c24 <prvAddCurrentTaskToDelayedList+0x98>)
 8008bc0:	f7fe f92b 	bl	8006e1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008bc4:	e026      	b.n	8008c14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4413      	add	r3, r2
 8008bcc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008bce:	4b14      	ldr	r3, [pc, #80]	@ (8008c20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68ba      	ldr	r2, [r7, #8]
 8008bd4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d209      	bcs.n	8008bf2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bde:	4b12      	ldr	r3, [pc, #72]	@ (8008c28 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	4b0f      	ldr	r3, [pc, #60]	@ (8008c20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	3304      	adds	r3, #4
 8008be8:	4619      	mov	r1, r3
 8008bea:	4610      	mov	r0, r2
 8008bec:	f7fe f938 	bl	8006e60 <vListInsert>
}
 8008bf0:	e010      	b.n	8008c14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8008c2c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8008c20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	4610      	mov	r0, r2
 8008c00:	f7fe f92e 	bl	8006e60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c04:	4b0a      	ldr	r3, [pc, #40]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d202      	bcs.n	8008c14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008c0e:	4a08      	ldr	r2, [pc, #32]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	6013      	str	r3, [r2, #0]
}
 8008c14:	bf00      	nop
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	20001058 	.word	0x20001058
 8008c20:	20000b80 	.word	0x20000b80
 8008c24:	20001040 	.word	0x20001040
 8008c28:	20001010 	.word	0x20001010
 8008c2c:	2000100c 	.word	0x2000100c
 8008c30:	20001074 	.word	0x20001074

08008c34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b08a      	sub	sp, #40	@ 0x28
 8008c38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008c3e:	f000 fb11 	bl	8009264 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008c42:	4b1d      	ldr	r3, [pc, #116]	@ (8008cb8 <xTimerCreateTimerTask+0x84>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d021      	beq.n	8008c8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008c52:	1d3a      	adds	r2, r7, #4
 8008c54:	f107 0108 	add.w	r1, r7, #8
 8008c58:	f107 030c 	add.w	r3, r7, #12
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7fe f897 	bl	8006d90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008c62:	6879      	ldr	r1, [r7, #4]
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	9202      	str	r2, [sp, #8]
 8008c6a:	9301      	str	r3, [sp, #4]
 8008c6c:	2302      	movs	r3, #2
 8008c6e:	9300      	str	r3, [sp, #0]
 8008c70:	2300      	movs	r3, #0
 8008c72:	460a      	mov	r2, r1
 8008c74:	4911      	ldr	r1, [pc, #68]	@ (8008cbc <xTimerCreateTimerTask+0x88>)
 8008c76:	4812      	ldr	r0, [pc, #72]	@ (8008cc0 <xTimerCreateTimerTask+0x8c>)
 8008c78:	f7fe fe4c 	bl	8007914 <xTaskCreateStatic>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	4a11      	ldr	r2, [pc, #68]	@ (8008cc4 <xTimerCreateTimerTask+0x90>)
 8008c80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008c82:	4b10      	ldr	r3, [pc, #64]	@ (8008cc4 <xTimerCreateTimerTask+0x90>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d001      	beq.n	8008c8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10b      	bne.n	8008cac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c98:	f383 8811 	msr	BASEPRI, r3
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	613b      	str	r3, [r7, #16]
}
 8008ca6:	bf00      	nop
 8008ca8:	bf00      	nop
 8008caa:	e7fd      	b.n	8008ca8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008cac:	697b      	ldr	r3, [r7, #20]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3718      	adds	r7, #24
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	200010b0 	.word	0x200010b0
 8008cbc:	0800c3f8 	.word	0x0800c3f8
 8008cc0:	08008e01 	.word	0x08008e01
 8008cc4:	200010b4 	.word	0x200010b4

08008cc8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b08a      	sub	sp, #40	@ 0x28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
 8008cd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d10b      	bne.n	8008cf8 <xTimerGenericCommand+0x30>
	__asm volatile
 8008ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce4:	f383 8811 	msr	BASEPRI, r3
 8008ce8:	f3bf 8f6f 	isb	sy
 8008cec:	f3bf 8f4f 	dsb	sy
 8008cf0:	623b      	str	r3, [r7, #32]
}
 8008cf2:	bf00      	nop
 8008cf4:	bf00      	nop
 8008cf6:	e7fd      	b.n	8008cf4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008cf8:	4b19      	ldr	r3, [pc, #100]	@ (8008d60 <xTimerGenericCommand+0x98>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d02a      	beq.n	8008d56 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b05      	cmp	r3, #5
 8008d10:	dc18      	bgt.n	8008d44 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008d12:	f7ff fcb9 	bl	8008688 <xTaskGetSchedulerState>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d109      	bne.n	8008d30 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008d1c:	4b10      	ldr	r3, [pc, #64]	@ (8008d60 <xTimerGenericCommand+0x98>)
 8008d1e:	6818      	ldr	r0, [r3, #0]
 8008d20:	f107 0110 	add.w	r1, r7, #16
 8008d24:	2300      	movs	r3, #0
 8008d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d28:	f7fe fa06 	bl	8007138 <xQueueGenericSend>
 8008d2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008d2e:	e012      	b.n	8008d56 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008d30:	4b0b      	ldr	r3, [pc, #44]	@ (8008d60 <xTimerGenericCommand+0x98>)
 8008d32:	6818      	ldr	r0, [r3, #0]
 8008d34:	f107 0110 	add.w	r1, r7, #16
 8008d38:	2300      	movs	r3, #0
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f7fe f9fc 	bl	8007138 <xQueueGenericSend>
 8008d40:	6278      	str	r0, [r7, #36]	@ 0x24
 8008d42:	e008      	b.n	8008d56 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008d44:	4b06      	ldr	r3, [pc, #24]	@ (8008d60 <xTimerGenericCommand+0x98>)
 8008d46:	6818      	ldr	r0, [r3, #0]
 8008d48:	f107 0110 	add.w	r1, r7, #16
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	683a      	ldr	r2, [r7, #0]
 8008d50:	f7fe faf4 	bl	800733c <xQueueGenericSendFromISR>
 8008d54:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3728      	adds	r7, #40	@ 0x28
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}
 8008d60:	200010b0 	.word	0x200010b0

08008d64 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b088      	sub	sp, #32
 8008d68:	af02      	add	r7, sp, #8
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d6e:	4b23      	ldr	r3, [pc, #140]	@ (8008dfc <prvProcessExpiredTimer+0x98>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	3304      	adds	r3, #4
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f7fe f8a7 	bl	8006ed0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d88:	f003 0304 	and.w	r3, r3, #4
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d023      	beq.n	8008dd8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	699a      	ldr	r2, [r3, #24]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	18d1      	adds	r1, r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	683a      	ldr	r2, [r7, #0]
 8008d9c:	6978      	ldr	r0, [r7, #20]
 8008d9e:	f000 f8d3 	bl	8008f48 <prvInsertTimerInActiveList>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d020      	beq.n	8008dea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008da8:	2300      	movs	r3, #0
 8008daa:	9300      	str	r3, [sp, #0]
 8008dac:	2300      	movs	r3, #0
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	2100      	movs	r1, #0
 8008db2:	6978      	ldr	r0, [r7, #20]
 8008db4:	f7ff ff88 	bl	8008cc8 <xTimerGenericCommand>
 8008db8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d114      	bne.n	8008dea <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc4:	f383 8811 	msr	BASEPRI, r3
 8008dc8:	f3bf 8f6f 	isb	sy
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	60fb      	str	r3, [r7, #12]
}
 8008dd2:	bf00      	nop
 8008dd4:	bf00      	nop
 8008dd6:	e7fd      	b.n	8008dd4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008dde:	f023 0301 	bic.w	r3, r3, #1
 8008de2:	b2da      	uxtb	r2, r3
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	6a1b      	ldr	r3, [r3, #32]
 8008dee:	6978      	ldr	r0, [r7, #20]
 8008df0:	4798      	blx	r3
}
 8008df2:	bf00      	nop
 8008df4:	3718      	adds	r7, #24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	200010a8 	.word	0x200010a8

08008e00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e08:	f107 0308 	add.w	r3, r7, #8
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f000 f859 	bl	8008ec4 <prvGetNextExpireTime>
 8008e12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	4619      	mov	r1, r3
 8008e18:	68f8      	ldr	r0, [r7, #12]
 8008e1a:	f000 f805 	bl	8008e28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008e1e:	f000 f8d5 	bl	8008fcc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e22:	bf00      	nop
 8008e24:	e7f0      	b.n	8008e08 <prvTimerTask+0x8>
	...

08008e28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008e32:	f7ff f833 	bl	8007e9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e36:	f107 0308 	add.w	r3, r7, #8
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 f864 	bl	8008f08 <prvSampleTimeNow>
 8008e40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d130      	bne.n	8008eaa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10a      	bne.n	8008e64 <prvProcessTimerOrBlockTask+0x3c>
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d806      	bhi.n	8008e64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008e56:	f7ff f82f 	bl	8007eb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008e5a:	68f9      	ldr	r1, [r7, #12]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f7ff ff81 	bl	8008d64 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008e62:	e024      	b.n	8008eae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d008      	beq.n	8008e7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008e6a:	4b13      	ldr	r3, [pc, #76]	@ (8008eb8 <prvProcessTimerOrBlockTask+0x90>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d101      	bne.n	8008e78 <prvProcessTimerOrBlockTask+0x50>
 8008e74:	2301      	movs	r3, #1
 8008e76:	e000      	b.n	8008e7a <prvProcessTimerOrBlockTask+0x52>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8008ebc <prvProcessTimerOrBlockTask+0x94>)
 8008e7e:	6818      	ldr	r0, [r3, #0]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	683a      	ldr	r2, [r7, #0]
 8008e88:	4619      	mov	r1, r3
 8008e8a:	f7fe fd0f 	bl	80078ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008e8e:	f7ff f813 	bl	8007eb8 <xTaskResumeAll>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d10a      	bne.n	8008eae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008e98:	4b09      	ldr	r3, [pc, #36]	@ (8008ec0 <prvProcessTimerOrBlockTask+0x98>)
 8008e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e9e:	601a      	str	r2, [r3, #0]
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	f3bf 8f6f 	isb	sy
}
 8008ea8:	e001      	b.n	8008eae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008eaa:	f7ff f805 	bl	8007eb8 <xTaskResumeAll>
}
 8008eae:	bf00      	nop
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	200010ac 	.word	0x200010ac
 8008ebc:	200010b0 	.word	0x200010b0
 8008ec0:	e000ed04 	.word	0xe000ed04

08008ec4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f04 <prvGetNextExpireTime+0x40>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d101      	bne.n	8008eda <prvGetNextExpireTime+0x16>
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	e000      	b.n	8008edc <prvGetNextExpireTime+0x18>
 8008eda:	2200      	movs	r2, #0
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d105      	bne.n	8008ef4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ee8:	4b06      	ldr	r3, [pc, #24]	@ (8008f04 <prvGetNextExpireTime+0x40>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	60fb      	str	r3, [r7, #12]
 8008ef2:	e001      	b.n	8008ef8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3714      	adds	r7, #20
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bc80      	pop	{r7}
 8008f02:	4770      	bx	lr
 8008f04:	200010a8 	.word	0x200010a8

08008f08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b084      	sub	sp, #16
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008f10:	f7ff f870 	bl	8007ff4 <xTaskGetTickCount>
 8008f14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008f16:	4b0b      	ldr	r3, [pc, #44]	@ (8008f44 <prvSampleTimeNow+0x3c>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d205      	bcs.n	8008f2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008f20:	f000 f93a 	bl	8009198 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	601a      	str	r2, [r3, #0]
 8008f2a:	e002      	b.n	8008f32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008f32:	4a04      	ldr	r2, [pc, #16]	@ (8008f44 <prvSampleTimeNow+0x3c>)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008f38:	68fb      	ldr	r3, [r7, #12]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	200010b8 	.word	0x200010b8

08008f48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b086      	sub	sp, #24
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
 8008f54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008f56:	2300      	movs	r3, #0
 8008f58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	68ba      	ldr	r2, [r7, #8]
 8008f5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008f66:	68ba      	ldr	r2, [r7, #8]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d812      	bhi.n	8008f94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	1ad2      	subs	r2, r2, r3
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	699b      	ldr	r3, [r3, #24]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d302      	bcc.n	8008f82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	617b      	str	r3, [r7, #20]
 8008f80:	e01b      	b.n	8008fba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008f82:	4b10      	ldr	r3, [pc, #64]	@ (8008fc4 <prvInsertTimerInActiveList+0x7c>)
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	3304      	adds	r3, #4
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	f7fd ff67 	bl	8006e60 <vListInsert>
 8008f92:	e012      	b.n	8008fba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d206      	bcs.n	8008faa <prvInsertTimerInActiveList+0x62>
 8008f9c:	68ba      	ldr	r2, [r7, #8]
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d302      	bcc.n	8008faa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	617b      	str	r3, [r7, #20]
 8008fa8:	e007      	b.n	8008fba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008faa:	4b07      	ldr	r3, [pc, #28]	@ (8008fc8 <prvInsertTimerInActiveList+0x80>)
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	3304      	adds	r3, #4
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	f7fd ff53 	bl	8006e60 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008fba:	697b      	ldr	r3, [r7, #20]
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3718      	adds	r7, #24
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	200010ac 	.word	0x200010ac
 8008fc8:	200010a8 	.word	0x200010a8

08008fcc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b08e      	sub	sp, #56	@ 0x38
 8008fd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008fd2:	e0ce      	b.n	8009172 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	da19      	bge.n	800900e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008fda:	1d3b      	adds	r3, r7, #4
 8008fdc:	3304      	adds	r3, #4
 8008fde:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d10b      	bne.n	8008ffe <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	61fb      	str	r3, [r7, #28]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009004:	6850      	ldr	r0, [r2, #4]
 8009006:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009008:	6892      	ldr	r2, [r2, #8]
 800900a:	4611      	mov	r1, r2
 800900c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	f2c0 80ae 	blt.w	8009172 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800901a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901c:	695b      	ldr	r3, [r3, #20]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d004      	beq.n	800902c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009024:	3304      	adds	r3, #4
 8009026:	4618      	mov	r0, r3
 8009028:	f7fd ff52 	bl	8006ed0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800902c:	463b      	mov	r3, r7
 800902e:	4618      	mov	r0, r3
 8009030:	f7ff ff6a 	bl	8008f08 <prvSampleTimeNow>
 8009034:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2b09      	cmp	r3, #9
 800903a:	f200 8097 	bhi.w	800916c <prvProcessReceivedCommands+0x1a0>
 800903e:	a201      	add	r2, pc, #4	@ (adr r2, 8009044 <prvProcessReceivedCommands+0x78>)
 8009040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009044:	0800906d 	.word	0x0800906d
 8009048:	0800906d 	.word	0x0800906d
 800904c:	0800906d 	.word	0x0800906d
 8009050:	080090e3 	.word	0x080090e3
 8009054:	080090f7 	.word	0x080090f7
 8009058:	08009143 	.word	0x08009143
 800905c:	0800906d 	.word	0x0800906d
 8009060:	0800906d 	.word	0x0800906d
 8009064:	080090e3 	.word	0x080090e3
 8009068:	080090f7 	.word	0x080090f7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800906c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800906e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009072:	f043 0301 	orr.w	r3, r3, #1
 8009076:	b2da      	uxtb	r2, r3
 8009078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800907a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800907e:	68ba      	ldr	r2, [r7, #8]
 8009080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	18d1      	adds	r1, r2, r3
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800908a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800908c:	f7ff ff5c 	bl	8008f48 <prvInsertTimerInActiveList>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d06c      	beq.n	8009170 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009098:	6a1b      	ldr	r3, [r3, #32]
 800909a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800909c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800909e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090a4:	f003 0304 	and.w	r3, r3, #4
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d061      	beq.n	8009170 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b0:	699b      	ldr	r3, [r3, #24]
 80090b2:	441a      	add	r2, r3
 80090b4:	2300      	movs	r3, #0
 80090b6:	9300      	str	r3, [sp, #0]
 80090b8:	2300      	movs	r3, #0
 80090ba:	2100      	movs	r1, #0
 80090bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090be:	f7ff fe03 	bl	8008cc8 <xTimerGenericCommand>
 80090c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80090c4:	6a3b      	ldr	r3, [r7, #32]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d152      	bne.n	8009170 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80090ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	61bb      	str	r3, [r7, #24]
}
 80090dc:	bf00      	nop
 80090de:	bf00      	nop
 80090e0:	e7fd      	b.n	80090de <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80090e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090e8:	f023 0301 	bic.w	r3, r3, #1
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80090f4:	e03d      	b.n	8009172 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80090f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090fc:	f043 0301 	orr.w	r3, r3, #1
 8009100:	b2da      	uxtb	r2, r3
 8009102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009104:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800910c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800910e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009110:	699b      	ldr	r3, [r3, #24]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10b      	bne.n	800912e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800911a:	f383 8811 	msr	BASEPRI, r3
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	617b      	str	r3, [r7, #20]
}
 8009128:	bf00      	nop
 800912a:	bf00      	nop
 800912c:	e7fd      	b.n	800912a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800912e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009130:	699a      	ldr	r2, [r3, #24]
 8009132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009134:	18d1      	adds	r1, r2, r3
 8009136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800913a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800913c:	f7ff ff04 	bl	8008f48 <prvInsertTimerInActiveList>
					break;
 8009140:	e017      	b.n	8009172 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009144:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009148:	f003 0302 	and.w	r3, r3, #2
 800914c:	2b00      	cmp	r3, #0
 800914e:	d103      	bne.n	8009158 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009150:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009152:	f000 fb8b 	bl	800986c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009156:	e00c      	b.n	8009172 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800915a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800915e:	f023 0301 	bic.w	r3, r3, #1
 8009162:	b2da      	uxtb	r2, r3
 8009164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009166:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800916a:	e002      	b.n	8009172 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800916c:	bf00      	nop
 800916e:	e000      	b.n	8009172 <prvProcessReceivedCommands+0x1a6>
					break;
 8009170:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009172:	4b08      	ldr	r3, [pc, #32]	@ (8009194 <prvProcessReceivedCommands+0x1c8>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	1d39      	adds	r1, r7, #4
 8009178:	2200      	movs	r2, #0
 800917a:	4618      	mov	r0, r3
 800917c:	f7fe f97c 	bl	8007478 <xQueueReceive>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	f47f af26 	bne.w	8008fd4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009188:	bf00      	nop
 800918a:	bf00      	nop
 800918c:	3730      	adds	r7, #48	@ 0x30
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	200010b0 	.word	0x200010b0

08009198 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b088      	sub	sp, #32
 800919c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800919e:	e049      	b.n	8009234 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80091a0:	4b2e      	ldr	r3, [pc, #184]	@ (800925c <prvSwitchTimerLists+0xc4>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091aa:	4b2c      	ldr	r3, [pc, #176]	@ (800925c <prvSwitchTimerLists+0xc4>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	3304      	adds	r3, #4
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7fd fe89 	bl	8006ed0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6a1b      	ldr	r3, [r3, #32]
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091cc:	f003 0304 	and.w	r3, r3, #4
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d02f      	beq.n	8009234 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	4413      	add	r3, r2
 80091dc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80091de:	68ba      	ldr	r2, [r7, #8]
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d90e      	bls.n	8009204 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	68ba      	ldr	r2, [r7, #8]
 80091ea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091f2:	4b1a      	ldr	r3, [pc, #104]	@ (800925c <prvSwitchTimerLists+0xc4>)
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	3304      	adds	r3, #4
 80091fa:	4619      	mov	r1, r3
 80091fc:	4610      	mov	r0, r2
 80091fe:	f7fd fe2f 	bl	8006e60 <vListInsert>
 8009202:	e017      	b.n	8009234 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009204:	2300      	movs	r3, #0
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	2300      	movs	r3, #0
 800920a:	693a      	ldr	r2, [r7, #16]
 800920c:	2100      	movs	r1, #0
 800920e:	68f8      	ldr	r0, [r7, #12]
 8009210:	f7ff fd5a 	bl	8008cc8 <xTimerGenericCommand>
 8009214:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10b      	bne.n	8009234 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800921c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009220:	f383 8811 	msr	BASEPRI, r3
 8009224:	f3bf 8f6f 	isb	sy
 8009228:	f3bf 8f4f 	dsb	sy
 800922c:	603b      	str	r3, [r7, #0]
}
 800922e:	bf00      	nop
 8009230:	bf00      	nop
 8009232:	e7fd      	b.n	8009230 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009234:	4b09      	ldr	r3, [pc, #36]	@ (800925c <prvSwitchTimerLists+0xc4>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d1b0      	bne.n	80091a0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800923e:	4b07      	ldr	r3, [pc, #28]	@ (800925c <prvSwitchTimerLists+0xc4>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009244:	4b06      	ldr	r3, [pc, #24]	@ (8009260 <prvSwitchTimerLists+0xc8>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4a04      	ldr	r2, [pc, #16]	@ (800925c <prvSwitchTimerLists+0xc4>)
 800924a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800924c:	4a04      	ldr	r2, [pc, #16]	@ (8009260 <prvSwitchTimerLists+0xc8>)
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	6013      	str	r3, [r2, #0]
}
 8009252:	bf00      	nop
 8009254:	3718      	adds	r7, #24
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	200010a8 	.word	0x200010a8
 8009260:	200010ac 	.word	0x200010ac

08009264 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800926a:	f000 f92f 	bl	80094cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800926e:	4b15      	ldr	r3, [pc, #84]	@ (80092c4 <prvCheckForValidListAndQueue+0x60>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d120      	bne.n	80092b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009276:	4814      	ldr	r0, [pc, #80]	@ (80092c8 <prvCheckForValidListAndQueue+0x64>)
 8009278:	f7fd fda4 	bl	8006dc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800927c:	4813      	ldr	r0, [pc, #76]	@ (80092cc <prvCheckForValidListAndQueue+0x68>)
 800927e:	f7fd fda1 	bl	8006dc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009282:	4b13      	ldr	r3, [pc, #76]	@ (80092d0 <prvCheckForValidListAndQueue+0x6c>)
 8009284:	4a10      	ldr	r2, [pc, #64]	@ (80092c8 <prvCheckForValidListAndQueue+0x64>)
 8009286:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009288:	4b12      	ldr	r3, [pc, #72]	@ (80092d4 <prvCheckForValidListAndQueue+0x70>)
 800928a:	4a10      	ldr	r2, [pc, #64]	@ (80092cc <prvCheckForValidListAndQueue+0x68>)
 800928c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800928e:	2300      	movs	r3, #0
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	4b11      	ldr	r3, [pc, #68]	@ (80092d8 <prvCheckForValidListAndQueue+0x74>)
 8009294:	4a11      	ldr	r2, [pc, #68]	@ (80092dc <prvCheckForValidListAndQueue+0x78>)
 8009296:	2110      	movs	r1, #16
 8009298:	200a      	movs	r0, #10
 800929a:	f7fd fead 	bl	8006ff8 <xQueueGenericCreateStatic>
 800929e:	4603      	mov	r3, r0
 80092a0:	4a08      	ldr	r2, [pc, #32]	@ (80092c4 <prvCheckForValidListAndQueue+0x60>)
 80092a2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80092a4:	4b07      	ldr	r3, [pc, #28]	@ (80092c4 <prvCheckForValidListAndQueue+0x60>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80092ac:	4b05      	ldr	r3, [pc, #20]	@ (80092c4 <prvCheckForValidListAndQueue+0x60>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	490b      	ldr	r1, [pc, #44]	@ (80092e0 <prvCheckForValidListAndQueue+0x7c>)
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fe fad2 	bl	800785c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80092b8:	f000 f938 	bl	800952c <vPortExitCritical>
}
 80092bc:	bf00      	nop
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	200010b0 	.word	0x200010b0
 80092c8:	20001080 	.word	0x20001080
 80092cc:	20001094 	.word	0x20001094
 80092d0:	200010a8 	.word	0x200010a8
 80092d4:	200010ac 	.word	0x200010ac
 80092d8:	2000115c 	.word	0x2000115c
 80092dc:	200010bc 	.word	0x200010bc
 80092e0:	0800c400 	.word	0x0800c400

080092e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	3b04      	subs	r3, #4
 80092f4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80092fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	3b04      	subs	r3, #4
 8009302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	f023 0201 	bic.w	r2, r3, #1
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	3b04      	subs	r3, #4
 8009312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009314:	4a08      	ldr	r2, [pc, #32]	@ (8009338 <pxPortInitialiseStack+0x54>)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	3b14      	subs	r3, #20
 800931e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	3b20      	subs	r3, #32
 800932a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800932c:	68fb      	ldr	r3, [r7, #12]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	bc80      	pop	{r7}
 8009336:	4770      	bx	lr
 8009338:	0800933d 	.word	0x0800933d

0800933c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800933c:	b480      	push	{r7}
 800933e:	b085      	sub	sp, #20
 8009340:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009342:	2300      	movs	r3, #0
 8009344:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009346:	4b12      	ldr	r3, [pc, #72]	@ (8009390 <prvTaskExitError+0x54>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800934e:	d00b      	beq.n	8009368 <prvTaskExitError+0x2c>
	__asm volatile
 8009350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009354:	f383 8811 	msr	BASEPRI, r3
 8009358:	f3bf 8f6f 	isb	sy
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	60fb      	str	r3, [r7, #12]
}
 8009362:	bf00      	nop
 8009364:	bf00      	nop
 8009366:	e7fd      	b.n	8009364 <prvTaskExitError+0x28>
	__asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800936c:	f383 8811 	msr	BASEPRI, r3
 8009370:	f3bf 8f6f 	isb	sy
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	60bb      	str	r3, [r7, #8]
}
 800937a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800937c:	bf00      	nop
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d0fc      	beq.n	800937e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop
 8009388:	3714      	adds	r7, #20
 800938a:	46bd      	mov	sp, r7
 800938c:	bc80      	pop	{r7}
 800938e:	4770      	bx	lr
 8009390:	20000010 	.word	0x20000010
	...

080093a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80093a0:	4b07      	ldr	r3, [pc, #28]	@ (80093c0 <pxCurrentTCBConst2>)
 80093a2:	6819      	ldr	r1, [r3, #0]
 80093a4:	6808      	ldr	r0, [r1, #0]
 80093a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80093aa:	f380 8809 	msr	PSP, r0
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f04f 0000 	mov.w	r0, #0
 80093b6:	f380 8811 	msr	BASEPRI, r0
 80093ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80093be:	4770      	bx	lr

080093c0 <pxCurrentTCBConst2>:
 80093c0:	20000b80 	.word	0x20000b80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80093c4:	bf00      	nop
 80093c6:	bf00      	nop

080093c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80093c8:	4806      	ldr	r0, [pc, #24]	@ (80093e4 <prvPortStartFirstTask+0x1c>)
 80093ca:	6800      	ldr	r0, [r0, #0]
 80093cc:	6800      	ldr	r0, [r0, #0]
 80093ce:	f380 8808 	msr	MSP, r0
 80093d2:	b662      	cpsie	i
 80093d4:	b661      	cpsie	f
 80093d6:	f3bf 8f4f 	dsb	sy
 80093da:	f3bf 8f6f 	isb	sy
 80093de:	df00      	svc	0
 80093e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80093e2:	bf00      	nop
 80093e4:	e000ed08 	.word	0xe000ed08

080093e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80093ee:	4b32      	ldr	r3, [pc, #200]	@ (80094b8 <xPortStartScheduler+0xd0>)
 80093f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	781b      	ldrb	r3, [r3, #0]
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	22ff      	movs	r2, #255	@ 0xff
 80093fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	b2db      	uxtb	r3, r3
 8009406:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009408:	78fb      	ldrb	r3, [r7, #3]
 800940a:	b2db      	uxtb	r3, r3
 800940c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009410:	b2da      	uxtb	r2, r3
 8009412:	4b2a      	ldr	r3, [pc, #168]	@ (80094bc <xPortStartScheduler+0xd4>)
 8009414:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009416:	4b2a      	ldr	r3, [pc, #168]	@ (80094c0 <xPortStartScheduler+0xd8>)
 8009418:	2207      	movs	r2, #7
 800941a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800941c:	e009      	b.n	8009432 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800941e:	4b28      	ldr	r3, [pc, #160]	@ (80094c0 <xPortStartScheduler+0xd8>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	3b01      	subs	r3, #1
 8009424:	4a26      	ldr	r2, [pc, #152]	@ (80094c0 <xPortStartScheduler+0xd8>)
 8009426:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009428:	78fb      	ldrb	r3, [r7, #3]
 800942a:	b2db      	uxtb	r3, r3
 800942c:	005b      	lsls	r3, r3, #1
 800942e:	b2db      	uxtb	r3, r3
 8009430:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009432:	78fb      	ldrb	r3, [r7, #3]
 8009434:	b2db      	uxtb	r3, r3
 8009436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800943a:	2b80      	cmp	r3, #128	@ 0x80
 800943c:	d0ef      	beq.n	800941e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800943e:	4b20      	ldr	r3, [pc, #128]	@ (80094c0 <xPortStartScheduler+0xd8>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f1c3 0307 	rsb	r3, r3, #7
 8009446:	2b04      	cmp	r3, #4
 8009448:	d00b      	beq.n	8009462 <xPortStartScheduler+0x7a>
	__asm volatile
 800944a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800944e:	f383 8811 	msr	BASEPRI, r3
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	f3bf 8f4f 	dsb	sy
 800945a:	60bb      	str	r3, [r7, #8]
}
 800945c:	bf00      	nop
 800945e:	bf00      	nop
 8009460:	e7fd      	b.n	800945e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009462:	4b17      	ldr	r3, [pc, #92]	@ (80094c0 <xPortStartScheduler+0xd8>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	021b      	lsls	r3, r3, #8
 8009468:	4a15      	ldr	r2, [pc, #84]	@ (80094c0 <xPortStartScheduler+0xd8>)
 800946a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800946c:	4b14      	ldr	r3, [pc, #80]	@ (80094c0 <xPortStartScheduler+0xd8>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009474:	4a12      	ldr	r2, [pc, #72]	@ (80094c0 <xPortStartScheduler+0xd8>)
 8009476:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	b2da      	uxtb	r2, r3
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009480:	4b10      	ldr	r3, [pc, #64]	@ (80094c4 <xPortStartScheduler+0xdc>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a0f      	ldr	r2, [pc, #60]	@ (80094c4 <xPortStartScheduler+0xdc>)
 8009486:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800948a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800948c:	4b0d      	ldr	r3, [pc, #52]	@ (80094c4 <xPortStartScheduler+0xdc>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a0c      	ldr	r2, [pc, #48]	@ (80094c4 <xPortStartScheduler+0xdc>)
 8009492:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009496:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009498:	f000 f8b8 	bl	800960c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800949c:	4b0a      	ldr	r3, [pc, #40]	@ (80094c8 <xPortStartScheduler+0xe0>)
 800949e:	2200      	movs	r2, #0
 80094a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80094a2:	f7ff ff91 	bl	80093c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80094a6:	f7fe fe7f 	bl	80081a8 <vTaskSwitchContext>
	prvTaskExitError();
 80094aa:	f7ff ff47 	bl	800933c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80094ae:	2300      	movs	r3, #0
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}
 80094b8:	e000e400 	.word	0xe000e400
 80094bc:	200011ac 	.word	0x200011ac
 80094c0:	200011b0 	.word	0x200011b0
 80094c4:	e000ed20 	.word	0xe000ed20
 80094c8:	20000010 	.word	0x20000010

080094cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
	__asm volatile
 80094d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d6:	f383 8811 	msr	BASEPRI, r3
 80094da:	f3bf 8f6f 	isb	sy
 80094de:	f3bf 8f4f 	dsb	sy
 80094e2:	607b      	str	r3, [r7, #4]
}
 80094e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80094e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009524 <vPortEnterCritical+0x58>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	3301      	adds	r3, #1
 80094ec:	4a0d      	ldr	r2, [pc, #52]	@ (8009524 <vPortEnterCritical+0x58>)
 80094ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80094f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009524 <vPortEnterCritical+0x58>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d110      	bne.n	800951a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80094f8:	4b0b      	ldr	r3, [pc, #44]	@ (8009528 <vPortEnterCritical+0x5c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	b2db      	uxtb	r3, r3
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00b      	beq.n	800951a <vPortEnterCritical+0x4e>
	__asm volatile
 8009502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009506:	f383 8811 	msr	BASEPRI, r3
 800950a:	f3bf 8f6f 	isb	sy
 800950e:	f3bf 8f4f 	dsb	sy
 8009512:	603b      	str	r3, [r7, #0]
}
 8009514:	bf00      	nop
 8009516:	bf00      	nop
 8009518:	e7fd      	b.n	8009516 <vPortEnterCritical+0x4a>
	}
}
 800951a:	bf00      	nop
 800951c:	370c      	adds	r7, #12
 800951e:	46bd      	mov	sp, r7
 8009520:	bc80      	pop	{r7}
 8009522:	4770      	bx	lr
 8009524:	20000010 	.word	0x20000010
 8009528:	e000ed04 	.word	0xe000ed04

0800952c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009532:	4b12      	ldr	r3, [pc, #72]	@ (800957c <vPortExitCritical+0x50>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d10b      	bne.n	8009552 <vPortExitCritical+0x26>
	__asm volatile
 800953a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800953e:	f383 8811 	msr	BASEPRI, r3
 8009542:	f3bf 8f6f 	isb	sy
 8009546:	f3bf 8f4f 	dsb	sy
 800954a:	607b      	str	r3, [r7, #4]
}
 800954c:	bf00      	nop
 800954e:	bf00      	nop
 8009550:	e7fd      	b.n	800954e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009552:	4b0a      	ldr	r3, [pc, #40]	@ (800957c <vPortExitCritical+0x50>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	3b01      	subs	r3, #1
 8009558:	4a08      	ldr	r2, [pc, #32]	@ (800957c <vPortExitCritical+0x50>)
 800955a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800955c:	4b07      	ldr	r3, [pc, #28]	@ (800957c <vPortExitCritical+0x50>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d105      	bne.n	8009570 <vPortExitCritical+0x44>
 8009564:	2300      	movs	r3, #0
 8009566:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	f383 8811 	msr	BASEPRI, r3
}
 800956e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009570:	bf00      	nop
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	bc80      	pop	{r7}
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	20000010 	.word	0x20000010

08009580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009580:	f3ef 8009 	mrs	r0, PSP
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	4b0d      	ldr	r3, [pc, #52]	@ (80095c0 <pxCurrentTCBConst>)
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009590:	6010      	str	r0, [r2, #0]
 8009592:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009596:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800959a:	f380 8811 	msr	BASEPRI, r0
 800959e:	f7fe fe03 	bl	80081a8 <vTaskSwitchContext>
 80095a2:	f04f 0000 	mov.w	r0, #0
 80095a6:	f380 8811 	msr	BASEPRI, r0
 80095aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80095ae:	6819      	ldr	r1, [r3, #0]
 80095b0:	6808      	ldr	r0, [r1, #0]
 80095b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80095b6:	f380 8809 	msr	PSP, r0
 80095ba:	f3bf 8f6f 	isb	sy
 80095be:	4770      	bx	lr

080095c0 <pxCurrentTCBConst>:
 80095c0:	20000b80 	.word	0x20000b80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80095c4:	bf00      	nop
 80095c6:	bf00      	nop

080095c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
	__asm volatile
 80095ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d2:	f383 8811 	msr	BASEPRI, r3
 80095d6:	f3bf 8f6f 	isb	sy
 80095da:	f3bf 8f4f 	dsb	sy
 80095de:	607b      	str	r3, [r7, #4]
}
 80095e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80095e2:	f7fe fd27 	bl	8008034 <xTaskIncrementTick>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d003      	beq.n	80095f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80095ec:	4b06      	ldr	r3, [pc, #24]	@ (8009608 <xPortSysTickHandler+0x40>)
 80095ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	2300      	movs	r3, #0
 80095f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	f383 8811 	msr	BASEPRI, r3
}
 80095fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009600:	bf00      	nop
 8009602:	3708      	adds	r7, #8
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}
 8009608:	e000ed04 	.word	0xe000ed04

0800960c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800960c:	b480      	push	{r7}
 800960e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009610:	4b0a      	ldr	r3, [pc, #40]	@ (800963c <vPortSetupTimerInterrupt+0x30>)
 8009612:	2200      	movs	r2, #0
 8009614:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009616:	4b0a      	ldr	r3, [pc, #40]	@ (8009640 <vPortSetupTimerInterrupt+0x34>)
 8009618:	2200      	movs	r2, #0
 800961a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800961c:	4b09      	ldr	r3, [pc, #36]	@ (8009644 <vPortSetupTimerInterrupt+0x38>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a09      	ldr	r2, [pc, #36]	@ (8009648 <vPortSetupTimerInterrupt+0x3c>)
 8009622:	fba2 2303 	umull	r2, r3, r2, r3
 8009626:	099b      	lsrs	r3, r3, #6
 8009628:	4a08      	ldr	r2, [pc, #32]	@ (800964c <vPortSetupTimerInterrupt+0x40>)
 800962a:	3b01      	subs	r3, #1
 800962c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800962e:	4b03      	ldr	r3, [pc, #12]	@ (800963c <vPortSetupTimerInterrupt+0x30>)
 8009630:	2207      	movs	r2, #7
 8009632:	601a      	str	r2, [r3, #0]
}
 8009634:	bf00      	nop
 8009636:	46bd      	mov	sp, r7
 8009638:	bc80      	pop	{r7}
 800963a:	4770      	bx	lr
 800963c:	e000e010 	.word	0xe000e010
 8009640:	e000e018 	.word	0xe000e018
 8009644:	20000004 	.word	0x20000004
 8009648:	10624dd3 	.word	0x10624dd3
 800964c:	e000e014 	.word	0xe000e014

08009650 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009650:	b480      	push	{r7}
 8009652:	b085      	sub	sp, #20
 8009654:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009656:	f3ef 8305 	mrs	r3, IPSR
 800965a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2b0f      	cmp	r3, #15
 8009660:	d915      	bls.n	800968e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009662:	4a17      	ldr	r2, [pc, #92]	@ (80096c0 <vPortValidateInterruptPriority+0x70>)
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4413      	add	r3, r2
 8009668:	781b      	ldrb	r3, [r3, #0]
 800966a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800966c:	4b15      	ldr	r3, [pc, #84]	@ (80096c4 <vPortValidateInterruptPriority+0x74>)
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	7afa      	ldrb	r2, [r7, #11]
 8009672:	429a      	cmp	r2, r3
 8009674:	d20b      	bcs.n	800968e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967a:	f383 8811 	msr	BASEPRI, r3
 800967e:	f3bf 8f6f 	isb	sy
 8009682:	f3bf 8f4f 	dsb	sy
 8009686:	607b      	str	r3, [r7, #4]
}
 8009688:	bf00      	nop
 800968a:	bf00      	nop
 800968c:	e7fd      	b.n	800968a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800968e:	4b0e      	ldr	r3, [pc, #56]	@ (80096c8 <vPortValidateInterruptPriority+0x78>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009696:	4b0d      	ldr	r3, [pc, #52]	@ (80096cc <vPortValidateInterruptPriority+0x7c>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	429a      	cmp	r2, r3
 800969c:	d90b      	bls.n	80096b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	603b      	str	r3, [r7, #0]
}
 80096b0:	bf00      	nop
 80096b2:	bf00      	nop
 80096b4:	e7fd      	b.n	80096b2 <vPortValidateInterruptPriority+0x62>
	}
 80096b6:	bf00      	nop
 80096b8:	3714      	adds	r7, #20
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bc80      	pop	{r7}
 80096be:	4770      	bx	lr
 80096c0:	e000e3f0 	.word	0xe000e3f0
 80096c4:	200011ac 	.word	0x200011ac
 80096c8:	e000ed0c 	.word	0xe000ed0c
 80096cc:	200011b0 	.word	0x200011b0

080096d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b08a      	sub	sp, #40	@ 0x28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80096d8:	2300      	movs	r3, #0
 80096da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80096dc:	f7fe fbde 	bl	8007e9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80096e0:	4b5c      	ldr	r3, [pc, #368]	@ (8009854 <pvPortMalloc+0x184>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d101      	bne.n	80096ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80096e8:	f000 f924 	bl	8009934 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80096ec:	4b5a      	ldr	r3, [pc, #360]	@ (8009858 <pvPortMalloc+0x188>)
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	4013      	ands	r3, r2
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f040 8095 	bne.w	8009824 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d01e      	beq.n	800973e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009700:	2208      	movs	r2, #8
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	4413      	add	r3, r2
 8009706:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f003 0307 	and.w	r3, r3, #7
 800970e:	2b00      	cmp	r3, #0
 8009710:	d015      	beq.n	800973e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f023 0307 	bic.w	r3, r3, #7
 8009718:	3308      	adds	r3, #8
 800971a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f003 0307 	and.w	r3, r3, #7
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00b      	beq.n	800973e <pvPortMalloc+0x6e>
	__asm volatile
 8009726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	617b      	str	r3, [r7, #20]
}
 8009738:	bf00      	nop
 800973a:	bf00      	nop
 800973c:	e7fd      	b.n	800973a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d06f      	beq.n	8009824 <pvPortMalloc+0x154>
 8009744:	4b45      	ldr	r3, [pc, #276]	@ (800985c <pvPortMalloc+0x18c>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	429a      	cmp	r2, r3
 800974c:	d86a      	bhi.n	8009824 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800974e:	4b44      	ldr	r3, [pc, #272]	@ (8009860 <pvPortMalloc+0x190>)
 8009750:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009752:	4b43      	ldr	r3, [pc, #268]	@ (8009860 <pvPortMalloc+0x190>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009758:	e004      	b.n	8009764 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800975a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800975e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	687a      	ldr	r2, [r7, #4]
 800976a:	429a      	cmp	r2, r3
 800976c:	d903      	bls.n	8009776 <pvPortMalloc+0xa6>
 800976e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1f1      	bne.n	800975a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009776:	4b37      	ldr	r3, [pc, #220]	@ (8009854 <pvPortMalloc+0x184>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800977c:	429a      	cmp	r2, r3
 800977e:	d051      	beq.n	8009824 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009780:	6a3b      	ldr	r3, [r7, #32]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2208      	movs	r2, #8
 8009786:	4413      	add	r3, r2
 8009788:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800978a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800978c:	681a      	ldr	r2, [r3, #0]
 800978e:	6a3b      	ldr	r3, [r7, #32]
 8009790:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009794:	685a      	ldr	r2, [r3, #4]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	1ad2      	subs	r2, r2, r3
 800979a:	2308      	movs	r3, #8
 800979c:	005b      	lsls	r3, r3, #1
 800979e:	429a      	cmp	r2, r3
 80097a0:	d920      	bls.n	80097e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80097a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	4413      	add	r3, r2
 80097a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	f003 0307 	and.w	r3, r3, #7
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d00b      	beq.n	80097cc <pvPortMalloc+0xfc>
	__asm volatile
 80097b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b8:	f383 8811 	msr	BASEPRI, r3
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f3bf 8f4f 	dsb	sy
 80097c4:	613b      	str	r3, [r7, #16]
}
 80097c6:	bf00      	nop
 80097c8:	bf00      	nop
 80097ca:	e7fd      	b.n	80097c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80097cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	1ad2      	subs	r2, r2, r3
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80097d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80097de:	69b8      	ldr	r0, [r7, #24]
 80097e0:	f000 f90a 	bl	80099f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80097e4:	4b1d      	ldr	r3, [pc, #116]	@ (800985c <pvPortMalloc+0x18c>)
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	1ad3      	subs	r3, r2, r3
 80097ee:	4a1b      	ldr	r2, [pc, #108]	@ (800985c <pvPortMalloc+0x18c>)
 80097f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80097f2:	4b1a      	ldr	r3, [pc, #104]	@ (800985c <pvPortMalloc+0x18c>)
 80097f4:	681a      	ldr	r2, [r3, #0]
 80097f6:	4b1b      	ldr	r3, [pc, #108]	@ (8009864 <pvPortMalloc+0x194>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d203      	bcs.n	8009806 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80097fe:	4b17      	ldr	r3, [pc, #92]	@ (800985c <pvPortMalloc+0x18c>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a18      	ldr	r2, [pc, #96]	@ (8009864 <pvPortMalloc+0x194>)
 8009804:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	685a      	ldr	r2, [r3, #4]
 800980a:	4b13      	ldr	r3, [pc, #76]	@ (8009858 <pvPortMalloc+0x188>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	431a      	orrs	r2, r3
 8009810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009812:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009816:	2200      	movs	r2, #0
 8009818:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800981a:	4b13      	ldr	r3, [pc, #76]	@ (8009868 <pvPortMalloc+0x198>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3301      	adds	r3, #1
 8009820:	4a11      	ldr	r2, [pc, #68]	@ (8009868 <pvPortMalloc+0x198>)
 8009822:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009824:	f7fe fb48 	bl	8007eb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	f003 0307 	and.w	r3, r3, #7
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00b      	beq.n	800984a <pvPortMalloc+0x17a>
	__asm volatile
 8009832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009836:	f383 8811 	msr	BASEPRI, r3
 800983a:	f3bf 8f6f 	isb	sy
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	60fb      	str	r3, [r7, #12]
}
 8009844:	bf00      	nop
 8009846:	bf00      	nop
 8009848:	e7fd      	b.n	8009846 <pvPortMalloc+0x176>
	return pvReturn;
 800984a:	69fb      	ldr	r3, [r7, #28]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3728      	adds	r7, #40	@ 0x28
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}
 8009854:	20001dbc 	.word	0x20001dbc
 8009858:	20001dd0 	.word	0x20001dd0
 800985c:	20001dc0 	.word	0x20001dc0
 8009860:	20001db4 	.word	0x20001db4
 8009864:	20001dc4 	.word	0x20001dc4
 8009868:	20001dc8 	.word	0x20001dc8

0800986c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d04f      	beq.n	800991e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800987e:	2308      	movs	r3, #8
 8009880:	425b      	negs	r3, r3
 8009882:	697a      	ldr	r2, [r7, #20]
 8009884:	4413      	add	r3, r2
 8009886:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	685a      	ldr	r2, [r3, #4]
 8009890:	4b25      	ldr	r3, [pc, #148]	@ (8009928 <vPortFree+0xbc>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4013      	ands	r3, r2
 8009896:	2b00      	cmp	r3, #0
 8009898:	d10b      	bne.n	80098b2 <vPortFree+0x46>
	__asm volatile
 800989a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989e:	f383 8811 	msr	BASEPRI, r3
 80098a2:	f3bf 8f6f 	isb	sy
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	60fb      	str	r3, [r7, #12]
}
 80098ac:	bf00      	nop
 80098ae:	bf00      	nop
 80098b0:	e7fd      	b.n	80098ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00b      	beq.n	80098d2 <vPortFree+0x66>
	__asm volatile
 80098ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098be:	f383 8811 	msr	BASEPRI, r3
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	f3bf 8f4f 	dsb	sy
 80098ca:	60bb      	str	r3, [r7, #8]
}
 80098cc:	bf00      	nop
 80098ce:	bf00      	nop
 80098d0:	e7fd      	b.n	80098ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	685a      	ldr	r2, [r3, #4]
 80098d6:	4b14      	ldr	r3, [pc, #80]	@ (8009928 <vPortFree+0xbc>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4013      	ands	r3, r2
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d01e      	beq.n	800991e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d11a      	bne.n	800991e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	685a      	ldr	r2, [r3, #4]
 80098ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009928 <vPortFree+0xbc>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	43db      	mvns	r3, r3
 80098f2:	401a      	ands	r2, r3
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80098f8:	f7fe fad0 	bl	8007e9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	685a      	ldr	r2, [r3, #4]
 8009900:	4b0a      	ldr	r3, [pc, #40]	@ (800992c <vPortFree+0xc0>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4413      	add	r3, r2
 8009906:	4a09      	ldr	r2, [pc, #36]	@ (800992c <vPortFree+0xc0>)
 8009908:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800990a:	6938      	ldr	r0, [r7, #16]
 800990c:	f000 f874 	bl	80099f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009910:	4b07      	ldr	r3, [pc, #28]	@ (8009930 <vPortFree+0xc4>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	3301      	adds	r3, #1
 8009916:	4a06      	ldr	r2, [pc, #24]	@ (8009930 <vPortFree+0xc4>)
 8009918:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800991a:	f7fe facd 	bl	8007eb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800991e:	bf00      	nop
 8009920:	3718      	adds	r7, #24
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	20001dd0 	.word	0x20001dd0
 800992c:	20001dc0 	.word	0x20001dc0
 8009930:	20001dcc 	.word	0x20001dcc

08009934 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800993a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800993e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009940:	4b27      	ldr	r3, [pc, #156]	@ (80099e0 <prvHeapInit+0xac>)
 8009942:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f003 0307 	and.w	r3, r3, #7
 800994a:	2b00      	cmp	r3, #0
 800994c:	d00c      	beq.n	8009968 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	3307      	adds	r3, #7
 8009952:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f023 0307 	bic.w	r3, r3, #7
 800995a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800995c:	68ba      	ldr	r2, [r7, #8]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	1ad3      	subs	r3, r2, r3
 8009962:	4a1f      	ldr	r2, [pc, #124]	@ (80099e0 <prvHeapInit+0xac>)
 8009964:	4413      	add	r3, r2
 8009966:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800996c:	4a1d      	ldr	r2, [pc, #116]	@ (80099e4 <prvHeapInit+0xb0>)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009972:	4b1c      	ldr	r3, [pc, #112]	@ (80099e4 <prvHeapInit+0xb0>)
 8009974:	2200      	movs	r2, #0
 8009976:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	4413      	add	r3, r2
 800997e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009980:	2208      	movs	r2, #8
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	1a9b      	subs	r3, r3, r2
 8009986:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f023 0307 	bic.w	r3, r3, #7
 800998e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	4a15      	ldr	r2, [pc, #84]	@ (80099e8 <prvHeapInit+0xb4>)
 8009994:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009996:	4b14      	ldr	r3, [pc, #80]	@ (80099e8 <prvHeapInit+0xb4>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2200      	movs	r2, #0
 800999c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800999e:	4b12      	ldr	r3, [pc, #72]	@ (80099e8 <prvHeapInit+0xb4>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2200      	movs	r2, #0
 80099a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	1ad2      	subs	r2, r2, r3
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80099b4:	4b0c      	ldr	r3, [pc, #48]	@ (80099e8 <prvHeapInit+0xb4>)
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	4a0a      	ldr	r2, [pc, #40]	@ (80099ec <prvHeapInit+0xb8>)
 80099c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	4a09      	ldr	r2, [pc, #36]	@ (80099f0 <prvHeapInit+0xbc>)
 80099ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80099cc:	4b09      	ldr	r3, [pc, #36]	@ (80099f4 <prvHeapInit+0xc0>)
 80099ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80099d2:	601a      	str	r2, [r3, #0]
}
 80099d4:	bf00      	nop
 80099d6:	3714      	adds	r7, #20
 80099d8:	46bd      	mov	sp, r7
 80099da:	bc80      	pop	{r7}
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	200011b4 	.word	0x200011b4
 80099e4:	20001db4 	.word	0x20001db4
 80099e8:	20001dbc 	.word	0x20001dbc
 80099ec:	20001dc4 	.word	0x20001dc4
 80099f0:	20001dc0 	.word	0x20001dc0
 80099f4:	20001dd0 	.word	0x20001dd0

080099f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80099f8:	b480      	push	{r7}
 80099fa:	b085      	sub	sp, #20
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a00:	4b27      	ldr	r3, [pc, #156]	@ (8009aa0 <prvInsertBlockIntoFreeList+0xa8>)
 8009a02:	60fb      	str	r3, [r7, #12]
 8009a04:	e002      	b.n	8009a0c <prvInsertBlockIntoFreeList+0x14>
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	60fb      	str	r3, [r7, #12]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d8f7      	bhi.n	8009a06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	68ba      	ldr	r2, [r7, #8]
 8009a20:	4413      	add	r3, r2
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d108      	bne.n	8009a3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	685a      	ldr	r2, [r3, #4]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	441a      	add	r2, r3
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	68ba      	ldr	r2, [r7, #8]
 8009a44:	441a      	add	r2, r3
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d118      	bne.n	8009a80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	4b14      	ldr	r3, [pc, #80]	@ (8009aa4 <prvInsertBlockIntoFreeList+0xac>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d00d      	beq.n	8009a76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	685a      	ldr	r2, [r3, #4]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	685b      	ldr	r3, [r3, #4]
 8009a64:	441a      	add	r2, r3
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	601a      	str	r2, [r3, #0]
 8009a74:	e008      	b.n	8009a88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009a76:	4b0b      	ldr	r3, [pc, #44]	@ (8009aa4 <prvInsertBlockIntoFreeList+0xac>)
 8009a78:	681a      	ldr	r2, [r3, #0]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	601a      	str	r2, [r3, #0]
 8009a7e:	e003      	b.n	8009a88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d002      	beq.n	8009a96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a96:	bf00      	nop
 8009a98:	3714      	adds	r7, #20
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bc80      	pop	{r7}
 8009a9e:	4770      	bx	lr
 8009aa0:	20001db4 	.word	0x20001db4
 8009aa4:	20001dbc 	.word	0x20001dbc

08009aa8 <__cvt>:
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aae:	461d      	mov	r5, r3
 8009ab0:	bfbb      	ittet	lt
 8009ab2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009ab6:	461d      	movlt	r5, r3
 8009ab8:	2300      	movge	r3, #0
 8009aba:	232d      	movlt	r3, #45	@ 0x2d
 8009abc:	b088      	sub	sp, #32
 8009abe:	4614      	mov	r4, r2
 8009ac0:	bfb8      	it	lt
 8009ac2:	4614      	movlt	r4, r2
 8009ac4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009ac6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009ac8:	7013      	strb	r3, [r2, #0]
 8009aca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009acc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009ad0:	f023 0820 	bic.w	r8, r3, #32
 8009ad4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ad8:	d005      	beq.n	8009ae6 <__cvt+0x3e>
 8009ada:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009ade:	d100      	bne.n	8009ae2 <__cvt+0x3a>
 8009ae0:	3601      	adds	r6, #1
 8009ae2:	2302      	movs	r3, #2
 8009ae4:	e000      	b.n	8009ae8 <__cvt+0x40>
 8009ae6:	2303      	movs	r3, #3
 8009ae8:	aa07      	add	r2, sp, #28
 8009aea:	9204      	str	r2, [sp, #16]
 8009aec:	aa06      	add	r2, sp, #24
 8009aee:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009af2:	e9cd 3600 	strd	r3, r6, [sp]
 8009af6:	4622      	mov	r2, r4
 8009af8:	462b      	mov	r3, r5
 8009afa:	f000 fe59 	bl	800a7b0 <_dtoa_r>
 8009afe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009b02:	4607      	mov	r7, r0
 8009b04:	d119      	bne.n	8009b3a <__cvt+0x92>
 8009b06:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b08:	07db      	lsls	r3, r3, #31
 8009b0a:	d50e      	bpl.n	8009b2a <__cvt+0x82>
 8009b0c:	eb00 0906 	add.w	r9, r0, r6
 8009b10:	2200      	movs	r2, #0
 8009b12:	2300      	movs	r3, #0
 8009b14:	4620      	mov	r0, r4
 8009b16:	4629      	mov	r1, r5
 8009b18:	f7f6 ff46 	bl	80009a8 <__aeabi_dcmpeq>
 8009b1c:	b108      	cbz	r0, 8009b22 <__cvt+0x7a>
 8009b1e:	f8cd 901c 	str.w	r9, [sp, #28]
 8009b22:	2230      	movs	r2, #48	@ 0x30
 8009b24:	9b07      	ldr	r3, [sp, #28]
 8009b26:	454b      	cmp	r3, r9
 8009b28:	d31e      	bcc.n	8009b68 <__cvt+0xc0>
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	9b07      	ldr	r3, [sp, #28]
 8009b2e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009b30:	1bdb      	subs	r3, r3, r7
 8009b32:	6013      	str	r3, [r2, #0]
 8009b34:	b008      	add	sp, #32
 8009b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b3a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b3e:	eb00 0906 	add.w	r9, r0, r6
 8009b42:	d1e5      	bne.n	8009b10 <__cvt+0x68>
 8009b44:	7803      	ldrb	r3, [r0, #0]
 8009b46:	2b30      	cmp	r3, #48	@ 0x30
 8009b48:	d10a      	bne.n	8009b60 <__cvt+0xb8>
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	4620      	mov	r0, r4
 8009b50:	4629      	mov	r1, r5
 8009b52:	f7f6 ff29 	bl	80009a8 <__aeabi_dcmpeq>
 8009b56:	b918      	cbnz	r0, 8009b60 <__cvt+0xb8>
 8009b58:	f1c6 0601 	rsb	r6, r6, #1
 8009b5c:	f8ca 6000 	str.w	r6, [sl]
 8009b60:	f8da 3000 	ldr.w	r3, [sl]
 8009b64:	4499      	add	r9, r3
 8009b66:	e7d3      	b.n	8009b10 <__cvt+0x68>
 8009b68:	1c59      	adds	r1, r3, #1
 8009b6a:	9107      	str	r1, [sp, #28]
 8009b6c:	701a      	strb	r2, [r3, #0]
 8009b6e:	e7d9      	b.n	8009b24 <__cvt+0x7c>

08009b70 <__exponent>:
 8009b70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b72:	2900      	cmp	r1, #0
 8009b74:	bfb6      	itet	lt
 8009b76:	232d      	movlt	r3, #45	@ 0x2d
 8009b78:	232b      	movge	r3, #43	@ 0x2b
 8009b7a:	4249      	neglt	r1, r1
 8009b7c:	2909      	cmp	r1, #9
 8009b7e:	7002      	strb	r2, [r0, #0]
 8009b80:	7043      	strb	r3, [r0, #1]
 8009b82:	dd29      	ble.n	8009bd8 <__exponent+0x68>
 8009b84:	f10d 0307 	add.w	r3, sp, #7
 8009b88:	461d      	mov	r5, r3
 8009b8a:	270a      	movs	r7, #10
 8009b8c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009b90:	461a      	mov	r2, r3
 8009b92:	fb07 1416 	mls	r4, r7, r6, r1
 8009b96:	3430      	adds	r4, #48	@ 0x30
 8009b98:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009b9c:	460c      	mov	r4, r1
 8009b9e:	2c63      	cmp	r4, #99	@ 0x63
 8009ba0:	4631      	mov	r1, r6
 8009ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ba6:	dcf1      	bgt.n	8009b8c <__exponent+0x1c>
 8009ba8:	3130      	adds	r1, #48	@ 0x30
 8009baa:	1e94      	subs	r4, r2, #2
 8009bac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009bb0:	4623      	mov	r3, r4
 8009bb2:	1c41      	adds	r1, r0, #1
 8009bb4:	42ab      	cmp	r3, r5
 8009bb6:	d30a      	bcc.n	8009bce <__exponent+0x5e>
 8009bb8:	f10d 0309 	add.w	r3, sp, #9
 8009bbc:	1a9b      	subs	r3, r3, r2
 8009bbe:	42ac      	cmp	r4, r5
 8009bc0:	bf88      	it	hi
 8009bc2:	2300      	movhi	r3, #0
 8009bc4:	3302      	adds	r3, #2
 8009bc6:	4403      	add	r3, r0
 8009bc8:	1a18      	subs	r0, r3, r0
 8009bca:	b003      	add	sp, #12
 8009bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bce:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009bd2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009bd6:	e7ed      	b.n	8009bb4 <__exponent+0x44>
 8009bd8:	2330      	movs	r3, #48	@ 0x30
 8009bda:	3130      	adds	r1, #48	@ 0x30
 8009bdc:	7083      	strb	r3, [r0, #2]
 8009bde:	70c1      	strb	r1, [r0, #3]
 8009be0:	1d03      	adds	r3, r0, #4
 8009be2:	e7f1      	b.n	8009bc8 <__exponent+0x58>

08009be4 <_printf_float>:
 8009be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be8:	b091      	sub	sp, #68	@ 0x44
 8009bea:	460c      	mov	r4, r1
 8009bec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009bf0:	4616      	mov	r6, r2
 8009bf2:	461f      	mov	r7, r3
 8009bf4:	4605      	mov	r5, r0
 8009bf6:	f000 fcbf 	bl	800a578 <_localeconv_r>
 8009bfa:	6803      	ldr	r3, [r0, #0]
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	9308      	str	r3, [sp, #32]
 8009c00:	f7f6 faa6 	bl	8000150 <strlen>
 8009c04:	2300      	movs	r3, #0
 8009c06:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c08:	f8d8 3000 	ldr.w	r3, [r8]
 8009c0c:	9009      	str	r0, [sp, #36]	@ 0x24
 8009c0e:	3307      	adds	r3, #7
 8009c10:	f023 0307 	bic.w	r3, r3, #7
 8009c14:	f103 0208 	add.w	r2, r3, #8
 8009c18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009c1c:	f8d4 b000 	ldr.w	fp, [r4]
 8009c20:	f8c8 2000 	str.w	r2, [r8]
 8009c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009c2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c2e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009c32:	f04f 32ff 	mov.w	r2, #4294967295
 8009c36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009c3e:	4b9c      	ldr	r3, [pc, #624]	@ (8009eb0 <_printf_float+0x2cc>)
 8009c40:	f7f6 fee4 	bl	8000a0c <__aeabi_dcmpun>
 8009c44:	bb70      	cbnz	r0, 8009ca4 <_printf_float+0xc0>
 8009c46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c4e:	4b98      	ldr	r3, [pc, #608]	@ (8009eb0 <_printf_float+0x2cc>)
 8009c50:	f7f6 febe 	bl	80009d0 <__aeabi_dcmple>
 8009c54:	bb30      	cbnz	r0, 8009ca4 <_printf_float+0xc0>
 8009c56:	2200      	movs	r2, #0
 8009c58:	2300      	movs	r3, #0
 8009c5a:	4640      	mov	r0, r8
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	f7f6 fead 	bl	80009bc <__aeabi_dcmplt>
 8009c62:	b110      	cbz	r0, 8009c6a <_printf_float+0x86>
 8009c64:	232d      	movs	r3, #45	@ 0x2d
 8009c66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c6a:	4a92      	ldr	r2, [pc, #584]	@ (8009eb4 <_printf_float+0x2d0>)
 8009c6c:	4b92      	ldr	r3, [pc, #584]	@ (8009eb8 <_printf_float+0x2d4>)
 8009c6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009c72:	bf8c      	ite	hi
 8009c74:	4690      	movhi	r8, r2
 8009c76:	4698      	movls	r8, r3
 8009c78:	2303      	movs	r3, #3
 8009c7a:	f04f 0900 	mov.w	r9, #0
 8009c7e:	6123      	str	r3, [r4, #16]
 8009c80:	f02b 0304 	bic.w	r3, fp, #4
 8009c84:	6023      	str	r3, [r4, #0]
 8009c86:	4633      	mov	r3, r6
 8009c88:	4621      	mov	r1, r4
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	9700      	str	r7, [sp, #0]
 8009c8e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009c90:	f000 f9d4 	bl	800a03c <_printf_common>
 8009c94:	3001      	adds	r0, #1
 8009c96:	f040 8090 	bne.w	8009dba <_printf_float+0x1d6>
 8009c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c9e:	b011      	add	sp, #68	@ 0x44
 8009ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca4:	4642      	mov	r2, r8
 8009ca6:	464b      	mov	r3, r9
 8009ca8:	4640      	mov	r0, r8
 8009caa:	4649      	mov	r1, r9
 8009cac:	f7f6 feae 	bl	8000a0c <__aeabi_dcmpun>
 8009cb0:	b148      	cbz	r0, 8009cc6 <_printf_float+0xe2>
 8009cb2:	464b      	mov	r3, r9
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	bfb8      	it	lt
 8009cb8:	232d      	movlt	r3, #45	@ 0x2d
 8009cba:	4a80      	ldr	r2, [pc, #512]	@ (8009ebc <_printf_float+0x2d8>)
 8009cbc:	bfb8      	it	lt
 8009cbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009cc2:	4b7f      	ldr	r3, [pc, #508]	@ (8009ec0 <_printf_float+0x2dc>)
 8009cc4:	e7d3      	b.n	8009c6e <_printf_float+0x8a>
 8009cc6:	6863      	ldr	r3, [r4, #4]
 8009cc8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009ccc:	1c5a      	adds	r2, r3, #1
 8009cce:	d13f      	bne.n	8009d50 <_printf_float+0x16c>
 8009cd0:	2306      	movs	r3, #6
 8009cd2:	6063      	str	r3, [r4, #4]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009cda:	6023      	str	r3, [r4, #0]
 8009cdc:	9206      	str	r2, [sp, #24]
 8009cde:	aa0e      	add	r2, sp, #56	@ 0x38
 8009ce0:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009ce4:	aa0d      	add	r2, sp, #52	@ 0x34
 8009ce6:	9203      	str	r2, [sp, #12]
 8009ce8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009cec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009cf0:	6863      	ldr	r3, [r4, #4]
 8009cf2:	4642      	mov	r2, r8
 8009cf4:	9300      	str	r3, [sp, #0]
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	464b      	mov	r3, r9
 8009cfa:	910a      	str	r1, [sp, #40]	@ 0x28
 8009cfc:	f7ff fed4 	bl	8009aa8 <__cvt>
 8009d00:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009d02:	4680      	mov	r8, r0
 8009d04:	2947      	cmp	r1, #71	@ 0x47
 8009d06:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009d08:	d128      	bne.n	8009d5c <_printf_float+0x178>
 8009d0a:	1cc8      	adds	r0, r1, #3
 8009d0c:	db02      	blt.n	8009d14 <_printf_float+0x130>
 8009d0e:	6863      	ldr	r3, [r4, #4]
 8009d10:	4299      	cmp	r1, r3
 8009d12:	dd40      	ble.n	8009d96 <_printf_float+0x1b2>
 8009d14:	f1aa 0a02 	sub.w	sl, sl, #2
 8009d18:	fa5f fa8a 	uxtb.w	sl, sl
 8009d1c:	4652      	mov	r2, sl
 8009d1e:	3901      	subs	r1, #1
 8009d20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009d24:	910d      	str	r1, [sp, #52]	@ 0x34
 8009d26:	f7ff ff23 	bl	8009b70 <__exponent>
 8009d2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d2c:	4681      	mov	r9, r0
 8009d2e:	1813      	adds	r3, r2, r0
 8009d30:	2a01      	cmp	r2, #1
 8009d32:	6123      	str	r3, [r4, #16]
 8009d34:	dc02      	bgt.n	8009d3c <_printf_float+0x158>
 8009d36:	6822      	ldr	r2, [r4, #0]
 8009d38:	07d2      	lsls	r2, r2, #31
 8009d3a:	d501      	bpl.n	8009d40 <_printf_float+0x15c>
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	6123      	str	r3, [r4, #16]
 8009d40:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d09e      	beq.n	8009c86 <_printf_float+0xa2>
 8009d48:	232d      	movs	r3, #45	@ 0x2d
 8009d4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d4e:	e79a      	b.n	8009c86 <_printf_float+0xa2>
 8009d50:	2947      	cmp	r1, #71	@ 0x47
 8009d52:	d1bf      	bne.n	8009cd4 <_printf_float+0xf0>
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1bd      	bne.n	8009cd4 <_printf_float+0xf0>
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e7ba      	b.n	8009cd2 <_printf_float+0xee>
 8009d5c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d60:	d9dc      	bls.n	8009d1c <_printf_float+0x138>
 8009d62:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009d66:	d118      	bne.n	8009d9a <_printf_float+0x1b6>
 8009d68:	2900      	cmp	r1, #0
 8009d6a:	6863      	ldr	r3, [r4, #4]
 8009d6c:	dd0b      	ble.n	8009d86 <_printf_float+0x1a2>
 8009d6e:	6121      	str	r1, [r4, #16]
 8009d70:	b913      	cbnz	r3, 8009d78 <_printf_float+0x194>
 8009d72:	6822      	ldr	r2, [r4, #0]
 8009d74:	07d0      	lsls	r0, r2, #31
 8009d76:	d502      	bpl.n	8009d7e <_printf_float+0x19a>
 8009d78:	3301      	adds	r3, #1
 8009d7a:	440b      	add	r3, r1
 8009d7c:	6123      	str	r3, [r4, #16]
 8009d7e:	f04f 0900 	mov.w	r9, #0
 8009d82:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009d84:	e7dc      	b.n	8009d40 <_printf_float+0x15c>
 8009d86:	b913      	cbnz	r3, 8009d8e <_printf_float+0x1aa>
 8009d88:	6822      	ldr	r2, [r4, #0]
 8009d8a:	07d2      	lsls	r2, r2, #31
 8009d8c:	d501      	bpl.n	8009d92 <_printf_float+0x1ae>
 8009d8e:	3302      	adds	r3, #2
 8009d90:	e7f4      	b.n	8009d7c <_printf_float+0x198>
 8009d92:	2301      	movs	r3, #1
 8009d94:	e7f2      	b.n	8009d7c <_printf_float+0x198>
 8009d96:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009d9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d9c:	4299      	cmp	r1, r3
 8009d9e:	db05      	blt.n	8009dac <_printf_float+0x1c8>
 8009da0:	6823      	ldr	r3, [r4, #0]
 8009da2:	6121      	str	r1, [r4, #16]
 8009da4:	07d8      	lsls	r0, r3, #31
 8009da6:	d5ea      	bpl.n	8009d7e <_printf_float+0x19a>
 8009da8:	1c4b      	adds	r3, r1, #1
 8009daa:	e7e7      	b.n	8009d7c <_printf_float+0x198>
 8009dac:	2900      	cmp	r1, #0
 8009dae:	bfcc      	ite	gt
 8009db0:	2201      	movgt	r2, #1
 8009db2:	f1c1 0202 	rsble	r2, r1, #2
 8009db6:	4413      	add	r3, r2
 8009db8:	e7e0      	b.n	8009d7c <_printf_float+0x198>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	055a      	lsls	r2, r3, #21
 8009dbe:	d407      	bmi.n	8009dd0 <_printf_float+0x1ec>
 8009dc0:	6923      	ldr	r3, [r4, #16]
 8009dc2:	4642      	mov	r2, r8
 8009dc4:	4631      	mov	r1, r6
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	47b8      	blx	r7
 8009dca:	3001      	adds	r0, #1
 8009dcc:	d12b      	bne.n	8009e26 <_printf_float+0x242>
 8009dce:	e764      	b.n	8009c9a <_printf_float+0xb6>
 8009dd0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009dd4:	f240 80dc 	bls.w	8009f90 <_printf_float+0x3ac>
 8009dd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ddc:	2200      	movs	r2, #0
 8009dde:	2300      	movs	r3, #0
 8009de0:	f7f6 fde2 	bl	80009a8 <__aeabi_dcmpeq>
 8009de4:	2800      	cmp	r0, #0
 8009de6:	d033      	beq.n	8009e50 <_printf_float+0x26c>
 8009de8:	2301      	movs	r3, #1
 8009dea:	4631      	mov	r1, r6
 8009dec:	4628      	mov	r0, r5
 8009dee:	4a35      	ldr	r2, [pc, #212]	@ (8009ec4 <_printf_float+0x2e0>)
 8009df0:	47b8      	blx	r7
 8009df2:	3001      	adds	r0, #1
 8009df4:	f43f af51 	beq.w	8009c9a <_printf_float+0xb6>
 8009df8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009dfc:	4543      	cmp	r3, r8
 8009dfe:	db02      	blt.n	8009e06 <_printf_float+0x222>
 8009e00:	6823      	ldr	r3, [r4, #0]
 8009e02:	07d8      	lsls	r0, r3, #31
 8009e04:	d50f      	bpl.n	8009e26 <_printf_float+0x242>
 8009e06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e0a:	4631      	mov	r1, r6
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	47b8      	blx	r7
 8009e10:	3001      	adds	r0, #1
 8009e12:	f43f af42 	beq.w	8009c9a <_printf_float+0xb6>
 8009e16:	f04f 0900 	mov.w	r9, #0
 8009e1a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e1e:	f104 0a1a 	add.w	sl, r4, #26
 8009e22:	45c8      	cmp	r8, r9
 8009e24:	dc09      	bgt.n	8009e3a <_printf_float+0x256>
 8009e26:	6823      	ldr	r3, [r4, #0]
 8009e28:	079b      	lsls	r3, r3, #30
 8009e2a:	f100 8102 	bmi.w	800a032 <_printf_float+0x44e>
 8009e2e:	68e0      	ldr	r0, [r4, #12]
 8009e30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e32:	4298      	cmp	r0, r3
 8009e34:	bfb8      	it	lt
 8009e36:	4618      	movlt	r0, r3
 8009e38:	e731      	b.n	8009c9e <_printf_float+0xba>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4652      	mov	r2, sl
 8009e3e:	4631      	mov	r1, r6
 8009e40:	4628      	mov	r0, r5
 8009e42:	47b8      	blx	r7
 8009e44:	3001      	adds	r0, #1
 8009e46:	f43f af28 	beq.w	8009c9a <_printf_float+0xb6>
 8009e4a:	f109 0901 	add.w	r9, r9, #1
 8009e4e:	e7e8      	b.n	8009e22 <_printf_float+0x23e>
 8009e50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	dc38      	bgt.n	8009ec8 <_printf_float+0x2e4>
 8009e56:	2301      	movs	r3, #1
 8009e58:	4631      	mov	r1, r6
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	4a19      	ldr	r2, [pc, #100]	@ (8009ec4 <_printf_float+0x2e0>)
 8009e5e:	47b8      	blx	r7
 8009e60:	3001      	adds	r0, #1
 8009e62:	f43f af1a 	beq.w	8009c9a <_printf_float+0xb6>
 8009e66:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009e6a:	ea59 0303 	orrs.w	r3, r9, r3
 8009e6e:	d102      	bne.n	8009e76 <_printf_float+0x292>
 8009e70:	6823      	ldr	r3, [r4, #0]
 8009e72:	07d9      	lsls	r1, r3, #31
 8009e74:	d5d7      	bpl.n	8009e26 <_printf_float+0x242>
 8009e76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e7a:	4631      	mov	r1, r6
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	47b8      	blx	r7
 8009e80:	3001      	adds	r0, #1
 8009e82:	f43f af0a 	beq.w	8009c9a <_printf_float+0xb6>
 8009e86:	f04f 0a00 	mov.w	sl, #0
 8009e8a:	f104 0b1a 	add.w	fp, r4, #26
 8009e8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e90:	425b      	negs	r3, r3
 8009e92:	4553      	cmp	r3, sl
 8009e94:	dc01      	bgt.n	8009e9a <_printf_float+0x2b6>
 8009e96:	464b      	mov	r3, r9
 8009e98:	e793      	b.n	8009dc2 <_printf_float+0x1de>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	465a      	mov	r2, fp
 8009e9e:	4631      	mov	r1, r6
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	47b8      	blx	r7
 8009ea4:	3001      	adds	r0, #1
 8009ea6:	f43f aef8 	beq.w	8009c9a <_printf_float+0xb6>
 8009eaa:	f10a 0a01 	add.w	sl, sl, #1
 8009eae:	e7ee      	b.n	8009e8e <_printf_float+0x2aa>
 8009eb0:	7fefffff 	.word	0x7fefffff
 8009eb4:	0800c4a2 	.word	0x0800c4a2
 8009eb8:	0800c49e 	.word	0x0800c49e
 8009ebc:	0800c4aa 	.word	0x0800c4aa
 8009ec0:	0800c4a6 	.word	0x0800c4a6
 8009ec4:	0800c4ae 	.word	0x0800c4ae
 8009ec8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009eca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009ece:	4553      	cmp	r3, sl
 8009ed0:	bfa8      	it	ge
 8009ed2:	4653      	movge	r3, sl
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	4699      	mov	r9, r3
 8009ed8:	dc36      	bgt.n	8009f48 <_printf_float+0x364>
 8009eda:	f04f 0b00 	mov.w	fp, #0
 8009ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ee2:	f104 021a 	add.w	r2, r4, #26
 8009ee6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ee8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009eea:	eba3 0309 	sub.w	r3, r3, r9
 8009eee:	455b      	cmp	r3, fp
 8009ef0:	dc31      	bgt.n	8009f56 <_printf_float+0x372>
 8009ef2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ef4:	459a      	cmp	sl, r3
 8009ef6:	dc3a      	bgt.n	8009f6e <_printf_float+0x38a>
 8009ef8:	6823      	ldr	r3, [r4, #0]
 8009efa:	07da      	lsls	r2, r3, #31
 8009efc:	d437      	bmi.n	8009f6e <_printf_float+0x38a>
 8009efe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f00:	ebaa 0903 	sub.w	r9, sl, r3
 8009f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f06:	ebaa 0303 	sub.w	r3, sl, r3
 8009f0a:	4599      	cmp	r9, r3
 8009f0c:	bfa8      	it	ge
 8009f0e:	4699      	movge	r9, r3
 8009f10:	f1b9 0f00 	cmp.w	r9, #0
 8009f14:	dc33      	bgt.n	8009f7e <_printf_float+0x39a>
 8009f16:	f04f 0800 	mov.w	r8, #0
 8009f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f1e:	f104 0b1a 	add.w	fp, r4, #26
 8009f22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f24:	ebaa 0303 	sub.w	r3, sl, r3
 8009f28:	eba3 0309 	sub.w	r3, r3, r9
 8009f2c:	4543      	cmp	r3, r8
 8009f2e:	f77f af7a 	ble.w	8009e26 <_printf_float+0x242>
 8009f32:	2301      	movs	r3, #1
 8009f34:	465a      	mov	r2, fp
 8009f36:	4631      	mov	r1, r6
 8009f38:	4628      	mov	r0, r5
 8009f3a:	47b8      	blx	r7
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	f43f aeac 	beq.w	8009c9a <_printf_float+0xb6>
 8009f42:	f108 0801 	add.w	r8, r8, #1
 8009f46:	e7ec      	b.n	8009f22 <_printf_float+0x33e>
 8009f48:	4642      	mov	r2, r8
 8009f4a:	4631      	mov	r1, r6
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	47b8      	blx	r7
 8009f50:	3001      	adds	r0, #1
 8009f52:	d1c2      	bne.n	8009eda <_printf_float+0x2f6>
 8009f54:	e6a1      	b.n	8009c9a <_printf_float+0xb6>
 8009f56:	2301      	movs	r3, #1
 8009f58:	4631      	mov	r1, r6
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	920a      	str	r2, [sp, #40]	@ 0x28
 8009f5e:	47b8      	blx	r7
 8009f60:	3001      	adds	r0, #1
 8009f62:	f43f ae9a 	beq.w	8009c9a <_printf_float+0xb6>
 8009f66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f68:	f10b 0b01 	add.w	fp, fp, #1
 8009f6c:	e7bb      	b.n	8009ee6 <_printf_float+0x302>
 8009f6e:	4631      	mov	r1, r6
 8009f70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009f74:	4628      	mov	r0, r5
 8009f76:	47b8      	blx	r7
 8009f78:	3001      	adds	r0, #1
 8009f7a:	d1c0      	bne.n	8009efe <_printf_float+0x31a>
 8009f7c:	e68d      	b.n	8009c9a <_printf_float+0xb6>
 8009f7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f80:	464b      	mov	r3, r9
 8009f82:	4631      	mov	r1, r6
 8009f84:	4628      	mov	r0, r5
 8009f86:	4442      	add	r2, r8
 8009f88:	47b8      	blx	r7
 8009f8a:	3001      	adds	r0, #1
 8009f8c:	d1c3      	bne.n	8009f16 <_printf_float+0x332>
 8009f8e:	e684      	b.n	8009c9a <_printf_float+0xb6>
 8009f90:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009f94:	f1ba 0f01 	cmp.w	sl, #1
 8009f98:	dc01      	bgt.n	8009f9e <_printf_float+0x3ba>
 8009f9a:	07db      	lsls	r3, r3, #31
 8009f9c:	d536      	bpl.n	800a00c <_printf_float+0x428>
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	4642      	mov	r2, r8
 8009fa2:	4631      	mov	r1, r6
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	47b8      	blx	r7
 8009fa8:	3001      	adds	r0, #1
 8009faa:	f43f ae76 	beq.w	8009c9a <_printf_float+0xb6>
 8009fae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009fb2:	4631      	mov	r1, r6
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	47b8      	blx	r7
 8009fb8:	3001      	adds	r0, #1
 8009fba:	f43f ae6e 	beq.w	8009c9a <_printf_float+0xb6>
 8009fbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009fca:	f7f6 fced 	bl	80009a8 <__aeabi_dcmpeq>
 8009fce:	b9c0      	cbnz	r0, 800a002 <_printf_float+0x41e>
 8009fd0:	4653      	mov	r3, sl
 8009fd2:	f108 0201 	add.w	r2, r8, #1
 8009fd6:	4631      	mov	r1, r6
 8009fd8:	4628      	mov	r0, r5
 8009fda:	47b8      	blx	r7
 8009fdc:	3001      	adds	r0, #1
 8009fde:	d10c      	bne.n	8009ffa <_printf_float+0x416>
 8009fe0:	e65b      	b.n	8009c9a <_printf_float+0xb6>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	465a      	mov	r2, fp
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4628      	mov	r0, r5
 8009fea:	47b8      	blx	r7
 8009fec:	3001      	adds	r0, #1
 8009fee:	f43f ae54 	beq.w	8009c9a <_printf_float+0xb6>
 8009ff2:	f108 0801 	add.w	r8, r8, #1
 8009ff6:	45d0      	cmp	r8, sl
 8009ff8:	dbf3      	blt.n	8009fe2 <_printf_float+0x3fe>
 8009ffa:	464b      	mov	r3, r9
 8009ffc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a000:	e6e0      	b.n	8009dc4 <_printf_float+0x1e0>
 800a002:	f04f 0800 	mov.w	r8, #0
 800a006:	f104 0b1a 	add.w	fp, r4, #26
 800a00a:	e7f4      	b.n	8009ff6 <_printf_float+0x412>
 800a00c:	2301      	movs	r3, #1
 800a00e:	4642      	mov	r2, r8
 800a010:	e7e1      	b.n	8009fd6 <_printf_float+0x3f2>
 800a012:	2301      	movs	r3, #1
 800a014:	464a      	mov	r2, r9
 800a016:	4631      	mov	r1, r6
 800a018:	4628      	mov	r0, r5
 800a01a:	47b8      	blx	r7
 800a01c:	3001      	adds	r0, #1
 800a01e:	f43f ae3c 	beq.w	8009c9a <_printf_float+0xb6>
 800a022:	f108 0801 	add.w	r8, r8, #1
 800a026:	68e3      	ldr	r3, [r4, #12]
 800a028:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a02a:	1a5b      	subs	r3, r3, r1
 800a02c:	4543      	cmp	r3, r8
 800a02e:	dcf0      	bgt.n	800a012 <_printf_float+0x42e>
 800a030:	e6fd      	b.n	8009e2e <_printf_float+0x24a>
 800a032:	f04f 0800 	mov.w	r8, #0
 800a036:	f104 0919 	add.w	r9, r4, #25
 800a03a:	e7f4      	b.n	800a026 <_printf_float+0x442>

0800a03c <_printf_common>:
 800a03c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a040:	4616      	mov	r6, r2
 800a042:	4698      	mov	r8, r3
 800a044:	688a      	ldr	r2, [r1, #8]
 800a046:	690b      	ldr	r3, [r1, #16]
 800a048:	4607      	mov	r7, r0
 800a04a:	4293      	cmp	r3, r2
 800a04c:	bfb8      	it	lt
 800a04e:	4613      	movlt	r3, r2
 800a050:	6033      	str	r3, [r6, #0]
 800a052:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a056:	460c      	mov	r4, r1
 800a058:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a05c:	b10a      	cbz	r2, 800a062 <_printf_common+0x26>
 800a05e:	3301      	adds	r3, #1
 800a060:	6033      	str	r3, [r6, #0]
 800a062:	6823      	ldr	r3, [r4, #0]
 800a064:	0699      	lsls	r1, r3, #26
 800a066:	bf42      	ittt	mi
 800a068:	6833      	ldrmi	r3, [r6, #0]
 800a06a:	3302      	addmi	r3, #2
 800a06c:	6033      	strmi	r3, [r6, #0]
 800a06e:	6825      	ldr	r5, [r4, #0]
 800a070:	f015 0506 	ands.w	r5, r5, #6
 800a074:	d106      	bne.n	800a084 <_printf_common+0x48>
 800a076:	f104 0a19 	add.w	sl, r4, #25
 800a07a:	68e3      	ldr	r3, [r4, #12]
 800a07c:	6832      	ldr	r2, [r6, #0]
 800a07e:	1a9b      	subs	r3, r3, r2
 800a080:	42ab      	cmp	r3, r5
 800a082:	dc2b      	bgt.n	800a0dc <_printf_common+0xa0>
 800a084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a088:	6822      	ldr	r2, [r4, #0]
 800a08a:	3b00      	subs	r3, #0
 800a08c:	bf18      	it	ne
 800a08e:	2301      	movne	r3, #1
 800a090:	0692      	lsls	r2, r2, #26
 800a092:	d430      	bmi.n	800a0f6 <_printf_common+0xba>
 800a094:	4641      	mov	r1, r8
 800a096:	4638      	mov	r0, r7
 800a098:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a09c:	47c8      	blx	r9
 800a09e:	3001      	adds	r0, #1
 800a0a0:	d023      	beq.n	800a0ea <_printf_common+0xae>
 800a0a2:	6823      	ldr	r3, [r4, #0]
 800a0a4:	6922      	ldr	r2, [r4, #16]
 800a0a6:	f003 0306 	and.w	r3, r3, #6
 800a0aa:	2b04      	cmp	r3, #4
 800a0ac:	bf14      	ite	ne
 800a0ae:	2500      	movne	r5, #0
 800a0b0:	6833      	ldreq	r3, [r6, #0]
 800a0b2:	f04f 0600 	mov.w	r6, #0
 800a0b6:	bf08      	it	eq
 800a0b8:	68e5      	ldreq	r5, [r4, #12]
 800a0ba:	f104 041a 	add.w	r4, r4, #26
 800a0be:	bf08      	it	eq
 800a0c0:	1aed      	subeq	r5, r5, r3
 800a0c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a0c6:	bf08      	it	eq
 800a0c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	bfc4      	itt	gt
 800a0d0:	1a9b      	subgt	r3, r3, r2
 800a0d2:	18ed      	addgt	r5, r5, r3
 800a0d4:	42b5      	cmp	r5, r6
 800a0d6:	d11a      	bne.n	800a10e <_printf_common+0xd2>
 800a0d8:	2000      	movs	r0, #0
 800a0da:	e008      	b.n	800a0ee <_printf_common+0xb2>
 800a0dc:	2301      	movs	r3, #1
 800a0de:	4652      	mov	r2, sl
 800a0e0:	4641      	mov	r1, r8
 800a0e2:	4638      	mov	r0, r7
 800a0e4:	47c8      	blx	r9
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	d103      	bne.n	800a0f2 <_printf_common+0xb6>
 800a0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f2:	3501      	adds	r5, #1
 800a0f4:	e7c1      	b.n	800a07a <_printf_common+0x3e>
 800a0f6:	2030      	movs	r0, #48	@ 0x30
 800a0f8:	18e1      	adds	r1, r4, r3
 800a0fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0fe:	1c5a      	adds	r2, r3, #1
 800a100:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a104:	4422      	add	r2, r4
 800a106:	3302      	adds	r3, #2
 800a108:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a10c:	e7c2      	b.n	800a094 <_printf_common+0x58>
 800a10e:	2301      	movs	r3, #1
 800a110:	4622      	mov	r2, r4
 800a112:	4641      	mov	r1, r8
 800a114:	4638      	mov	r0, r7
 800a116:	47c8      	blx	r9
 800a118:	3001      	adds	r0, #1
 800a11a:	d0e6      	beq.n	800a0ea <_printf_common+0xae>
 800a11c:	3601      	adds	r6, #1
 800a11e:	e7d9      	b.n	800a0d4 <_printf_common+0x98>

0800a120 <_printf_i>:
 800a120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a124:	7e0f      	ldrb	r7, [r1, #24]
 800a126:	4691      	mov	r9, r2
 800a128:	2f78      	cmp	r7, #120	@ 0x78
 800a12a:	4680      	mov	r8, r0
 800a12c:	460c      	mov	r4, r1
 800a12e:	469a      	mov	sl, r3
 800a130:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a132:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a136:	d807      	bhi.n	800a148 <_printf_i+0x28>
 800a138:	2f62      	cmp	r7, #98	@ 0x62
 800a13a:	d80a      	bhi.n	800a152 <_printf_i+0x32>
 800a13c:	2f00      	cmp	r7, #0
 800a13e:	f000 80d1 	beq.w	800a2e4 <_printf_i+0x1c4>
 800a142:	2f58      	cmp	r7, #88	@ 0x58
 800a144:	f000 80b8 	beq.w	800a2b8 <_printf_i+0x198>
 800a148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a14c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a150:	e03a      	b.n	800a1c8 <_printf_i+0xa8>
 800a152:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a156:	2b15      	cmp	r3, #21
 800a158:	d8f6      	bhi.n	800a148 <_printf_i+0x28>
 800a15a:	a101      	add	r1, pc, #4	@ (adr r1, 800a160 <_printf_i+0x40>)
 800a15c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a160:	0800a1b9 	.word	0x0800a1b9
 800a164:	0800a1cd 	.word	0x0800a1cd
 800a168:	0800a149 	.word	0x0800a149
 800a16c:	0800a149 	.word	0x0800a149
 800a170:	0800a149 	.word	0x0800a149
 800a174:	0800a149 	.word	0x0800a149
 800a178:	0800a1cd 	.word	0x0800a1cd
 800a17c:	0800a149 	.word	0x0800a149
 800a180:	0800a149 	.word	0x0800a149
 800a184:	0800a149 	.word	0x0800a149
 800a188:	0800a149 	.word	0x0800a149
 800a18c:	0800a2cb 	.word	0x0800a2cb
 800a190:	0800a1f7 	.word	0x0800a1f7
 800a194:	0800a285 	.word	0x0800a285
 800a198:	0800a149 	.word	0x0800a149
 800a19c:	0800a149 	.word	0x0800a149
 800a1a0:	0800a2ed 	.word	0x0800a2ed
 800a1a4:	0800a149 	.word	0x0800a149
 800a1a8:	0800a1f7 	.word	0x0800a1f7
 800a1ac:	0800a149 	.word	0x0800a149
 800a1b0:	0800a149 	.word	0x0800a149
 800a1b4:	0800a28d 	.word	0x0800a28d
 800a1b8:	6833      	ldr	r3, [r6, #0]
 800a1ba:	1d1a      	adds	r2, r3, #4
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	6032      	str	r2, [r6, #0]
 800a1c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	e09c      	b.n	800a306 <_printf_i+0x1e6>
 800a1cc:	6833      	ldr	r3, [r6, #0]
 800a1ce:	6820      	ldr	r0, [r4, #0]
 800a1d0:	1d19      	adds	r1, r3, #4
 800a1d2:	6031      	str	r1, [r6, #0]
 800a1d4:	0606      	lsls	r6, r0, #24
 800a1d6:	d501      	bpl.n	800a1dc <_printf_i+0xbc>
 800a1d8:	681d      	ldr	r5, [r3, #0]
 800a1da:	e003      	b.n	800a1e4 <_printf_i+0xc4>
 800a1dc:	0645      	lsls	r5, r0, #25
 800a1de:	d5fb      	bpl.n	800a1d8 <_printf_i+0xb8>
 800a1e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1e4:	2d00      	cmp	r5, #0
 800a1e6:	da03      	bge.n	800a1f0 <_printf_i+0xd0>
 800a1e8:	232d      	movs	r3, #45	@ 0x2d
 800a1ea:	426d      	negs	r5, r5
 800a1ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1f0:	230a      	movs	r3, #10
 800a1f2:	4858      	ldr	r0, [pc, #352]	@ (800a354 <_printf_i+0x234>)
 800a1f4:	e011      	b.n	800a21a <_printf_i+0xfa>
 800a1f6:	6821      	ldr	r1, [r4, #0]
 800a1f8:	6833      	ldr	r3, [r6, #0]
 800a1fa:	0608      	lsls	r0, r1, #24
 800a1fc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a200:	d402      	bmi.n	800a208 <_printf_i+0xe8>
 800a202:	0649      	lsls	r1, r1, #25
 800a204:	bf48      	it	mi
 800a206:	b2ad      	uxthmi	r5, r5
 800a208:	2f6f      	cmp	r7, #111	@ 0x6f
 800a20a:	6033      	str	r3, [r6, #0]
 800a20c:	bf14      	ite	ne
 800a20e:	230a      	movne	r3, #10
 800a210:	2308      	moveq	r3, #8
 800a212:	4850      	ldr	r0, [pc, #320]	@ (800a354 <_printf_i+0x234>)
 800a214:	2100      	movs	r1, #0
 800a216:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a21a:	6866      	ldr	r6, [r4, #4]
 800a21c:	2e00      	cmp	r6, #0
 800a21e:	60a6      	str	r6, [r4, #8]
 800a220:	db05      	blt.n	800a22e <_printf_i+0x10e>
 800a222:	6821      	ldr	r1, [r4, #0]
 800a224:	432e      	orrs	r6, r5
 800a226:	f021 0104 	bic.w	r1, r1, #4
 800a22a:	6021      	str	r1, [r4, #0]
 800a22c:	d04b      	beq.n	800a2c6 <_printf_i+0x1a6>
 800a22e:	4616      	mov	r6, r2
 800a230:	fbb5 f1f3 	udiv	r1, r5, r3
 800a234:	fb03 5711 	mls	r7, r3, r1, r5
 800a238:	5dc7      	ldrb	r7, [r0, r7]
 800a23a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a23e:	462f      	mov	r7, r5
 800a240:	42bb      	cmp	r3, r7
 800a242:	460d      	mov	r5, r1
 800a244:	d9f4      	bls.n	800a230 <_printf_i+0x110>
 800a246:	2b08      	cmp	r3, #8
 800a248:	d10b      	bne.n	800a262 <_printf_i+0x142>
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	07df      	lsls	r7, r3, #31
 800a24e:	d508      	bpl.n	800a262 <_printf_i+0x142>
 800a250:	6923      	ldr	r3, [r4, #16]
 800a252:	6861      	ldr	r1, [r4, #4]
 800a254:	4299      	cmp	r1, r3
 800a256:	bfde      	ittt	le
 800a258:	2330      	movle	r3, #48	@ 0x30
 800a25a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a25e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a262:	1b92      	subs	r2, r2, r6
 800a264:	6122      	str	r2, [r4, #16]
 800a266:	464b      	mov	r3, r9
 800a268:	4621      	mov	r1, r4
 800a26a:	4640      	mov	r0, r8
 800a26c:	f8cd a000 	str.w	sl, [sp]
 800a270:	aa03      	add	r2, sp, #12
 800a272:	f7ff fee3 	bl	800a03c <_printf_common>
 800a276:	3001      	adds	r0, #1
 800a278:	d14a      	bne.n	800a310 <_printf_i+0x1f0>
 800a27a:	f04f 30ff 	mov.w	r0, #4294967295
 800a27e:	b004      	add	sp, #16
 800a280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	f043 0320 	orr.w	r3, r3, #32
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	2778      	movs	r7, #120	@ 0x78
 800a28e:	4832      	ldr	r0, [pc, #200]	@ (800a358 <_printf_i+0x238>)
 800a290:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	6831      	ldr	r1, [r6, #0]
 800a298:	061f      	lsls	r7, r3, #24
 800a29a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a29e:	d402      	bmi.n	800a2a6 <_printf_i+0x186>
 800a2a0:	065f      	lsls	r7, r3, #25
 800a2a2:	bf48      	it	mi
 800a2a4:	b2ad      	uxthmi	r5, r5
 800a2a6:	6031      	str	r1, [r6, #0]
 800a2a8:	07d9      	lsls	r1, r3, #31
 800a2aa:	bf44      	itt	mi
 800a2ac:	f043 0320 	orrmi.w	r3, r3, #32
 800a2b0:	6023      	strmi	r3, [r4, #0]
 800a2b2:	b11d      	cbz	r5, 800a2bc <_printf_i+0x19c>
 800a2b4:	2310      	movs	r3, #16
 800a2b6:	e7ad      	b.n	800a214 <_printf_i+0xf4>
 800a2b8:	4826      	ldr	r0, [pc, #152]	@ (800a354 <_printf_i+0x234>)
 800a2ba:	e7e9      	b.n	800a290 <_printf_i+0x170>
 800a2bc:	6823      	ldr	r3, [r4, #0]
 800a2be:	f023 0320 	bic.w	r3, r3, #32
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	e7f6      	b.n	800a2b4 <_printf_i+0x194>
 800a2c6:	4616      	mov	r6, r2
 800a2c8:	e7bd      	b.n	800a246 <_printf_i+0x126>
 800a2ca:	6833      	ldr	r3, [r6, #0]
 800a2cc:	6825      	ldr	r5, [r4, #0]
 800a2ce:	1d18      	adds	r0, r3, #4
 800a2d0:	6961      	ldr	r1, [r4, #20]
 800a2d2:	6030      	str	r0, [r6, #0]
 800a2d4:	062e      	lsls	r6, r5, #24
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	d501      	bpl.n	800a2de <_printf_i+0x1be>
 800a2da:	6019      	str	r1, [r3, #0]
 800a2dc:	e002      	b.n	800a2e4 <_printf_i+0x1c4>
 800a2de:	0668      	lsls	r0, r5, #25
 800a2e0:	d5fb      	bpl.n	800a2da <_printf_i+0x1ba>
 800a2e2:	8019      	strh	r1, [r3, #0]
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4616      	mov	r6, r2
 800a2e8:	6123      	str	r3, [r4, #16]
 800a2ea:	e7bc      	b.n	800a266 <_printf_i+0x146>
 800a2ec:	6833      	ldr	r3, [r6, #0]
 800a2ee:	2100      	movs	r1, #0
 800a2f0:	1d1a      	adds	r2, r3, #4
 800a2f2:	6032      	str	r2, [r6, #0]
 800a2f4:	681e      	ldr	r6, [r3, #0]
 800a2f6:	6862      	ldr	r2, [r4, #4]
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f000 f9b4 	bl	800a666 <memchr>
 800a2fe:	b108      	cbz	r0, 800a304 <_printf_i+0x1e4>
 800a300:	1b80      	subs	r0, r0, r6
 800a302:	6060      	str	r0, [r4, #4]
 800a304:	6863      	ldr	r3, [r4, #4]
 800a306:	6123      	str	r3, [r4, #16]
 800a308:	2300      	movs	r3, #0
 800a30a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a30e:	e7aa      	b.n	800a266 <_printf_i+0x146>
 800a310:	4632      	mov	r2, r6
 800a312:	4649      	mov	r1, r9
 800a314:	4640      	mov	r0, r8
 800a316:	6923      	ldr	r3, [r4, #16]
 800a318:	47d0      	blx	sl
 800a31a:	3001      	adds	r0, #1
 800a31c:	d0ad      	beq.n	800a27a <_printf_i+0x15a>
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	079b      	lsls	r3, r3, #30
 800a322:	d413      	bmi.n	800a34c <_printf_i+0x22c>
 800a324:	68e0      	ldr	r0, [r4, #12]
 800a326:	9b03      	ldr	r3, [sp, #12]
 800a328:	4298      	cmp	r0, r3
 800a32a:	bfb8      	it	lt
 800a32c:	4618      	movlt	r0, r3
 800a32e:	e7a6      	b.n	800a27e <_printf_i+0x15e>
 800a330:	2301      	movs	r3, #1
 800a332:	4632      	mov	r2, r6
 800a334:	4649      	mov	r1, r9
 800a336:	4640      	mov	r0, r8
 800a338:	47d0      	blx	sl
 800a33a:	3001      	adds	r0, #1
 800a33c:	d09d      	beq.n	800a27a <_printf_i+0x15a>
 800a33e:	3501      	adds	r5, #1
 800a340:	68e3      	ldr	r3, [r4, #12]
 800a342:	9903      	ldr	r1, [sp, #12]
 800a344:	1a5b      	subs	r3, r3, r1
 800a346:	42ab      	cmp	r3, r5
 800a348:	dcf2      	bgt.n	800a330 <_printf_i+0x210>
 800a34a:	e7eb      	b.n	800a324 <_printf_i+0x204>
 800a34c:	2500      	movs	r5, #0
 800a34e:	f104 0619 	add.w	r6, r4, #25
 800a352:	e7f5      	b.n	800a340 <_printf_i+0x220>
 800a354:	0800c4b0 	.word	0x0800c4b0
 800a358:	0800c4c1 	.word	0x0800c4c1

0800a35c <std>:
 800a35c:	2300      	movs	r3, #0
 800a35e:	b510      	push	{r4, lr}
 800a360:	4604      	mov	r4, r0
 800a362:	e9c0 3300 	strd	r3, r3, [r0]
 800a366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a36a:	6083      	str	r3, [r0, #8]
 800a36c:	8181      	strh	r1, [r0, #12]
 800a36e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a370:	81c2      	strh	r2, [r0, #14]
 800a372:	6183      	str	r3, [r0, #24]
 800a374:	4619      	mov	r1, r3
 800a376:	2208      	movs	r2, #8
 800a378:	305c      	adds	r0, #92	@ 0x5c
 800a37a:	f000 f8f4 	bl	800a566 <memset>
 800a37e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b4 <std+0x58>)
 800a380:	6224      	str	r4, [r4, #32]
 800a382:	6263      	str	r3, [r4, #36]	@ 0x24
 800a384:	4b0c      	ldr	r3, [pc, #48]	@ (800a3b8 <std+0x5c>)
 800a386:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a388:	4b0c      	ldr	r3, [pc, #48]	@ (800a3bc <std+0x60>)
 800a38a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a38c:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c0 <std+0x64>)
 800a38e:	6323      	str	r3, [r4, #48]	@ 0x30
 800a390:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c4 <std+0x68>)
 800a392:	429c      	cmp	r4, r3
 800a394:	d006      	beq.n	800a3a4 <std+0x48>
 800a396:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a39a:	4294      	cmp	r4, r2
 800a39c:	d002      	beq.n	800a3a4 <std+0x48>
 800a39e:	33d0      	adds	r3, #208	@ 0xd0
 800a3a0:	429c      	cmp	r4, r3
 800a3a2:	d105      	bne.n	800a3b0 <std+0x54>
 800a3a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a3a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3ac:	f000 b958 	b.w	800a660 <__retarget_lock_init_recursive>
 800a3b0:	bd10      	pop	{r4, pc}
 800a3b2:	bf00      	nop
 800a3b4:	0800a4e1 	.word	0x0800a4e1
 800a3b8:	0800a503 	.word	0x0800a503
 800a3bc:	0800a53b 	.word	0x0800a53b
 800a3c0:	0800a55f 	.word	0x0800a55f
 800a3c4:	20001dd4 	.word	0x20001dd4

0800a3c8 <stdio_exit_handler>:
 800a3c8:	4a02      	ldr	r2, [pc, #8]	@ (800a3d4 <stdio_exit_handler+0xc>)
 800a3ca:	4903      	ldr	r1, [pc, #12]	@ (800a3d8 <stdio_exit_handler+0x10>)
 800a3cc:	4803      	ldr	r0, [pc, #12]	@ (800a3dc <stdio_exit_handler+0x14>)
 800a3ce:	f000 b869 	b.w	800a4a4 <_fwalk_sglue>
 800a3d2:	bf00      	nop
 800a3d4:	20000014 	.word	0x20000014
 800a3d8:	0800bd49 	.word	0x0800bd49
 800a3dc:	20000024 	.word	0x20000024

0800a3e0 <cleanup_stdio>:
 800a3e0:	6841      	ldr	r1, [r0, #4]
 800a3e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a414 <cleanup_stdio+0x34>)
 800a3e4:	b510      	push	{r4, lr}
 800a3e6:	4299      	cmp	r1, r3
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	d001      	beq.n	800a3f0 <cleanup_stdio+0x10>
 800a3ec:	f001 fcac 	bl	800bd48 <_fflush_r>
 800a3f0:	68a1      	ldr	r1, [r4, #8]
 800a3f2:	4b09      	ldr	r3, [pc, #36]	@ (800a418 <cleanup_stdio+0x38>)
 800a3f4:	4299      	cmp	r1, r3
 800a3f6:	d002      	beq.n	800a3fe <cleanup_stdio+0x1e>
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f001 fca5 	bl	800bd48 <_fflush_r>
 800a3fe:	68e1      	ldr	r1, [r4, #12]
 800a400:	4b06      	ldr	r3, [pc, #24]	@ (800a41c <cleanup_stdio+0x3c>)
 800a402:	4299      	cmp	r1, r3
 800a404:	d004      	beq.n	800a410 <cleanup_stdio+0x30>
 800a406:	4620      	mov	r0, r4
 800a408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a40c:	f001 bc9c 	b.w	800bd48 <_fflush_r>
 800a410:	bd10      	pop	{r4, pc}
 800a412:	bf00      	nop
 800a414:	20001dd4 	.word	0x20001dd4
 800a418:	20001e3c 	.word	0x20001e3c
 800a41c:	20001ea4 	.word	0x20001ea4

0800a420 <global_stdio_init.part.0>:
 800a420:	b510      	push	{r4, lr}
 800a422:	4b0b      	ldr	r3, [pc, #44]	@ (800a450 <global_stdio_init.part.0+0x30>)
 800a424:	4c0b      	ldr	r4, [pc, #44]	@ (800a454 <global_stdio_init.part.0+0x34>)
 800a426:	4a0c      	ldr	r2, [pc, #48]	@ (800a458 <global_stdio_init.part.0+0x38>)
 800a428:	4620      	mov	r0, r4
 800a42a:	601a      	str	r2, [r3, #0]
 800a42c:	2104      	movs	r1, #4
 800a42e:	2200      	movs	r2, #0
 800a430:	f7ff ff94 	bl	800a35c <std>
 800a434:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a438:	2201      	movs	r2, #1
 800a43a:	2109      	movs	r1, #9
 800a43c:	f7ff ff8e 	bl	800a35c <std>
 800a440:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a444:	2202      	movs	r2, #2
 800a446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a44a:	2112      	movs	r1, #18
 800a44c:	f7ff bf86 	b.w	800a35c <std>
 800a450:	20001f0c 	.word	0x20001f0c
 800a454:	20001dd4 	.word	0x20001dd4
 800a458:	0800a3c9 	.word	0x0800a3c9

0800a45c <__sfp_lock_acquire>:
 800a45c:	4801      	ldr	r0, [pc, #4]	@ (800a464 <__sfp_lock_acquire+0x8>)
 800a45e:	f000 b900 	b.w	800a662 <__retarget_lock_acquire_recursive>
 800a462:	bf00      	nop
 800a464:	20001f15 	.word	0x20001f15

0800a468 <__sfp_lock_release>:
 800a468:	4801      	ldr	r0, [pc, #4]	@ (800a470 <__sfp_lock_release+0x8>)
 800a46a:	f000 b8fb 	b.w	800a664 <__retarget_lock_release_recursive>
 800a46e:	bf00      	nop
 800a470:	20001f15 	.word	0x20001f15

0800a474 <__sinit>:
 800a474:	b510      	push	{r4, lr}
 800a476:	4604      	mov	r4, r0
 800a478:	f7ff fff0 	bl	800a45c <__sfp_lock_acquire>
 800a47c:	6a23      	ldr	r3, [r4, #32]
 800a47e:	b11b      	cbz	r3, 800a488 <__sinit+0x14>
 800a480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a484:	f7ff bff0 	b.w	800a468 <__sfp_lock_release>
 800a488:	4b04      	ldr	r3, [pc, #16]	@ (800a49c <__sinit+0x28>)
 800a48a:	6223      	str	r3, [r4, #32]
 800a48c:	4b04      	ldr	r3, [pc, #16]	@ (800a4a0 <__sinit+0x2c>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1f5      	bne.n	800a480 <__sinit+0xc>
 800a494:	f7ff ffc4 	bl	800a420 <global_stdio_init.part.0>
 800a498:	e7f2      	b.n	800a480 <__sinit+0xc>
 800a49a:	bf00      	nop
 800a49c:	0800a3e1 	.word	0x0800a3e1
 800a4a0:	20001f0c 	.word	0x20001f0c

0800a4a4 <_fwalk_sglue>:
 800a4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4a8:	4607      	mov	r7, r0
 800a4aa:	4688      	mov	r8, r1
 800a4ac:	4614      	mov	r4, r2
 800a4ae:	2600      	movs	r6, #0
 800a4b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4b4:	f1b9 0901 	subs.w	r9, r9, #1
 800a4b8:	d505      	bpl.n	800a4c6 <_fwalk_sglue+0x22>
 800a4ba:	6824      	ldr	r4, [r4, #0]
 800a4bc:	2c00      	cmp	r4, #0
 800a4be:	d1f7      	bne.n	800a4b0 <_fwalk_sglue+0xc>
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4c6:	89ab      	ldrh	r3, [r5, #12]
 800a4c8:	2b01      	cmp	r3, #1
 800a4ca:	d907      	bls.n	800a4dc <_fwalk_sglue+0x38>
 800a4cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	d003      	beq.n	800a4dc <_fwalk_sglue+0x38>
 800a4d4:	4629      	mov	r1, r5
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	47c0      	blx	r8
 800a4da:	4306      	orrs	r6, r0
 800a4dc:	3568      	adds	r5, #104	@ 0x68
 800a4de:	e7e9      	b.n	800a4b4 <_fwalk_sglue+0x10>

0800a4e0 <__sread>:
 800a4e0:	b510      	push	{r4, lr}
 800a4e2:	460c      	mov	r4, r1
 800a4e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4e8:	f000 f86c 	bl	800a5c4 <_read_r>
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	bfab      	itete	ge
 800a4f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a4f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a4f4:	181b      	addge	r3, r3, r0
 800a4f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a4fa:	bfac      	ite	ge
 800a4fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a4fe:	81a3      	strhlt	r3, [r4, #12]
 800a500:	bd10      	pop	{r4, pc}

0800a502 <__swrite>:
 800a502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a506:	461f      	mov	r7, r3
 800a508:	898b      	ldrh	r3, [r1, #12]
 800a50a:	4605      	mov	r5, r0
 800a50c:	05db      	lsls	r3, r3, #23
 800a50e:	460c      	mov	r4, r1
 800a510:	4616      	mov	r6, r2
 800a512:	d505      	bpl.n	800a520 <__swrite+0x1e>
 800a514:	2302      	movs	r3, #2
 800a516:	2200      	movs	r2, #0
 800a518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a51c:	f000 f840 	bl	800a5a0 <_lseek_r>
 800a520:	89a3      	ldrh	r3, [r4, #12]
 800a522:	4632      	mov	r2, r6
 800a524:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a528:	81a3      	strh	r3, [r4, #12]
 800a52a:	4628      	mov	r0, r5
 800a52c:	463b      	mov	r3, r7
 800a52e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a532:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a536:	f000 b857 	b.w	800a5e8 <_write_r>

0800a53a <__sseek>:
 800a53a:	b510      	push	{r4, lr}
 800a53c:	460c      	mov	r4, r1
 800a53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a542:	f000 f82d 	bl	800a5a0 <_lseek_r>
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	bf15      	itete	ne
 800a54c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a54e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a552:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a556:	81a3      	strheq	r3, [r4, #12]
 800a558:	bf18      	it	ne
 800a55a:	81a3      	strhne	r3, [r4, #12]
 800a55c:	bd10      	pop	{r4, pc}

0800a55e <__sclose>:
 800a55e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a562:	f000 b80d 	b.w	800a580 <_close_r>

0800a566 <memset>:
 800a566:	4603      	mov	r3, r0
 800a568:	4402      	add	r2, r0
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d100      	bne.n	800a570 <memset+0xa>
 800a56e:	4770      	bx	lr
 800a570:	f803 1b01 	strb.w	r1, [r3], #1
 800a574:	e7f9      	b.n	800a56a <memset+0x4>
	...

0800a578 <_localeconv_r>:
 800a578:	4800      	ldr	r0, [pc, #0]	@ (800a57c <_localeconv_r+0x4>)
 800a57a:	4770      	bx	lr
 800a57c:	20000160 	.word	0x20000160

0800a580 <_close_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	2300      	movs	r3, #0
 800a584:	4d05      	ldr	r5, [pc, #20]	@ (800a59c <_close_r+0x1c>)
 800a586:	4604      	mov	r4, r0
 800a588:	4608      	mov	r0, r1
 800a58a:	602b      	str	r3, [r5, #0]
 800a58c:	f7f7 ffeb 	bl	8002566 <_close>
 800a590:	1c43      	adds	r3, r0, #1
 800a592:	d102      	bne.n	800a59a <_close_r+0x1a>
 800a594:	682b      	ldr	r3, [r5, #0]
 800a596:	b103      	cbz	r3, 800a59a <_close_r+0x1a>
 800a598:	6023      	str	r3, [r4, #0]
 800a59a:	bd38      	pop	{r3, r4, r5, pc}
 800a59c:	20001f10 	.word	0x20001f10

0800a5a0 <_lseek_r>:
 800a5a0:	b538      	push	{r3, r4, r5, lr}
 800a5a2:	4604      	mov	r4, r0
 800a5a4:	4608      	mov	r0, r1
 800a5a6:	4611      	mov	r1, r2
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	4d05      	ldr	r5, [pc, #20]	@ (800a5c0 <_lseek_r+0x20>)
 800a5ac:	602a      	str	r2, [r5, #0]
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	f7f7 fffd 	bl	80025ae <_lseek>
 800a5b4:	1c43      	adds	r3, r0, #1
 800a5b6:	d102      	bne.n	800a5be <_lseek_r+0x1e>
 800a5b8:	682b      	ldr	r3, [r5, #0]
 800a5ba:	b103      	cbz	r3, 800a5be <_lseek_r+0x1e>
 800a5bc:	6023      	str	r3, [r4, #0]
 800a5be:	bd38      	pop	{r3, r4, r5, pc}
 800a5c0:	20001f10 	.word	0x20001f10

0800a5c4 <_read_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	4608      	mov	r0, r1
 800a5ca:	4611      	mov	r1, r2
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	4d05      	ldr	r5, [pc, #20]	@ (800a5e4 <_read_r+0x20>)
 800a5d0:	602a      	str	r2, [r5, #0]
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	f7f7 ff8e 	bl	80024f4 <_read>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d102      	bne.n	800a5e2 <_read_r+0x1e>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	b103      	cbz	r3, 800a5e2 <_read_r+0x1e>
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	20001f10 	.word	0x20001f10

0800a5e8 <_write_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	4d05      	ldr	r5, [pc, #20]	@ (800a608 <_write_r+0x20>)
 800a5f4:	602a      	str	r2, [r5, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	f7f7 ff99 	bl	800252e <_write>
 800a5fc:	1c43      	adds	r3, r0, #1
 800a5fe:	d102      	bne.n	800a606 <_write_r+0x1e>
 800a600:	682b      	ldr	r3, [r5, #0]
 800a602:	b103      	cbz	r3, 800a606 <_write_r+0x1e>
 800a604:	6023      	str	r3, [r4, #0]
 800a606:	bd38      	pop	{r3, r4, r5, pc}
 800a608:	20001f10 	.word	0x20001f10

0800a60c <__errno>:
 800a60c:	4b01      	ldr	r3, [pc, #4]	@ (800a614 <__errno+0x8>)
 800a60e:	6818      	ldr	r0, [r3, #0]
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop
 800a614:	20000020 	.word	0x20000020

0800a618 <__libc_init_array>:
 800a618:	b570      	push	{r4, r5, r6, lr}
 800a61a:	2600      	movs	r6, #0
 800a61c:	4d0c      	ldr	r5, [pc, #48]	@ (800a650 <__libc_init_array+0x38>)
 800a61e:	4c0d      	ldr	r4, [pc, #52]	@ (800a654 <__libc_init_array+0x3c>)
 800a620:	1b64      	subs	r4, r4, r5
 800a622:	10a4      	asrs	r4, r4, #2
 800a624:	42a6      	cmp	r6, r4
 800a626:	d109      	bne.n	800a63c <__libc_init_array+0x24>
 800a628:	f001 fecc 	bl	800c3c4 <_init>
 800a62c:	2600      	movs	r6, #0
 800a62e:	4d0a      	ldr	r5, [pc, #40]	@ (800a658 <__libc_init_array+0x40>)
 800a630:	4c0a      	ldr	r4, [pc, #40]	@ (800a65c <__libc_init_array+0x44>)
 800a632:	1b64      	subs	r4, r4, r5
 800a634:	10a4      	asrs	r4, r4, #2
 800a636:	42a6      	cmp	r6, r4
 800a638:	d105      	bne.n	800a646 <__libc_init_array+0x2e>
 800a63a:	bd70      	pop	{r4, r5, r6, pc}
 800a63c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a640:	4798      	blx	r3
 800a642:	3601      	adds	r6, #1
 800a644:	e7ee      	b.n	800a624 <__libc_init_array+0xc>
 800a646:	f855 3b04 	ldr.w	r3, [r5], #4
 800a64a:	4798      	blx	r3
 800a64c:	3601      	adds	r6, #1
 800a64e:	e7f2      	b.n	800a636 <__libc_init_array+0x1e>
 800a650:	0800c81c 	.word	0x0800c81c
 800a654:	0800c81c 	.word	0x0800c81c
 800a658:	0800c81c 	.word	0x0800c81c
 800a65c:	0800c820 	.word	0x0800c820

0800a660 <__retarget_lock_init_recursive>:
 800a660:	4770      	bx	lr

0800a662 <__retarget_lock_acquire_recursive>:
 800a662:	4770      	bx	lr

0800a664 <__retarget_lock_release_recursive>:
 800a664:	4770      	bx	lr

0800a666 <memchr>:
 800a666:	4603      	mov	r3, r0
 800a668:	b510      	push	{r4, lr}
 800a66a:	b2c9      	uxtb	r1, r1
 800a66c:	4402      	add	r2, r0
 800a66e:	4293      	cmp	r3, r2
 800a670:	4618      	mov	r0, r3
 800a672:	d101      	bne.n	800a678 <memchr+0x12>
 800a674:	2000      	movs	r0, #0
 800a676:	e003      	b.n	800a680 <memchr+0x1a>
 800a678:	7804      	ldrb	r4, [r0, #0]
 800a67a:	3301      	adds	r3, #1
 800a67c:	428c      	cmp	r4, r1
 800a67e:	d1f6      	bne.n	800a66e <memchr+0x8>
 800a680:	bd10      	pop	{r4, pc}

0800a682 <memcpy>:
 800a682:	440a      	add	r2, r1
 800a684:	4291      	cmp	r1, r2
 800a686:	f100 33ff 	add.w	r3, r0, #4294967295
 800a68a:	d100      	bne.n	800a68e <memcpy+0xc>
 800a68c:	4770      	bx	lr
 800a68e:	b510      	push	{r4, lr}
 800a690:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a694:	4291      	cmp	r1, r2
 800a696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a69a:	d1f9      	bne.n	800a690 <memcpy+0xe>
 800a69c:	bd10      	pop	{r4, pc}

0800a69e <quorem>:
 800a69e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a2:	6903      	ldr	r3, [r0, #16]
 800a6a4:	690c      	ldr	r4, [r1, #16]
 800a6a6:	4607      	mov	r7, r0
 800a6a8:	42a3      	cmp	r3, r4
 800a6aa:	db7e      	blt.n	800a7aa <quorem+0x10c>
 800a6ac:	3c01      	subs	r4, #1
 800a6ae:	00a3      	lsls	r3, r4, #2
 800a6b0:	f100 0514 	add.w	r5, r0, #20
 800a6b4:	f101 0814 	add.w	r8, r1, #20
 800a6b8:	9300      	str	r3, [sp, #0]
 800a6ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6be:	9301      	str	r3, [sp, #4]
 800a6c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6d4:	d32e      	bcc.n	800a734 <quorem+0x96>
 800a6d6:	f04f 0a00 	mov.w	sl, #0
 800a6da:	46c4      	mov	ip, r8
 800a6dc:	46ae      	mov	lr, r5
 800a6de:	46d3      	mov	fp, sl
 800a6e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a6e4:	b298      	uxth	r0, r3
 800a6e6:	fb06 a000 	mla	r0, r6, r0, sl
 800a6ea:	0c1b      	lsrs	r3, r3, #16
 800a6ec:	0c02      	lsrs	r2, r0, #16
 800a6ee:	fb06 2303 	mla	r3, r6, r3, r2
 800a6f2:	f8de 2000 	ldr.w	r2, [lr]
 800a6f6:	b280      	uxth	r0, r0
 800a6f8:	b292      	uxth	r2, r2
 800a6fa:	1a12      	subs	r2, r2, r0
 800a6fc:	445a      	add	r2, fp
 800a6fe:	f8de 0000 	ldr.w	r0, [lr]
 800a702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a706:	b29b      	uxth	r3, r3
 800a708:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a70c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a710:	b292      	uxth	r2, r2
 800a712:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a716:	45e1      	cmp	r9, ip
 800a718:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a71c:	f84e 2b04 	str.w	r2, [lr], #4
 800a720:	d2de      	bcs.n	800a6e0 <quorem+0x42>
 800a722:	9b00      	ldr	r3, [sp, #0]
 800a724:	58eb      	ldr	r3, [r5, r3]
 800a726:	b92b      	cbnz	r3, 800a734 <quorem+0x96>
 800a728:	9b01      	ldr	r3, [sp, #4]
 800a72a:	3b04      	subs	r3, #4
 800a72c:	429d      	cmp	r5, r3
 800a72e:	461a      	mov	r2, r3
 800a730:	d32f      	bcc.n	800a792 <quorem+0xf4>
 800a732:	613c      	str	r4, [r7, #16]
 800a734:	4638      	mov	r0, r7
 800a736:	f001 f97f 	bl	800ba38 <__mcmp>
 800a73a:	2800      	cmp	r0, #0
 800a73c:	db25      	blt.n	800a78a <quorem+0xec>
 800a73e:	4629      	mov	r1, r5
 800a740:	2000      	movs	r0, #0
 800a742:	f858 2b04 	ldr.w	r2, [r8], #4
 800a746:	f8d1 c000 	ldr.w	ip, [r1]
 800a74a:	fa1f fe82 	uxth.w	lr, r2
 800a74e:	fa1f f38c 	uxth.w	r3, ip
 800a752:	eba3 030e 	sub.w	r3, r3, lr
 800a756:	4403      	add	r3, r0
 800a758:	0c12      	lsrs	r2, r2, #16
 800a75a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a75e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a762:	b29b      	uxth	r3, r3
 800a764:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a768:	45c1      	cmp	r9, r8
 800a76a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a76e:	f841 3b04 	str.w	r3, [r1], #4
 800a772:	d2e6      	bcs.n	800a742 <quorem+0xa4>
 800a774:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a778:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a77c:	b922      	cbnz	r2, 800a788 <quorem+0xea>
 800a77e:	3b04      	subs	r3, #4
 800a780:	429d      	cmp	r5, r3
 800a782:	461a      	mov	r2, r3
 800a784:	d30b      	bcc.n	800a79e <quorem+0x100>
 800a786:	613c      	str	r4, [r7, #16]
 800a788:	3601      	adds	r6, #1
 800a78a:	4630      	mov	r0, r6
 800a78c:	b003      	add	sp, #12
 800a78e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a792:	6812      	ldr	r2, [r2, #0]
 800a794:	3b04      	subs	r3, #4
 800a796:	2a00      	cmp	r2, #0
 800a798:	d1cb      	bne.n	800a732 <quorem+0x94>
 800a79a:	3c01      	subs	r4, #1
 800a79c:	e7c6      	b.n	800a72c <quorem+0x8e>
 800a79e:	6812      	ldr	r2, [r2, #0]
 800a7a0:	3b04      	subs	r3, #4
 800a7a2:	2a00      	cmp	r2, #0
 800a7a4:	d1ef      	bne.n	800a786 <quorem+0xe8>
 800a7a6:	3c01      	subs	r4, #1
 800a7a8:	e7ea      	b.n	800a780 <quorem+0xe2>
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	e7ee      	b.n	800a78c <quorem+0xee>
	...

0800a7b0 <_dtoa_r>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	4614      	mov	r4, r2
 800a7b6:	461d      	mov	r5, r3
 800a7b8:	69c7      	ldr	r7, [r0, #28]
 800a7ba:	b097      	sub	sp, #92	@ 0x5c
 800a7bc:	4681      	mov	r9, r0
 800a7be:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a7c2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a7c4:	b97f      	cbnz	r7, 800a7e6 <_dtoa_r+0x36>
 800a7c6:	2010      	movs	r0, #16
 800a7c8:	f000 fe0e 	bl	800b3e8 <malloc>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	f8c9 001c 	str.w	r0, [r9, #28]
 800a7d2:	b920      	cbnz	r0, 800a7de <_dtoa_r+0x2e>
 800a7d4:	21ef      	movs	r1, #239	@ 0xef
 800a7d6:	4bac      	ldr	r3, [pc, #688]	@ (800aa88 <_dtoa_r+0x2d8>)
 800a7d8:	48ac      	ldr	r0, [pc, #688]	@ (800aa8c <_dtoa_r+0x2dc>)
 800a7da:	f001 faed 	bl	800bdb8 <__assert_func>
 800a7de:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a7e2:	6007      	str	r7, [r0, #0]
 800a7e4:	60c7      	str	r7, [r0, #12]
 800a7e6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7ea:	6819      	ldr	r1, [r3, #0]
 800a7ec:	b159      	cbz	r1, 800a806 <_dtoa_r+0x56>
 800a7ee:	685a      	ldr	r2, [r3, #4]
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	4093      	lsls	r3, r2
 800a7f4:	604a      	str	r2, [r1, #4]
 800a7f6:	608b      	str	r3, [r1, #8]
 800a7f8:	4648      	mov	r0, r9
 800a7fa:	f000 feeb 	bl	800b5d4 <_Bfree>
 800a7fe:	2200      	movs	r2, #0
 800a800:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	1e2b      	subs	r3, r5, #0
 800a808:	bfaf      	iteee	ge
 800a80a:	2300      	movge	r3, #0
 800a80c:	2201      	movlt	r2, #1
 800a80e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a812:	9307      	strlt	r3, [sp, #28]
 800a814:	bfa8      	it	ge
 800a816:	6033      	strge	r3, [r6, #0]
 800a818:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a81c:	4b9c      	ldr	r3, [pc, #624]	@ (800aa90 <_dtoa_r+0x2e0>)
 800a81e:	bfb8      	it	lt
 800a820:	6032      	strlt	r2, [r6, #0]
 800a822:	ea33 0308 	bics.w	r3, r3, r8
 800a826:	d112      	bne.n	800a84e <_dtoa_r+0x9e>
 800a828:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a82c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a82e:	6013      	str	r3, [r2, #0]
 800a830:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a834:	4323      	orrs	r3, r4
 800a836:	f000 855e 	beq.w	800b2f6 <_dtoa_r+0xb46>
 800a83a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a83c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800aa94 <_dtoa_r+0x2e4>
 800a840:	2b00      	cmp	r3, #0
 800a842:	f000 8560 	beq.w	800b306 <_dtoa_r+0xb56>
 800a846:	f10a 0303 	add.w	r3, sl, #3
 800a84a:	f000 bd5a 	b.w	800b302 <_dtoa_r+0xb52>
 800a84e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a852:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a856:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a85a:	2200      	movs	r2, #0
 800a85c:	2300      	movs	r3, #0
 800a85e:	f7f6 f8a3 	bl	80009a8 <__aeabi_dcmpeq>
 800a862:	4607      	mov	r7, r0
 800a864:	b158      	cbz	r0, 800a87e <_dtoa_r+0xce>
 800a866:	2301      	movs	r3, #1
 800a868:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a86a:	6013      	str	r3, [r2, #0]
 800a86c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a86e:	b113      	cbz	r3, 800a876 <_dtoa_r+0xc6>
 800a870:	4b89      	ldr	r3, [pc, #548]	@ (800aa98 <_dtoa_r+0x2e8>)
 800a872:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a874:	6013      	str	r3, [r2, #0]
 800a876:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800aa9c <_dtoa_r+0x2ec>
 800a87a:	f000 bd44 	b.w	800b306 <_dtoa_r+0xb56>
 800a87e:	ab14      	add	r3, sp, #80	@ 0x50
 800a880:	9301      	str	r3, [sp, #4]
 800a882:	ab15      	add	r3, sp, #84	@ 0x54
 800a884:	9300      	str	r3, [sp, #0]
 800a886:	4648      	mov	r0, r9
 800a888:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a88c:	f001 f984 	bl	800bb98 <__d2b>
 800a890:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a894:	9003      	str	r0, [sp, #12]
 800a896:	2e00      	cmp	r6, #0
 800a898:	d078      	beq.n	800a98c <_dtoa_r+0x1dc>
 800a89a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a89e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a8a0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a8a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8a8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a8ac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a8b0:	9712      	str	r7, [sp, #72]	@ 0x48
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	4b7a      	ldr	r3, [pc, #488]	@ (800aaa0 <_dtoa_r+0x2f0>)
 800a8b8:	f7f5 fc56 	bl	8000168 <__aeabi_dsub>
 800a8bc:	a36c      	add	r3, pc, #432	@ (adr r3, 800aa70 <_dtoa_r+0x2c0>)
 800a8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c2:	f7f5 fe09 	bl	80004d8 <__aeabi_dmul>
 800a8c6:	a36c      	add	r3, pc, #432	@ (adr r3, 800aa78 <_dtoa_r+0x2c8>)
 800a8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8cc:	f7f5 fc4e 	bl	800016c <__adddf3>
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	460d      	mov	r5, r1
 800a8d6:	f7f5 fd95 	bl	8000404 <__aeabi_i2d>
 800a8da:	a369      	add	r3, pc, #420	@ (adr r3, 800aa80 <_dtoa_r+0x2d0>)
 800a8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e0:	f7f5 fdfa 	bl	80004d8 <__aeabi_dmul>
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	4620      	mov	r0, r4
 800a8ea:	4629      	mov	r1, r5
 800a8ec:	f7f5 fc3e 	bl	800016c <__adddf3>
 800a8f0:	4604      	mov	r4, r0
 800a8f2:	460d      	mov	r5, r1
 800a8f4:	f7f6 f8a0 	bl	8000a38 <__aeabi_d2iz>
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	4607      	mov	r7, r0
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	4620      	mov	r0, r4
 800a900:	4629      	mov	r1, r5
 800a902:	f7f6 f85b 	bl	80009bc <__aeabi_dcmplt>
 800a906:	b140      	cbz	r0, 800a91a <_dtoa_r+0x16a>
 800a908:	4638      	mov	r0, r7
 800a90a:	f7f5 fd7b 	bl	8000404 <__aeabi_i2d>
 800a90e:	4622      	mov	r2, r4
 800a910:	462b      	mov	r3, r5
 800a912:	f7f6 f849 	bl	80009a8 <__aeabi_dcmpeq>
 800a916:	b900      	cbnz	r0, 800a91a <_dtoa_r+0x16a>
 800a918:	3f01      	subs	r7, #1
 800a91a:	2f16      	cmp	r7, #22
 800a91c:	d854      	bhi.n	800a9c8 <_dtoa_r+0x218>
 800a91e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a922:	4b60      	ldr	r3, [pc, #384]	@ (800aaa4 <_dtoa_r+0x2f4>)
 800a924:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92c:	f7f6 f846 	bl	80009bc <__aeabi_dcmplt>
 800a930:	2800      	cmp	r0, #0
 800a932:	d04b      	beq.n	800a9cc <_dtoa_r+0x21c>
 800a934:	2300      	movs	r3, #0
 800a936:	3f01      	subs	r7, #1
 800a938:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a93a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a93c:	1b9b      	subs	r3, r3, r6
 800a93e:	1e5a      	subs	r2, r3, #1
 800a940:	bf49      	itett	mi
 800a942:	f1c3 0301 	rsbmi	r3, r3, #1
 800a946:	2300      	movpl	r3, #0
 800a948:	9304      	strmi	r3, [sp, #16]
 800a94a:	2300      	movmi	r3, #0
 800a94c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a94e:	bf54      	ite	pl
 800a950:	9304      	strpl	r3, [sp, #16]
 800a952:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a954:	2f00      	cmp	r7, #0
 800a956:	db3b      	blt.n	800a9d0 <_dtoa_r+0x220>
 800a958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a95a:	970e      	str	r7, [sp, #56]	@ 0x38
 800a95c:	443b      	add	r3, r7
 800a95e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a960:	2300      	movs	r3, #0
 800a962:	930a      	str	r3, [sp, #40]	@ 0x28
 800a964:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a966:	2b09      	cmp	r3, #9
 800a968:	d865      	bhi.n	800aa36 <_dtoa_r+0x286>
 800a96a:	2b05      	cmp	r3, #5
 800a96c:	bfc4      	itt	gt
 800a96e:	3b04      	subgt	r3, #4
 800a970:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a972:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a974:	bfc8      	it	gt
 800a976:	2400      	movgt	r4, #0
 800a978:	f1a3 0302 	sub.w	r3, r3, #2
 800a97c:	bfd8      	it	le
 800a97e:	2401      	movle	r4, #1
 800a980:	2b03      	cmp	r3, #3
 800a982:	d864      	bhi.n	800aa4e <_dtoa_r+0x29e>
 800a984:	e8df f003 	tbb	[pc, r3]
 800a988:	2c385553 	.word	0x2c385553
 800a98c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a990:	441e      	add	r6, r3
 800a992:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a996:	2b20      	cmp	r3, #32
 800a998:	bfc1      	itttt	gt
 800a99a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a99e:	fa08 f803 	lslgt.w	r8, r8, r3
 800a9a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a9a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a9aa:	bfd6      	itet	le
 800a9ac:	f1c3 0320 	rsble	r3, r3, #32
 800a9b0:	ea48 0003 	orrgt.w	r0, r8, r3
 800a9b4:	fa04 f003 	lslle.w	r0, r4, r3
 800a9b8:	f7f5 fd14 	bl	80003e4 <__aeabi_ui2d>
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a9c2:	3e01      	subs	r6, #1
 800a9c4:	9212      	str	r2, [sp, #72]	@ 0x48
 800a9c6:	e774      	b.n	800a8b2 <_dtoa_r+0x102>
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e7b5      	b.n	800a938 <_dtoa_r+0x188>
 800a9cc:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a9ce:	e7b4      	b.n	800a93a <_dtoa_r+0x18a>
 800a9d0:	9b04      	ldr	r3, [sp, #16]
 800a9d2:	1bdb      	subs	r3, r3, r7
 800a9d4:	9304      	str	r3, [sp, #16]
 800a9d6:	427b      	negs	r3, r7
 800a9d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9da:	2300      	movs	r3, #0
 800a9dc:	930e      	str	r3, [sp, #56]	@ 0x38
 800a9de:	e7c1      	b.n	800a964 <_dtoa_r+0x1b4>
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9e6:	eb07 0b03 	add.w	fp, r7, r3
 800a9ea:	f10b 0301 	add.w	r3, fp, #1
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	9308      	str	r3, [sp, #32]
 800a9f2:	bfb8      	it	lt
 800a9f4:	2301      	movlt	r3, #1
 800a9f6:	e006      	b.n	800aa06 <_dtoa_r+0x256>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	dd28      	ble.n	800aa54 <_dtoa_r+0x2a4>
 800aa02:	469b      	mov	fp, r3
 800aa04:	9308      	str	r3, [sp, #32]
 800aa06:	2100      	movs	r1, #0
 800aa08:	2204      	movs	r2, #4
 800aa0a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800aa0e:	f102 0514 	add.w	r5, r2, #20
 800aa12:	429d      	cmp	r5, r3
 800aa14:	d926      	bls.n	800aa64 <_dtoa_r+0x2b4>
 800aa16:	6041      	str	r1, [r0, #4]
 800aa18:	4648      	mov	r0, r9
 800aa1a:	f000 fd9b 	bl	800b554 <_Balloc>
 800aa1e:	4682      	mov	sl, r0
 800aa20:	2800      	cmp	r0, #0
 800aa22:	d143      	bne.n	800aaac <_dtoa_r+0x2fc>
 800aa24:	4602      	mov	r2, r0
 800aa26:	f240 11af 	movw	r1, #431	@ 0x1af
 800aa2a:	4b1f      	ldr	r3, [pc, #124]	@ (800aaa8 <_dtoa_r+0x2f8>)
 800aa2c:	e6d4      	b.n	800a7d8 <_dtoa_r+0x28>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	e7e3      	b.n	800a9fa <_dtoa_r+0x24a>
 800aa32:	2300      	movs	r3, #0
 800aa34:	e7d5      	b.n	800a9e2 <_dtoa_r+0x232>
 800aa36:	2401      	movs	r4, #1
 800aa38:	2300      	movs	r3, #0
 800aa3a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aa3c:	9320      	str	r3, [sp, #128]	@ 0x80
 800aa3e:	f04f 3bff 	mov.w	fp, #4294967295
 800aa42:	2200      	movs	r2, #0
 800aa44:	2312      	movs	r3, #18
 800aa46:	f8cd b020 	str.w	fp, [sp, #32]
 800aa4a:	9221      	str	r2, [sp, #132]	@ 0x84
 800aa4c:	e7db      	b.n	800aa06 <_dtoa_r+0x256>
 800aa4e:	2301      	movs	r3, #1
 800aa50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa52:	e7f4      	b.n	800aa3e <_dtoa_r+0x28e>
 800aa54:	f04f 0b01 	mov.w	fp, #1
 800aa58:	465b      	mov	r3, fp
 800aa5a:	f8cd b020 	str.w	fp, [sp, #32]
 800aa5e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800aa62:	e7d0      	b.n	800aa06 <_dtoa_r+0x256>
 800aa64:	3101      	adds	r1, #1
 800aa66:	0052      	lsls	r2, r2, #1
 800aa68:	e7d1      	b.n	800aa0e <_dtoa_r+0x25e>
 800aa6a:	bf00      	nop
 800aa6c:	f3af 8000 	nop.w
 800aa70:	636f4361 	.word	0x636f4361
 800aa74:	3fd287a7 	.word	0x3fd287a7
 800aa78:	8b60c8b3 	.word	0x8b60c8b3
 800aa7c:	3fc68a28 	.word	0x3fc68a28
 800aa80:	509f79fb 	.word	0x509f79fb
 800aa84:	3fd34413 	.word	0x3fd34413
 800aa88:	0800c4df 	.word	0x0800c4df
 800aa8c:	0800c4f6 	.word	0x0800c4f6
 800aa90:	7ff00000 	.word	0x7ff00000
 800aa94:	0800c4db 	.word	0x0800c4db
 800aa98:	0800c4af 	.word	0x0800c4af
 800aa9c:	0800c4ae 	.word	0x0800c4ae
 800aaa0:	3ff80000 	.word	0x3ff80000
 800aaa4:	0800c648 	.word	0x0800c648
 800aaa8:	0800c54e 	.word	0x0800c54e
 800aaac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aab0:	6018      	str	r0, [r3, #0]
 800aab2:	9b08      	ldr	r3, [sp, #32]
 800aab4:	2b0e      	cmp	r3, #14
 800aab6:	f200 80a1 	bhi.w	800abfc <_dtoa_r+0x44c>
 800aaba:	2c00      	cmp	r4, #0
 800aabc:	f000 809e 	beq.w	800abfc <_dtoa_r+0x44c>
 800aac0:	2f00      	cmp	r7, #0
 800aac2:	dd33      	ble.n	800ab2c <_dtoa_r+0x37c>
 800aac4:	4b9c      	ldr	r3, [pc, #624]	@ (800ad38 <_dtoa_r+0x588>)
 800aac6:	f007 020f 	and.w	r2, r7, #15
 800aaca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aace:	05f8      	lsls	r0, r7, #23
 800aad0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aad4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800aad8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aadc:	d516      	bpl.n	800ab0c <_dtoa_r+0x35c>
 800aade:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aae2:	4b96      	ldr	r3, [pc, #600]	@ (800ad3c <_dtoa_r+0x58c>)
 800aae4:	2603      	movs	r6, #3
 800aae6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aaea:	f7f5 fe1f 	bl	800072c <__aeabi_ddiv>
 800aaee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aaf2:	f004 040f 	and.w	r4, r4, #15
 800aaf6:	4d91      	ldr	r5, [pc, #580]	@ (800ad3c <_dtoa_r+0x58c>)
 800aaf8:	b954      	cbnz	r4, 800ab10 <_dtoa_r+0x360>
 800aafa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aafe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab02:	f7f5 fe13 	bl	800072c <__aeabi_ddiv>
 800ab06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ab0a:	e028      	b.n	800ab5e <_dtoa_r+0x3ae>
 800ab0c:	2602      	movs	r6, #2
 800ab0e:	e7f2      	b.n	800aaf6 <_dtoa_r+0x346>
 800ab10:	07e1      	lsls	r1, r4, #31
 800ab12:	d508      	bpl.n	800ab26 <_dtoa_r+0x376>
 800ab14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ab18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab1c:	f7f5 fcdc 	bl	80004d8 <__aeabi_dmul>
 800ab20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ab24:	3601      	adds	r6, #1
 800ab26:	1064      	asrs	r4, r4, #1
 800ab28:	3508      	adds	r5, #8
 800ab2a:	e7e5      	b.n	800aaf8 <_dtoa_r+0x348>
 800ab2c:	f000 80af 	beq.w	800ac8e <_dtoa_r+0x4de>
 800ab30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab34:	427c      	negs	r4, r7
 800ab36:	4b80      	ldr	r3, [pc, #512]	@ (800ad38 <_dtoa_r+0x588>)
 800ab38:	f004 020f 	and.w	r2, r4, #15
 800ab3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab44:	f7f5 fcc8 	bl	80004d8 <__aeabi_dmul>
 800ab48:	2602      	movs	r6, #2
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ab50:	4d7a      	ldr	r5, [pc, #488]	@ (800ad3c <_dtoa_r+0x58c>)
 800ab52:	1124      	asrs	r4, r4, #4
 800ab54:	2c00      	cmp	r4, #0
 800ab56:	f040 808f 	bne.w	800ac78 <_dtoa_r+0x4c8>
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d1d3      	bne.n	800ab06 <_dtoa_r+0x356>
 800ab5e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800ab62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	f000 8094 	beq.w	800ac92 <_dtoa_r+0x4e2>
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	4629      	mov	r1, r5
 800ab70:	4b73      	ldr	r3, [pc, #460]	@ (800ad40 <_dtoa_r+0x590>)
 800ab72:	f7f5 ff23 	bl	80009bc <__aeabi_dcmplt>
 800ab76:	2800      	cmp	r0, #0
 800ab78:	f000 808b 	beq.w	800ac92 <_dtoa_r+0x4e2>
 800ab7c:	9b08      	ldr	r3, [sp, #32]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f000 8087 	beq.w	800ac92 <_dtoa_r+0x4e2>
 800ab84:	f1bb 0f00 	cmp.w	fp, #0
 800ab88:	dd34      	ble.n	800abf4 <_dtoa_r+0x444>
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	4629      	mov	r1, r5
 800ab90:	4b6c      	ldr	r3, [pc, #432]	@ (800ad44 <_dtoa_r+0x594>)
 800ab92:	f7f5 fca1 	bl	80004d8 <__aeabi_dmul>
 800ab96:	465c      	mov	r4, fp
 800ab98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ab9c:	f107 38ff 	add.w	r8, r7, #4294967295
 800aba0:	3601      	adds	r6, #1
 800aba2:	4630      	mov	r0, r6
 800aba4:	f7f5 fc2e 	bl	8000404 <__aeabi_i2d>
 800aba8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800abac:	f7f5 fc94 	bl	80004d8 <__aeabi_dmul>
 800abb0:	2200      	movs	r2, #0
 800abb2:	4b65      	ldr	r3, [pc, #404]	@ (800ad48 <_dtoa_r+0x598>)
 800abb4:	f7f5 fada 	bl	800016c <__adddf3>
 800abb8:	4605      	mov	r5, r0
 800abba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800abbe:	2c00      	cmp	r4, #0
 800abc0:	d16a      	bne.n	800ac98 <_dtoa_r+0x4e8>
 800abc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abc6:	2200      	movs	r2, #0
 800abc8:	4b60      	ldr	r3, [pc, #384]	@ (800ad4c <_dtoa_r+0x59c>)
 800abca:	f7f5 facd 	bl	8000168 <__aeabi_dsub>
 800abce:	4602      	mov	r2, r0
 800abd0:	460b      	mov	r3, r1
 800abd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800abd6:	462a      	mov	r2, r5
 800abd8:	4633      	mov	r3, r6
 800abda:	f7f5 ff0d 	bl	80009f8 <__aeabi_dcmpgt>
 800abde:	2800      	cmp	r0, #0
 800abe0:	f040 8298 	bne.w	800b114 <_dtoa_r+0x964>
 800abe4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abe8:	462a      	mov	r2, r5
 800abea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800abee:	f7f5 fee5 	bl	80009bc <__aeabi_dcmplt>
 800abf2:	bb38      	cbnz	r0, 800ac44 <_dtoa_r+0x494>
 800abf4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800abf8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800abfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	f2c0 8157 	blt.w	800aeb2 <_dtoa_r+0x702>
 800ac04:	2f0e      	cmp	r7, #14
 800ac06:	f300 8154 	bgt.w	800aeb2 <_dtoa_r+0x702>
 800ac0a:	4b4b      	ldr	r3, [pc, #300]	@ (800ad38 <_dtoa_r+0x588>)
 800ac0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ac10:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac14:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f280 80e5 	bge.w	800adea <_dtoa_r+0x63a>
 800ac20:	9b08      	ldr	r3, [sp, #32]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	f300 80e1 	bgt.w	800adea <_dtoa_r+0x63a>
 800ac28:	d10c      	bne.n	800ac44 <_dtoa_r+0x494>
 800ac2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac2e:	2200      	movs	r2, #0
 800ac30:	4b46      	ldr	r3, [pc, #280]	@ (800ad4c <_dtoa_r+0x59c>)
 800ac32:	f7f5 fc51 	bl	80004d8 <__aeabi_dmul>
 800ac36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac3a:	f7f5 fed3 	bl	80009e4 <__aeabi_dcmpge>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	f000 8266 	beq.w	800b110 <_dtoa_r+0x960>
 800ac44:	2400      	movs	r4, #0
 800ac46:	4625      	mov	r5, r4
 800ac48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac4a:	4656      	mov	r6, sl
 800ac4c:	ea6f 0803 	mvn.w	r8, r3
 800ac50:	2700      	movs	r7, #0
 800ac52:	4621      	mov	r1, r4
 800ac54:	4648      	mov	r0, r9
 800ac56:	f000 fcbd 	bl	800b5d4 <_Bfree>
 800ac5a:	2d00      	cmp	r5, #0
 800ac5c:	f000 80bd 	beq.w	800adda <_dtoa_r+0x62a>
 800ac60:	b12f      	cbz	r7, 800ac6e <_dtoa_r+0x4be>
 800ac62:	42af      	cmp	r7, r5
 800ac64:	d003      	beq.n	800ac6e <_dtoa_r+0x4be>
 800ac66:	4639      	mov	r1, r7
 800ac68:	4648      	mov	r0, r9
 800ac6a:	f000 fcb3 	bl	800b5d4 <_Bfree>
 800ac6e:	4629      	mov	r1, r5
 800ac70:	4648      	mov	r0, r9
 800ac72:	f000 fcaf 	bl	800b5d4 <_Bfree>
 800ac76:	e0b0      	b.n	800adda <_dtoa_r+0x62a>
 800ac78:	07e2      	lsls	r2, r4, #31
 800ac7a:	d505      	bpl.n	800ac88 <_dtoa_r+0x4d8>
 800ac7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac80:	f7f5 fc2a 	bl	80004d8 <__aeabi_dmul>
 800ac84:	2301      	movs	r3, #1
 800ac86:	3601      	adds	r6, #1
 800ac88:	1064      	asrs	r4, r4, #1
 800ac8a:	3508      	adds	r5, #8
 800ac8c:	e762      	b.n	800ab54 <_dtoa_r+0x3a4>
 800ac8e:	2602      	movs	r6, #2
 800ac90:	e765      	b.n	800ab5e <_dtoa_r+0x3ae>
 800ac92:	46b8      	mov	r8, r7
 800ac94:	9c08      	ldr	r4, [sp, #32]
 800ac96:	e784      	b.n	800aba2 <_dtoa_r+0x3f2>
 800ac98:	4b27      	ldr	r3, [pc, #156]	@ (800ad38 <_dtoa_r+0x588>)
 800ac9a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aca0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aca4:	4454      	add	r4, sl
 800aca6:	2900      	cmp	r1, #0
 800aca8:	d054      	beq.n	800ad54 <_dtoa_r+0x5a4>
 800acaa:	2000      	movs	r0, #0
 800acac:	4928      	ldr	r1, [pc, #160]	@ (800ad50 <_dtoa_r+0x5a0>)
 800acae:	f7f5 fd3d 	bl	800072c <__aeabi_ddiv>
 800acb2:	4633      	mov	r3, r6
 800acb4:	462a      	mov	r2, r5
 800acb6:	f7f5 fa57 	bl	8000168 <__aeabi_dsub>
 800acba:	4656      	mov	r6, sl
 800acbc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800acc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acc4:	f7f5 feb8 	bl	8000a38 <__aeabi_d2iz>
 800acc8:	4605      	mov	r5, r0
 800acca:	f7f5 fb9b 	bl	8000404 <__aeabi_i2d>
 800acce:	4602      	mov	r2, r0
 800acd0:	460b      	mov	r3, r1
 800acd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acd6:	f7f5 fa47 	bl	8000168 <__aeabi_dsub>
 800acda:	4602      	mov	r2, r0
 800acdc:	460b      	mov	r3, r1
 800acde:	3530      	adds	r5, #48	@ 0x30
 800ace0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ace4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ace8:	f806 5b01 	strb.w	r5, [r6], #1
 800acec:	f7f5 fe66 	bl	80009bc <__aeabi_dcmplt>
 800acf0:	2800      	cmp	r0, #0
 800acf2:	d172      	bne.n	800adda <_dtoa_r+0x62a>
 800acf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acf8:	2000      	movs	r0, #0
 800acfa:	4911      	ldr	r1, [pc, #68]	@ (800ad40 <_dtoa_r+0x590>)
 800acfc:	f7f5 fa34 	bl	8000168 <__aeabi_dsub>
 800ad00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad04:	f7f5 fe5a 	bl	80009bc <__aeabi_dcmplt>
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	f040 80b4 	bne.w	800ae76 <_dtoa_r+0x6c6>
 800ad0e:	42a6      	cmp	r6, r4
 800ad10:	f43f af70 	beq.w	800abf4 <_dtoa_r+0x444>
 800ad14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad18:	2200      	movs	r2, #0
 800ad1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad44 <_dtoa_r+0x594>)
 800ad1c:	f7f5 fbdc 	bl	80004d8 <__aeabi_dmul>
 800ad20:	2200      	movs	r2, #0
 800ad22:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad2a:	4b06      	ldr	r3, [pc, #24]	@ (800ad44 <_dtoa_r+0x594>)
 800ad2c:	f7f5 fbd4 	bl	80004d8 <__aeabi_dmul>
 800ad30:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad34:	e7c4      	b.n	800acc0 <_dtoa_r+0x510>
 800ad36:	bf00      	nop
 800ad38:	0800c648 	.word	0x0800c648
 800ad3c:	0800c620 	.word	0x0800c620
 800ad40:	3ff00000 	.word	0x3ff00000
 800ad44:	40240000 	.word	0x40240000
 800ad48:	401c0000 	.word	0x401c0000
 800ad4c:	40140000 	.word	0x40140000
 800ad50:	3fe00000 	.word	0x3fe00000
 800ad54:	4631      	mov	r1, r6
 800ad56:	4628      	mov	r0, r5
 800ad58:	f7f5 fbbe 	bl	80004d8 <__aeabi_dmul>
 800ad5c:	4656      	mov	r6, sl
 800ad5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad62:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ad64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad68:	f7f5 fe66 	bl	8000a38 <__aeabi_d2iz>
 800ad6c:	4605      	mov	r5, r0
 800ad6e:	f7f5 fb49 	bl	8000404 <__aeabi_i2d>
 800ad72:	4602      	mov	r2, r0
 800ad74:	460b      	mov	r3, r1
 800ad76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad7a:	f7f5 f9f5 	bl	8000168 <__aeabi_dsub>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	460b      	mov	r3, r1
 800ad82:	3530      	adds	r5, #48	@ 0x30
 800ad84:	f806 5b01 	strb.w	r5, [r6], #1
 800ad88:	42a6      	cmp	r6, r4
 800ad8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ad8e:	f04f 0200 	mov.w	r2, #0
 800ad92:	d124      	bne.n	800adde <_dtoa_r+0x62e>
 800ad94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad98:	4bae      	ldr	r3, [pc, #696]	@ (800b054 <_dtoa_r+0x8a4>)
 800ad9a:	f7f5 f9e7 	bl	800016c <__adddf3>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	460b      	mov	r3, r1
 800ada2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ada6:	f7f5 fe27 	bl	80009f8 <__aeabi_dcmpgt>
 800adaa:	2800      	cmp	r0, #0
 800adac:	d163      	bne.n	800ae76 <_dtoa_r+0x6c6>
 800adae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800adb2:	2000      	movs	r0, #0
 800adb4:	49a7      	ldr	r1, [pc, #668]	@ (800b054 <_dtoa_r+0x8a4>)
 800adb6:	f7f5 f9d7 	bl	8000168 <__aeabi_dsub>
 800adba:	4602      	mov	r2, r0
 800adbc:	460b      	mov	r3, r1
 800adbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adc2:	f7f5 fdfb 	bl	80009bc <__aeabi_dcmplt>
 800adc6:	2800      	cmp	r0, #0
 800adc8:	f43f af14 	beq.w	800abf4 <_dtoa_r+0x444>
 800adcc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800adce:	1e73      	subs	r3, r6, #1
 800add0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800add2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800add6:	2b30      	cmp	r3, #48	@ 0x30
 800add8:	d0f8      	beq.n	800adcc <_dtoa_r+0x61c>
 800adda:	4647      	mov	r7, r8
 800addc:	e03b      	b.n	800ae56 <_dtoa_r+0x6a6>
 800adde:	4b9e      	ldr	r3, [pc, #632]	@ (800b058 <_dtoa_r+0x8a8>)
 800ade0:	f7f5 fb7a 	bl	80004d8 <__aeabi_dmul>
 800ade4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ade8:	e7bc      	b.n	800ad64 <_dtoa_r+0x5b4>
 800adea:	4656      	mov	r6, sl
 800adec:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800adf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adf4:	4620      	mov	r0, r4
 800adf6:	4629      	mov	r1, r5
 800adf8:	f7f5 fc98 	bl	800072c <__aeabi_ddiv>
 800adfc:	f7f5 fe1c 	bl	8000a38 <__aeabi_d2iz>
 800ae00:	4680      	mov	r8, r0
 800ae02:	f7f5 faff 	bl	8000404 <__aeabi_i2d>
 800ae06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae0a:	f7f5 fb65 	bl	80004d8 <__aeabi_dmul>
 800ae0e:	4602      	mov	r2, r0
 800ae10:	460b      	mov	r3, r1
 800ae12:	4620      	mov	r0, r4
 800ae14:	4629      	mov	r1, r5
 800ae16:	f7f5 f9a7 	bl	8000168 <__aeabi_dsub>
 800ae1a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ae1e:	9d08      	ldr	r5, [sp, #32]
 800ae20:	f806 4b01 	strb.w	r4, [r6], #1
 800ae24:	eba6 040a 	sub.w	r4, r6, sl
 800ae28:	42a5      	cmp	r5, r4
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	d133      	bne.n	800ae98 <_dtoa_r+0x6e8>
 800ae30:	f7f5 f99c 	bl	800016c <__adddf3>
 800ae34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae38:	4604      	mov	r4, r0
 800ae3a:	460d      	mov	r5, r1
 800ae3c:	f7f5 fddc 	bl	80009f8 <__aeabi_dcmpgt>
 800ae40:	b9c0      	cbnz	r0, 800ae74 <_dtoa_r+0x6c4>
 800ae42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae46:	4620      	mov	r0, r4
 800ae48:	4629      	mov	r1, r5
 800ae4a:	f7f5 fdad 	bl	80009a8 <__aeabi_dcmpeq>
 800ae4e:	b110      	cbz	r0, 800ae56 <_dtoa_r+0x6a6>
 800ae50:	f018 0f01 	tst.w	r8, #1
 800ae54:	d10e      	bne.n	800ae74 <_dtoa_r+0x6c4>
 800ae56:	4648      	mov	r0, r9
 800ae58:	9903      	ldr	r1, [sp, #12]
 800ae5a:	f000 fbbb 	bl	800b5d4 <_Bfree>
 800ae5e:	2300      	movs	r3, #0
 800ae60:	7033      	strb	r3, [r6, #0]
 800ae62:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ae64:	3701      	adds	r7, #1
 800ae66:	601f      	str	r7, [r3, #0]
 800ae68:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f000 824b 	beq.w	800b306 <_dtoa_r+0xb56>
 800ae70:	601e      	str	r6, [r3, #0]
 800ae72:	e248      	b.n	800b306 <_dtoa_r+0xb56>
 800ae74:	46b8      	mov	r8, r7
 800ae76:	4633      	mov	r3, r6
 800ae78:	461e      	mov	r6, r3
 800ae7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae7e:	2a39      	cmp	r2, #57	@ 0x39
 800ae80:	d106      	bne.n	800ae90 <_dtoa_r+0x6e0>
 800ae82:	459a      	cmp	sl, r3
 800ae84:	d1f8      	bne.n	800ae78 <_dtoa_r+0x6c8>
 800ae86:	2230      	movs	r2, #48	@ 0x30
 800ae88:	f108 0801 	add.w	r8, r8, #1
 800ae8c:	f88a 2000 	strb.w	r2, [sl]
 800ae90:	781a      	ldrb	r2, [r3, #0]
 800ae92:	3201      	adds	r2, #1
 800ae94:	701a      	strb	r2, [r3, #0]
 800ae96:	e7a0      	b.n	800adda <_dtoa_r+0x62a>
 800ae98:	2200      	movs	r2, #0
 800ae9a:	4b6f      	ldr	r3, [pc, #444]	@ (800b058 <_dtoa_r+0x8a8>)
 800ae9c:	f7f5 fb1c 	bl	80004d8 <__aeabi_dmul>
 800aea0:	2200      	movs	r2, #0
 800aea2:	2300      	movs	r3, #0
 800aea4:	4604      	mov	r4, r0
 800aea6:	460d      	mov	r5, r1
 800aea8:	f7f5 fd7e 	bl	80009a8 <__aeabi_dcmpeq>
 800aeac:	2800      	cmp	r0, #0
 800aeae:	d09f      	beq.n	800adf0 <_dtoa_r+0x640>
 800aeb0:	e7d1      	b.n	800ae56 <_dtoa_r+0x6a6>
 800aeb2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800aeb4:	2a00      	cmp	r2, #0
 800aeb6:	f000 80ea 	beq.w	800b08e <_dtoa_r+0x8de>
 800aeba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aebc:	2a01      	cmp	r2, #1
 800aebe:	f300 80cd 	bgt.w	800b05c <_dtoa_r+0x8ac>
 800aec2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aec4:	2a00      	cmp	r2, #0
 800aec6:	f000 80c1 	beq.w	800b04c <_dtoa_r+0x89c>
 800aeca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800aece:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800aed0:	9e04      	ldr	r6, [sp, #16]
 800aed2:	9a04      	ldr	r2, [sp, #16]
 800aed4:	2101      	movs	r1, #1
 800aed6:	441a      	add	r2, r3
 800aed8:	9204      	str	r2, [sp, #16]
 800aeda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aedc:	4648      	mov	r0, r9
 800aede:	441a      	add	r2, r3
 800aee0:	9209      	str	r2, [sp, #36]	@ 0x24
 800aee2:	f000 fc2b 	bl	800b73c <__i2b>
 800aee6:	4605      	mov	r5, r0
 800aee8:	b166      	cbz	r6, 800af04 <_dtoa_r+0x754>
 800aeea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	dd09      	ble.n	800af04 <_dtoa_r+0x754>
 800aef0:	42b3      	cmp	r3, r6
 800aef2:	bfa8      	it	ge
 800aef4:	4633      	movge	r3, r6
 800aef6:	9a04      	ldr	r2, [sp, #16]
 800aef8:	1af6      	subs	r6, r6, r3
 800aefa:	1ad2      	subs	r2, r2, r3
 800aefc:	9204      	str	r2, [sp, #16]
 800aefe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	9309      	str	r3, [sp, #36]	@ 0x24
 800af04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af06:	b30b      	cbz	r3, 800af4c <_dtoa_r+0x79c>
 800af08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	f000 80c6 	beq.w	800b09c <_dtoa_r+0x8ec>
 800af10:	2c00      	cmp	r4, #0
 800af12:	f000 80c0 	beq.w	800b096 <_dtoa_r+0x8e6>
 800af16:	4629      	mov	r1, r5
 800af18:	4622      	mov	r2, r4
 800af1a:	4648      	mov	r0, r9
 800af1c:	f000 fcc6 	bl	800b8ac <__pow5mult>
 800af20:	9a03      	ldr	r2, [sp, #12]
 800af22:	4601      	mov	r1, r0
 800af24:	4605      	mov	r5, r0
 800af26:	4648      	mov	r0, r9
 800af28:	f000 fc1e 	bl	800b768 <__multiply>
 800af2c:	9903      	ldr	r1, [sp, #12]
 800af2e:	4680      	mov	r8, r0
 800af30:	4648      	mov	r0, r9
 800af32:	f000 fb4f 	bl	800b5d4 <_Bfree>
 800af36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af38:	1b1b      	subs	r3, r3, r4
 800af3a:	930a      	str	r3, [sp, #40]	@ 0x28
 800af3c:	f000 80b1 	beq.w	800b0a2 <_dtoa_r+0x8f2>
 800af40:	4641      	mov	r1, r8
 800af42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af44:	4648      	mov	r0, r9
 800af46:	f000 fcb1 	bl	800b8ac <__pow5mult>
 800af4a:	9003      	str	r0, [sp, #12]
 800af4c:	2101      	movs	r1, #1
 800af4e:	4648      	mov	r0, r9
 800af50:	f000 fbf4 	bl	800b73c <__i2b>
 800af54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af56:	4604      	mov	r4, r0
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f000 81d8 	beq.w	800b30e <_dtoa_r+0xb5e>
 800af5e:	461a      	mov	r2, r3
 800af60:	4601      	mov	r1, r0
 800af62:	4648      	mov	r0, r9
 800af64:	f000 fca2 	bl	800b8ac <__pow5mult>
 800af68:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800af6a:	4604      	mov	r4, r0
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	f300 809f 	bgt.w	800b0b0 <_dtoa_r+0x900>
 800af72:	9b06      	ldr	r3, [sp, #24]
 800af74:	2b00      	cmp	r3, #0
 800af76:	f040 8097 	bne.w	800b0a8 <_dtoa_r+0x8f8>
 800af7a:	9b07      	ldr	r3, [sp, #28]
 800af7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af80:	2b00      	cmp	r3, #0
 800af82:	f040 8093 	bne.w	800b0ac <_dtoa_r+0x8fc>
 800af86:	9b07      	ldr	r3, [sp, #28]
 800af88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af8c:	0d1b      	lsrs	r3, r3, #20
 800af8e:	051b      	lsls	r3, r3, #20
 800af90:	b133      	cbz	r3, 800afa0 <_dtoa_r+0x7f0>
 800af92:	9b04      	ldr	r3, [sp, #16]
 800af94:	3301      	adds	r3, #1
 800af96:	9304      	str	r3, [sp, #16]
 800af98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af9a:	3301      	adds	r3, #1
 800af9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af9e:	2301      	movs	r3, #1
 800afa0:	930a      	str	r3, [sp, #40]	@ 0x28
 800afa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	f000 81b8 	beq.w	800b31a <_dtoa_r+0xb6a>
 800afaa:	6923      	ldr	r3, [r4, #16]
 800afac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afb0:	6918      	ldr	r0, [r3, #16]
 800afb2:	f000 fb77 	bl	800b6a4 <__hi0bits>
 800afb6:	f1c0 0020 	rsb	r0, r0, #32
 800afba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afbc:	4418      	add	r0, r3
 800afbe:	f010 001f 	ands.w	r0, r0, #31
 800afc2:	f000 8082 	beq.w	800b0ca <_dtoa_r+0x91a>
 800afc6:	f1c0 0320 	rsb	r3, r0, #32
 800afca:	2b04      	cmp	r3, #4
 800afcc:	dd73      	ble.n	800b0b6 <_dtoa_r+0x906>
 800afce:	9b04      	ldr	r3, [sp, #16]
 800afd0:	f1c0 001c 	rsb	r0, r0, #28
 800afd4:	4403      	add	r3, r0
 800afd6:	9304      	str	r3, [sp, #16]
 800afd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afda:	4406      	add	r6, r0
 800afdc:	4403      	add	r3, r0
 800afde:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe0:	9b04      	ldr	r3, [sp, #16]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	dd05      	ble.n	800aff2 <_dtoa_r+0x842>
 800afe6:	461a      	mov	r2, r3
 800afe8:	4648      	mov	r0, r9
 800afea:	9903      	ldr	r1, [sp, #12]
 800afec:	f000 fcb8 	bl	800b960 <__lshift>
 800aff0:	9003      	str	r0, [sp, #12]
 800aff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	dd05      	ble.n	800b004 <_dtoa_r+0x854>
 800aff8:	4621      	mov	r1, r4
 800affa:	461a      	mov	r2, r3
 800affc:	4648      	mov	r0, r9
 800affe:	f000 fcaf 	bl	800b960 <__lshift>
 800b002:	4604      	mov	r4, r0
 800b004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b006:	2b00      	cmp	r3, #0
 800b008:	d061      	beq.n	800b0ce <_dtoa_r+0x91e>
 800b00a:	4621      	mov	r1, r4
 800b00c:	9803      	ldr	r0, [sp, #12]
 800b00e:	f000 fd13 	bl	800ba38 <__mcmp>
 800b012:	2800      	cmp	r0, #0
 800b014:	da5b      	bge.n	800b0ce <_dtoa_r+0x91e>
 800b016:	2300      	movs	r3, #0
 800b018:	220a      	movs	r2, #10
 800b01a:	4648      	mov	r0, r9
 800b01c:	9903      	ldr	r1, [sp, #12]
 800b01e:	f000 fafb 	bl	800b618 <__multadd>
 800b022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b024:	f107 38ff 	add.w	r8, r7, #4294967295
 800b028:	9003      	str	r0, [sp, #12]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 8177 	beq.w	800b31e <_dtoa_r+0xb6e>
 800b030:	4629      	mov	r1, r5
 800b032:	2300      	movs	r3, #0
 800b034:	220a      	movs	r2, #10
 800b036:	4648      	mov	r0, r9
 800b038:	f000 faee 	bl	800b618 <__multadd>
 800b03c:	f1bb 0f00 	cmp.w	fp, #0
 800b040:	4605      	mov	r5, r0
 800b042:	dc6f      	bgt.n	800b124 <_dtoa_r+0x974>
 800b044:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b046:	2b02      	cmp	r3, #2
 800b048:	dc49      	bgt.n	800b0de <_dtoa_r+0x92e>
 800b04a:	e06b      	b.n	800b124 <_dtoa_r+0x974>
 800b04c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b04e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b052:	e73c      	b.n	800aece <_dtoa_r+0x71e>
 800b054:	3fe00000 	.word	0x3fe00000
 800b058:	40240000 	.word	0x40240000
 800b05c:	9b08      	ldr	r3, [sp, #32]
 800b05e:	1e5c      	subs	r4, r3, #1
 800b060:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b062:	42a3      	cmp	r3, r4
 800b064:	db09      	blt.n	800b07a <_dtoa_r+0x8ca>
 800b066:	1b1c      	subs	r4, r3, r4
 800b068:	9b08      	ldr	r3, [sp, #32]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f6bf af30 	bge.w	800aed0 <_dtoa_r+0x720>
 800b070:	9b04      	ldr	r3, [sp, #16]
 800b072:	9a08      	ldr	r2, [sp, #32]
 800b074:	1a9e      	subs	r6, r3, r2
 800b076:	2300      	movs	r3, #0
 800b078:	e72b      	b.n	800aed2 <_dtoa_r+0x722>
 800b07a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b07c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b07e:	1ae3      	subs	r3, r4, r3
 800b080:	441a      	add	r2, r3
 800b082:	940a      	str	r4, [sp, #40]	@ 0x28
 800b084:	9e04      	ldr	r6, [sp, #16]
 800b086:	2400      	movs	r4, #0
 800b088:	9b08      	ldr	r3, [sp, #32]
 800b08a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b08c:	e721      	b.n	800aed2 <_dtoa_r+0x722>
 800b08e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b090:	9e04      	ldr	r6, [sp, #16]
 800b092:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b094:	e728      	b.n	800aee8 <_dtoa_r+0x738>
 800b096:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b09a:	e751      	b.n	800af40 <_dtoa_r+0x790>
 800b09c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b09e:	9903      	ldr	r1, [sp, #12]
 800b0a0:	e750      	b.n	800af44 <_dtoa_r+0x794>
 800b0a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0a6:	e751      	b.n	800af4c <_dtoa_r+0x79c>
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	e779      	b.n	800afa0 <_dtoa_r+0x7f0>
 800b0ac:	9b06      	ldr	r3, [sp, #24]
 800b0ae:	e777      	b.n	800afa0 <_dtoa_r+0x7f0>
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0b4:	e779      	b.n	800afaa <_dtoa_r+0x7fa>
 800b0b6:	d093      	beq.n	800afe0 <_dtoa_r+0x830>
 800b0b8:	9a04      	ldr	r2, [sp, #16]
 800b0ba:	331c      	adds	r3, #28
 800b0bc:	441a      	add	r2, r3
 800b0be:	9204      	str	r2, [sp, #16]
 800b0c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0c2:	441e      	add	r6, r3
 800b0c4:	441a      	add	r2, r3
 800b0c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0c8:	e78a      	b.n	800afe0 <_dtoa_r+0x830>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	e7f4      	b.n	800b0b8 <_dtoa_r+0x908>
 800b0ce:	9b08      	ldr	r3, [sp, #32]
 800b0d0:	46b8      	mov	r8, r7
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	dc20      	bgt.n	800b118 <_dtoa_r+0x968>
 800b0d6:	469b      	mov	fp, r3
 800b0d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	dd1e      	ble.n	800b11c <_dtoa_r+0x96c>
 800b0de:	f1bb 0f00 	cmp.w	fp, #0
 800b0e2:	f47f adb1 	bne.w	800ac48 <_dtoa_r+0x498>
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	465b      	mov	r3, fp
 800b0ea:	2205      	movs	r2, #5
 800b0ec:	4648      	mov	r0, r9
 800b0ee:	f000 fa93 	bl	800b618 <__multadd>
 800b0f2:	4601      	mov	r1, r0
 800b0f4:	4604      	mov	r4, r0
 800b0f6:	9803      	ldr	r0, [sp, #12]
 800b0f8:	f000 fc9e 	bl	800ba38 <__mcmp>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	f77f ada3 	ble.w	800ac48 <_dtoa_r+0x498>
 800b102:	4656      	mov	r6, sl
 800b104:	2331      	movs	r3, #49	@ 0x31
 800b106:	f108 0801 	add.w	r8, r8, #1
 800b10a:	f806 3b01 	strb.w	r3, [r6], #1
 800b10e:	e59f      	b.n	800ac50 <_dtoa_r+0x4a0>
 800b110:	46b8      	mov	r8, r7
 800b112:	9c08      	ldr	r4, [sp, #32]
 800b114:	4625      	mov	r5, r4
 800b116:	e7f4      	b.n	800b102 <_dtoa_r+0x952>
 800b118:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b11c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b11e:	2b00      	cmp	r3, #0
 800b120:	f000 8101 	beq.w	800b326 <_dtoa_r+0xb76>
 800b124:	2e00      	cmp	r6, #0
 800b126:	dd05      	ble.n	800b134 <_dtoa_r+0x984>
 800b128:	4629      	mov	r1, r5
 800b12a:	4632      	mov	r2, r6
 800b12c:	4648      	mov	r0, r9
 800b12e:	f000 fc17 	bl	800b960 <__lshift>
 800b132:	4605      	mov	r5, r0
 800b134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b136:	2b00      	cmp	r3, #0
 800b138:	d05c      	beq.n	800b1f4 <_dtoa_r+0xa44>
 800b13a:	4648      	mov	r0, r9
 800b13c:	6869      	ldr	r1, [r5, #4]
 800b13e:	f000 fa09 	bl	800b554 <_Balloc>
 800b142:	4606      	mov	r6, r0
 800b144:	b928      	cbnz	r0, 800b152 <_dtoa_r+0x9a2>
 800b146:	4602      	mov	r2, r0
 800b148:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b14c:	4b80      	ldr	r3, [pc, #512]	@ (800b350 <_dtoa_r+0xba0>)
 800b14e:	f7ff bb43 	b.w	800a7d8 <_dtoa_r+0x28>
 800b152:	692a      	ldr	r2, [r5, #16]
 800b154:	f105 010c 	add.w	r1, r5, #12
 800b158:	3202      	adds	r2, #2
 800b15a:	0092      	lsls	r2, r2, #2
 800b15c:	300c      	adds	r0, #12
 800b15e:	f7ff fa90 	bl	800a682 <memcpy>
 800b162:	2201      	movs	r2, #1
 800b164:	4631      	mov	r1, r6
 800b166:	4648      	mov	r0, r9
 800b168:	f000 fbfa 	bl	800b960 <__lshift>
 800b16c:	462f      	mov	r7, r5
 800b16e:	4605      	mov	r5, r0
 800b170:	f10a 0301 	add.w	r3, sl, #1
 800b174:	9304      	str	r3, [sp, #16]
 800b176:	eb0a 030b 	add.w	r3, sl, fp
 800b17a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b17c:	9b06      	ldr	r3, [sp, #24]
 800b17e:	f003 0301 	and.w	r3, r3, #1
 800b182:	9309      	str	r3, [sp, #36]	@ 0x24
 800b184:	9b04      	ldr	r3, [sp, #16]
 800b186:	4621      	mov	r1, r4
 800b188:	9803      	ldr	r0, [sp, #12]
 800b18a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b18e:	f7ff fa86 	bl	800a69e <quorem>
 800b192:	4603      	mov	r3, r0
 800b194:	4639      	mov	r1, r7
 800b196:	3330      	adds	r3, #48	@ 0x30
 800b198:	9006      	str	r0, [sp, #24]
 800b19a:	9803      	ldr	r0, [sp, #12]
 800b19c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b19e:	f000 fc4b 	bl	800ba38 <__mcmp>
 800b1a2:	462a      	mov	r2, r5
 800b1a4:	9008      	str	r0, [sp, #32]
 800b1a6:	4621      	mov	r1, r4
 800b1a8:	4648      	mov	r0, r9
 800b1aa:	f000 fc61 	bl	800ba70 <__mdiff>
 800b1ae:	68c2      	ldr	r2, [r0, #12]
 800b1b0:	4606      	mov	r6, r0
 800b1b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1b4:	bb02      	cbnz	r2, 800b1f8 <_dtoa_r+0xa48>
 800b1b6:	4601      	mov	r1, r0
 800b1b8:	9803      	ldr	r0, [sp, #12]
 800b1ba:	f000 fc3d 	bl	800ba38 <__mcmp>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1c2:	4631      	mov	r1, r6
 800b1c4:	4648      	mov	r0, r9
 800b1c6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b1ca:	f000 fa03 	bl	800b5d4 <_Bfree>
 800b1ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b1d2:	9e04      	ldr	r6, [sp, #16]
 800b1d4:	ea42 0103 	orr.w	r1, r2, r3
 800b1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1da:	4319      	orrs	r1, r3
 800b1dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1de:	d10d      	bne.n	800b1fc <_dtoa_r+0xa4c>
 800b1e0:	2b39      	cmp	r3, #57	@ 0x39
 800b1e2:	d027      	beq.n	800b234 <_dtoa_r+0xa84>
 800b1e4:	9a08      	ldr	r2, [sp, #32]
 800b1e6:	2a00      	cmp	r2, #0
 800b1e8:	dd01      	ble.n	800b1ee <_dtoa_r+0xa3e>
 800b1ea:	9b06      	ldr	r3, [sp, #24]
 800b1ec:	3331      	adds	r3, #49	@ 0x31
 800b1ee:	f88b 3000 	strb.w	r3, [fp]
 800b1f2:	e52e      	b.n	800ac52 <_dtoa_r+0x4a2>
 800b1f4:	4628      	mov	r0, r5
 800b1f6:	e7b9      	b.n	800b16c <_dtoa_r+0x9bc>
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	e7e2      	b.n	800b1c2 <_dtoa_r+0xa12>
 800b1fc:	9908      	ldr	r1, [sp, #32]
 800b1fe:	2900      	cmp	r1, #0
 800b200:	db04      	blt.n	800b20c <_dtoa_r+0xa5c>
 800b202:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b204:	4301      	orrs	r1, r0
 800b206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b208:	4301      	orrs	r1, r0
 800b20a:	d120      	bne.n	800b24e <_dtoa_r+0xa9e>
 800b20c:	2a00      	cmp	r2, #0
 800b20e:	ddee      	ble.n	800b1ee <_dtoa_r+0xa3e>
 800b210:	2201      	movs	r2, #1
 800b212:	9903      	ldr	r1, [sp, #12]
 800b214:	4648      	mov	r0, r9
 800b216:	9304      	str	r3, [sp, #16]
 800b218:	f000 fba2 	bl	800b960 <__lshift>
 800b21c:	4621      	mov	r1, r4
 800b21e:	9003      	str	r0, [sp, #12]
 800b220:	f000 fc0a 	bl	800ba38 <__mcmp>
 800b224:	2800      	cmp	r0, #0
 800b226:	9b04      	ldr	r3, [sp, #16]
 800b228:	dc02      	bgt.n	800b230 <_dtoa_r+0xa80>
 800b22a:	d1e0      	bne.n	800b1ee <_dtoa_r+0xa3e>
 800b22c:	07da      	lsls	r2, r3, #31
 800b22e:	d5de      	bpl.n	800b1ee <_dtoa_r+0xa3e>
 800b230:	2b39      	cmp	r3, #57	@ 0x39
 800b232:	d1da      	bne.n	800b1ea <_dtoa_r+0xa3a>
 800b234:	2339      	movs	r3, #57	@ 0x39
 800b236:	f88b 3000 	strb.w	r3, [fp]
 800b23a:	4633      	mov	r3, r6
 800b23c:	461e      	mov	r6, r3
 800b23e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b242:	3b01      	subs	r3, #1
 800b244:	2a39      	cmp	r2, #57	@ 0x39
 800b246:	d04e      	beq.n	800b2e6 <_dtoa_r+0xb36>
 800b248:	3201      	adds	r2, #1
 800b24a:	701a      	strb	r2, [r3, #0]
 800b24c:	e501      	b.n	800ac52 <_dtoa_r+0x4a2>
 800b24e:	2a00      	cmp	r2, #0
 800b250:	dd03      	ble.n	800b25a <_dtoa_r+0xaaa>
 800b252:	2b39      	cmp	r3, #57	@ 0x39
 800b254:	d0ee      	beq.n	800b234 <_dtoa_r+0xa84>
 800b256:	3301      	adds	r3, #1
 800b258:	e7c9      	b.n	800b1ee <_dtoa_r+0xa3e>
 800b25a:	9a04      	ldr	r2, [sp, #16]
 800b25c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b25e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b262:	428a      	cmp	r2, r1
 800b264:	d028      	beq.n	800b2b8 <_dtoa_r+0xb08>
 800b266:	2300      	movs	r3, #0
 800b268:	220a      	movs	r2, #10
 800b26a:	9903      	ldr	r1, [sp, #12]
 800b26c:	4648      	mov	r0, r9
 800b26e:	f000 f9d3 	bl	800b618 <__multadd>
 800b272:	42af      	cmp	r7, r5
 800b274:	9003      	str	r0, [sp, #12]
 800b276:	f04f 0300 	mov.w	r3, #0
 800b27a:	f04f 020a 	mov.w	r2, #10
 800b27e:	4639      	mov	r1, r7
 800b280:	4648      	mov	r0, r9
 800b282:	d107      	bne.n	800b294 <_dtoa_r+0xae4>
 800b284:	f000 f9c8 	bl	800b618 <__multadd>
 800b288:	4607      	mov	r7, r0
 800b28a:	4605      	mov	r5, r0
 800b28c:	9b04      	ldr	r3, [sp, #16]
 800b28e:	3301      	adds	r3, #1
 800b290:	9304      	str	r3, [sp, #16]
 800b292:	e777      	b.n	800b184 <_dtoa_r+0x9d4>
 800b294:	f000 f9c0 	bl	800b618 <__multadd>
 800b298:	4629      	mov	r1, r5
 800b29a:	4607      	mov	r7, r0
 800b29c:	2300      	movs	r3, #0
 800b29e:	220a      	movs	r2, #10
 800b2a0:	4648      	mov	r0, r9
 800b2a2:	f000 f9b9 	bl	800b618 <__multadd>
 800b2a6:	4605      	mov	r5, r0
 800b2a8:	e7f0      	b.n	800b28c <_dtoa_r+0xadc>
 800b2aa:	f1bb 0f00 	cmp.w	fp, #0
 800b2ae:	bfcc      	ite	gt
 800b2b0:	465e      	movgt	r6, fp
 800b2b2:	2601      	movle	r6, #1
 800b2b4:	2700      	movs	r7, #0
 800b2b6:	4456      	add	r6, sl
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	9903      	ldr	r1, [sp, #12]
 800b2bc:	4648      	mov	r0, r9
 800b2be:	9304      	str	r3, [sp, #16]
 800b2c0:	f000 fb4e 	bl	800b960 <__lshift>
 800b2c4:	4621      	mov	r1, r4
 800b2c6:	9003      	str	r0, [sp, #12]
 800b2c8:	f000 fbb6 	bl	800ba38 <__mcmp>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	dcb4      	bgt.n	800b23a <_dtoa_r+0xa8a>
 800b2d0:	d102      	bne.n	800b2d8 <_dtoa_r+0xb28>
 800b2d2:	9b04      	ldr	r3, [sp, #16]
 800b2d4:	07db      	lsls	r3, r3, #31
 800b2d6:	d4b0      	bmi.n	800b23a <_dtoa_r+0xa8a>
 800b2d8:	4633      	mov	r3, r6
 800b2da:	461e      	mov	r6, r3
 800b2dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2e0:	2a30      	cmp	r2, #48	@ 0x30
 800b2e2:	d0fa      	beq.n	800b2da <_dtoa_r+0xb2a>
 800b2e4:	e4b5      	b.n	800ac52 <_dtoa_r+0x4a2>
 800b2e6:	459a      	cmp	sl, r3
 800b2e8:	d1a8      	bne.n	800b23c <_dtoa_r+0xa8c>
 800b2ea:	2331      	movs	r3, #49	@ 0x31
 800b2ec:	f108 0801 	add.w	r8, r8, #1
 800b2f0:	f88a 3000 	strb.w	r3, [sl]
 800b2f4:	e4ad      	b.n	800ac52 <_dtoa_r+0x4a2>
 800b2f6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b2f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b354 <_dtoa_r+0xba4>
 800b2fc:	b11b      	cbz	r3, 800b306 <_dtoa_r+0xb56>
 800b2fe:	f10a 0308 	add.w	r3, sl, #8
 800b302:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b304:	6013      	str	r3, [r2, #0]
 800b306:	4650      	mov	r0, sl
 800b308:	b017      	add	sp, #92	@ 0x5c
 800b30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b30e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b310:	2b01      	cmp	r3, #1
 800b312:	f77f ae2e 	ble.w	800af72 <_dtoa_r+0x7c2>
 800b316:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b318:	930a      	str	r3, [sp, #40]	@ 0x28
 800b31a:	2001      	movs	r0, #1
 800b31c:	e64d      	b.n	800afba <_dtoa_r+0x80a>
 800b31e:	f1bb 0f00 	cmp.w	fp, #0
 800b322:	f77f aed9 	ble.w	800b0d8 <_dtoa_r+0x928>
 800b326:	4656      	mov	r6, sl
 800b328:	4621      	mov	r1, r4
 800b32a:	9803      	ldr	r0, [sp, #12]
 800b32c:	f7ff f9b7 	bl	800a69e <quorem>
 800b330:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b334:	f806 3b01 	strb.w	r3, [r6], #1
 800b338:	eba6 020a 	sub.w	r2, r6, sl
 800b33c:	4593      	cmp	fp, r2
 800b33e:	ddb4      	ble.n	800b2aa <_dtoa_r+0xafa>
 800b340:	2300      	movs	r3, #0
 800b342:	220a      	movs	r2, #10
 800b344:	4648      	mov	r0, r9
 800b346:	9903      	ldr	r1, [sp, #12]
 800b348:	f000 f966 	bl	800b618 <__multadd>
 800b34c:	9003      	str	r0, [sp, #12]
 800b34e:	e7eb      	b.n	800b328 <_dtoa_r+0xb78>
 800b350:	0800c54e 	.word	0x0800c54e
 800b354:	0800c4d2 	.word	0x0800c4d2

0800b358 <_free_r>:
 800b358:	b538      	push	{r3, r4, r5, lr}
 800b35a:	4605      	mov	r5, r0
 800b35c:	2900      	cmp	r1, #0
 800b35e:	d040      	beq.n	800b3e2 <_free_r+0x8a>
 800b360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b364:	1f0c      	subs	r4, r1, #4
 800b366:	2b00      	cmp	r3, #0
 800b368:	bfb8      	it	lt
 800b36a:	18e4      	addlt	r4, r4, r3
 800b36c:	f000 f8e6 	bl	800b53c <__malloc_lock>
 800b370:	4a1c      	ldr	r2, [pc, #112]	@ (800b3e4 <_free_r+0x8c>)
 800b372:	6813      	ldr	r3, [r2, #0]
 800b374:	b933      	cbnz	r3, 800b384 <_free_r+0x2c>
 800b376:	6063      	str	r3, [r4, #4]
 800b378:	6014      	str	r4, [r2, #0]
 800b37a:	4628      	mov	r0, r5
 800b37c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b380:	f000 b8e2 	b.w	800b548 <__malloc_unlock>
 800b384:	42a3      	cmp	r3, r4
 800b386:	d908      	bls.n	800b39a <_free_r+0x42>
 800b388:	6820      	ldr	r0, [r4, #0]
 800b38a:	1821      	adds	r1, r4, r0
 800b38c:	428b      	cmp	r3, r1
 800b38e:	bf01      	itttt	eq
 800b390:	6819      	ldreq	r1, [r3, #0]
 800b392:	685b      	ldreq	r3, [r3, #4]
 800b394:	1809      	addeq	r1, r1, r0
 800b396:	6021      	streq	r1, [r4, #0]
 800b398:	e7ed      	b.n	800b376 <_free_r+0x1e>
 800b39a:	461a      	mov	r2, r3
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	b10b      	cbz	r3, 800b3a4 <_free_r+0x4c>
 800b3a0:	42a3      	cmp	r3, r4
 800b3a2:	d9fa      	bls.n	800b39a <_free_r+0x42>
 800b3a4:	6811      	ldr	r1, [r2, #0]
 800b3a6:	1850      	adds	r0, r2, r1
 800b3a8:	42a0      	cmp	r0, r4
 800b3aa:	d10b      	bne.n	800b3c4 <_free_r+0x6c>
 800b3ac:	6820      	ldr	r0, [r4, #0]
 800b3ae:	4401      	add	r1, r0
 800b3b0:	1850      	adds	r0, r2, r1
 800b3b2:	4283      	cmp	r3, r0
 800b3b4:	6011      	str	r1, [r2, #0]
 800b3b6:	d1e0      	bne.n	800b37a <_free_r+0x22>
 800b3b8:	6818      	ldr	r0, [r3, #0]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	4408      	add	r0, r1
 800b3be:	6010      	str	r0, [r2, #0]
 800b3c0:	6053      	str	r3, [r2, #4]
 800b3c2:	e7da      	b.n	800b37a <_free_r+0x22>
 800b3c4:	d902      	bls.n	800b3cc <_free_r+0x74>
 800b3c6:	230c      	movs	r3, #12
 800b3c8:	602b      	str	r3, [r5, #0]
 800b3ca:	e7d6      	b.n	800b37a <_free_r+0x22>
 800b3cc:	6820      	ldr	r0, [r4, #0]
 800b3ce:	1821      	adds	r1, r4, r0
 800b3d0:	428b      	cmp	r3, r1
 800b3d2:	bf01      	itttt	eq
 800b3d4:	6819      	ldreq	r1, [r3, #0]
 800b3d6:	685b      	ldreq	r3, [r3, #4]
 800b3d8:	1809      	addeq	r1, r1, r0
 800b3da:	6021      	streq	r1, [r4, #0]
 800b3dc:	6063      	str	r3, [r4, #4]
 800b3de:	6054      	str	r4, [r2, #4]
 800b3e0:	e7cb      	b.n	800b37a <_free_r+0x22>
 800b3e2:	bd38      	pop	{r3, r4, r5, pc}
 800b3e4:	20001f1c 	.word	0x20001f1c

0800b3e8 <malloc>:
 800b3e8:	4b02      	ldr	r3, [pc, #8]	@ (800b3f4 <malloc+0xc>)
 800b3ea:	4601      	mov	r1, r0
 800b3ec:	6818      	ldr	r0, [r3, #0]
 800b3ee:	f000 b825 	b.w	800b43c <_malloc_r>
 800b3f2:	bf00      	nop
 800b3f4:	20000020 	.word	0x20000020

0800b3f8 <sbrk_aligned>:
 800b3f8:	b570      	push	{r4, r5, r6, lr}
 800b3fa:	4e0f      	ldr	r6, [pc, #60]	@ (800b438 <sbrk_aligned+0x40>)
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	6831      	ldr	r1, [r6, #0]
 800b400:	4605      	mov	r5, r0
 800b402:	b911      	cbnz	r1, 800b40a <sbrk_aligned+0x12>
 800b404:	f000 fcc8 	bl	800bd98 <_sbrk_r>
 800b408:	6030      	str	r0, [r6, #0]
 800b40a:	4621      	mov	r1, r4
 800b40c:	4628      	mov	r0, r5
 800b40e:	f000 fcc3 	bl	800bd98 <_sbrk_r>
 800b412:	1c43      	adds	r3, r0, #1
 800b414:	d103      	bne.n	800b41e <sbrk_aligned+0x26>
 800b416:	f04f 34ff 	mov.w	r4, #4294967295
 800b41a:	4620      	mov	r0, r4
 800b41c:	bd70      	pop	{r4, r5, r6, pc}
 800b41e:	1cc4      	adds	r4, r0, #3
 800b420:	f024 0403 	bic.w	r4, r4, #3
 800b424:	42a0      	cmp	r0, r4
 800b426:	d0f8      	beq.n	800b41a <sbrk_aligned+0x22>
 800b428:	1a21      	subs	r1, r4, r0
 800b42a:	4628      	mov	r0, r5
 800b42c:	f000 fcb4 	bl	800bd98 <_sbrk_r>
 800b430:	3001      	adds	r0, #1
 800b432:	d1f2      	bne.n	800b41a <sbrk_aligned+0x22>
 800b434:	e7ef      	b.n	800b416 <sbrk_aligned+0x1e>
 800b436:	bf00      	nop
 800b438:	20001f18 	.word	0x20001f18

0800b43c <_malloc_r>:
 800b43c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b440:	1ccd      	adds	r5, r1, #3
 800b442:	f025 0503 	bic.w	r5, r5, #3
 800b446:	3508      	adds	r5, #8
 800b448:	2d0c      	cmp	r5, #12
 800b44a:	bf38      	it	cc
 800b44c:	250c      	movcc	r5, #12
 800b44e:	2d00      	cmp	r5, #0
 800b450:	4606      	mov	r6, r0
 800b452:	db01      	blt.n	800b458 <_malloc_r+0x1c>
 800b454:	42a9      	cmp	r1, r5
 800b456:	d904      	bls.n	800b462 <_malloc_r+0x26>
 800b458:	230c      	movs	r3, #12
 800b45a:	6033      	str	r3, [r6, #0]
 800b45c:	2000      	movs	r0, #0
 800b45e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b462:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b538 <_malloc_r+0xfc>
 800b466:	f000 f869 	bl	800b53c <__malloc_lock>
 800b46a:	f8d8 3000 	ldr.w	r3, [r8]
 800b46e:	461c      	mov	r4, r3
 800b470:	bb44      	cbnz	r4, 800b4c4 <_malloc_r+0x88>
 800b472:	4629      	mov	r1, r5
 800b474:	4630      	mov	r0, r6
 800b476:	f7ff ffbf 	bl	800b3f8 <sbrk_aligned>
 800b47a:	1c43      	adds	r3, r0, #1
 800b47c:	4604      	mov	r4, r0
 800b47e:	d158      	bne.n	800b532 <_malloc_r+0xf6>
 800b480:	f8d8 4000 	ldr.w	r4, [r8]
 800b484:	4627      	mov	r7, r4
 800b486:	2f00      	cmp	r7, #0
 800b488:	d143      	bne.n	800b512 <_malloc_r+0xd6>
 800b48a:	2c00      	cmp	r4, #0
 800b48c:	d04b      	beq.n	800b526 <_malloc_r+0xea>
 800b48e:	6823      	ldr	r3, [r4, #0]
 800b490:	4639      	mov	r1, r7
 800b492:	4630      	mov	r0, r6
 800b494:	eb04 0903 	add.w	r9, r4, r3
 800b498:	f000 fc7e 	bl	800bd98 <_sbrk_r>
 800b49c:	4581      	cmp	r9, r0
 800b49e:	d142      	bne.n	800b526 <_malloc_r+0xea>
 800b4a0:	6821      	ldr	r1, [r4, #0]
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	1a6d      	subs	r5, r5, r1
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	f7ff ffa6 	bl	800b3f8 <sbrk_aligned>
 800b4ac:	3001      	adds	r0, #1
 800b4ae:	d03a      	beq.n	800b526 <_malloc_r+0xea>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	442b      	add	r3, r5
 800b4b4:	6023      	str	r3, [r4, #0]
 800b4b6:	f8d8 3000 	ldr.w	r3, [r8]
 800b4ba:	685a      	ldr	r2, [r3, #4]
 800b4bc:	bb62      	cbnz	r2, 800b518 <_malloc_r+0xdc>
 800b4be:	f8c8 7000 	str.w	r7, [r8]
 800b4c2:	e00f      	b.n	800b4e4 <_malloc_r+0xa8>
 800b4c4:	6822      	ldr	r2, [r4, #0]
 800b4c6:	1b52      	subs	r2, r2, r5
 800b4c8:	d420      	bmi.n	800b50c <_malloc_r+0xd0>
 800b4ca:	2a0b      	cmp	r2, #11
 800b4cc:	d917      	bls.n	800b4fe <_malloc_r+0xc2>
 800b4ce:	1961      	adds	r1, r4, r5
 800b4d0:	42a3      	cmp	r3, r4
 800b4d2:	6025      	str	r5, [r4, #0]
 800b4d4:	bf18      	it	ne
 800b4d6:	6059      	strne	r1, [r3, #4]
 800b4d8:	6863      	ldr	r3, [r4, #4]
 800b4da:	bf08      	it	eq
 800b4dc:	f8c8 1000 	streq.w	r1, [r8]
 800b4e0:	5162      	str	r2, [r4, r5]
 800b4e2:	604b      	str	r3, [r1, #4]
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	f000 f82f 	bl	800b548 <__malloc_unlock>
 800b4ea:	f104 000b 	add.w	r0, r4, #11
 800b4ee:	1d23      	adds	r3, r4, #4
 800b4f0:	f020 0007 	bic.w	r0, r0, #7
 800b4f4:	1ac2      	subs	r2, r0, r3
 800b4f6:	bf1c      	itt	ne
 800b4f8:	1a1b      	subne	r3, r3, r0
 800b4fa:	50a3      	strne	r3, [r4, r2]
 800b4fc:	e7af      	b.n	800b45e <_malloc_r+0x22>
 800b4fe:	6862      	ldr	r2, [r4, #4]
 800b500:	42a3      	cmp	r3, r4
 800b502:	bf0c      	ite	eq
 800b504:	f8c8 2000 	streq.w	r2, [r8]
 800b508:	605a      	strne	r2, [r3, #4]
 800b50a:	e7eb      	b.n	800b4e4 <_malloc_r+0xa8>
 800b50c:	4623      	mov	r3, r4
 800b50e:	6864      	ldr	r4, [r4, #4]
 800b510:	e7ae      	b.n	800b470 <_malloc_r+0x34>
 800b512:	463c      	mov	r4, r7
 800b514:	687f      	ldr	r7, [r7, #4]
 800b516:	e7b6      	b.n	800b486 <_malloc_r+0x4a>
 800b518:	461a      	mov	r2, r3
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	42a3      	cmp	r3, r4
 800b51e:	d1fb      	bne.n	800b518 <_malloc_r+0xdc>
 800b520:	2300      	movs	r3, #0
 800b522:	6053      	str	r3, [r2, #4]
 800b524:	e7de      	b.n	800b4e4 <_malloc_r+0xa8>
 800b526:	230c      	movs	r3, #12
 800b528:	4630      	mov	r0, r6
 800b52a:	6033      	str	r3, [r6, #0]
 800b52c:	f000 f80c 	bl	800b548 <__malloc_unlock>
 800b530:	e794      	b.n	800b45c <_malloc_r+0x20>
 800b532:	6005      	str	r5, [r0, #0]
 800b534:	e7d6      	b.n	800b4e4 <_malloc_r+0xa8>
 800b536:	bf00      	nop
 800b538:	20001f1c 	.word	0x20001f1c

0800b53c <__malloc_lock>:
 800b53c:	4801      	ldr	r0, [pc, #4]	@ (800b544 <__malloc_lock+0x8>)
 800b53e:	f7ff b890 	b.w	800a662 <__retarget_lock_acquire_recursive>
 800b542:	bf00      	nop
 800b544:	20001f14 	.word	0x20001f14

0800b548 <__malloc_unlock>:
 800b548:	4801      	ldr	r0, [pc, #4]	@ (800b550 <__malloc_unlock+0x8>)
 800b54a:	f7ff b88b 	b.w	800a664 <__retarget_lock_release_recursive>
 800b54e:	bf00      	nop
 800b550:	20001f14 	.word	0x20001f14

0800b554 <_Balloc>:
 800b554:	b570      	push	{r4, r5, r6, lr}
 800b556:	69c6      	ldr	r6, [r0, #28]
 800b558:	4604      	mov	r4, r0
 800b55a:	460d      	mov	r5, r1
 800b55c:	b976      	cbnz	r6, 800b57c <_Balloc+0x28>
 800b55e:	2010      	movs	r0, #16
 800b560:	f7ff ff42 	bl	800b3e8 <malloc>
 800b564:	4602      	mov	r2, r0
 800b566:	61e0      	str	r0, [r4, #28]
 800b568:	b920      	cbnz	r0, 800b574 <_Balloc+0x20>
 800b56a:	216b      	movs	r1, #107	@ 0x6b
 800b56c:	4b17      	ldr	r3, [pc, #92]	@ (800b5cc <_Balloc+0x78>)
 800b56e:	4818      	ldr	r0, [pc, #96]	@ (800b5d0 <_Balloc+0x7c>)
 800b570:	f000 fc22 	bl	800bdb8 <__assert_func>
 800b574:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b578:	6006      	str	r6, [r0, #0]
 800b57a:	60c6      	str	r6, [r0, #12]
 800b57c:	69e6      	ldr	r6, [r4, #28]
 800b57e:	68f3      	ldr	r3, [r6, #12]
 800b580:	b183      	cbz	r3, 800b5a4 <_Balloc+0x50>
 800b582:	69e3      	ldr	r3, [r4, #28]
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b58a:	b9b8      	cbnz	r0, 800b5bc <_Balloc+0x68>
 800b58c:	2101      	movs	r1, #1
 800b58e:	fa01 f605 	lsl.w	r6, r1, r5
 800b592:	1d72      	adds	r2, r6, #5
 800b594:	4620      	mov	r0, r4
 800b596:	0092      	lsls	r2, r2, #2
 800b598:	f000 fc2c 	bl	800bdf4 <_calloc_r>
 800b59c:	b160      	cbz	r0, 800b5b8 <_Balloc+0x64>
 800b59e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5a2:	e00e      	b.n	800b5c2 <_Balloc+0x6e>
 800b5a4:	2221      	movs	r2, #33	@ 0x21
 800b5a6:	2104      	movs	r1, #4
 800b5a8:	4620      	mov	r0, r4
 800b5aa:	f000 fc23 	bl	800bdf4 <_calloc_r>
 800b5ae:	69e3      	ldr	r3, [r4, #28]
 800b5b0:	60f0      	str	r0, [r6, #12]
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d1e4      	bne.n	800b582 <_Balloc+0x2e>
 800b5b8:	2000      	movs	r0, #0
 800b5ba:	bd70      	pop	{r4, r5, r6, pc}
 800b5bc:	6802      	ldr	r2, [r0, #0]
 800b5be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5c8:	e7f7      	b.n	800b5ba <_Balloc+0x66>
 800b5ca:	bf00      	nop
 800b5cc:	0800c4df 	.word	0x0800c4df
 800b5d0:	0800c55f 	.word	0x0800c55f

0800b5d4 <_Bfree>:
 800b5d4:	b570      	push	{r4, r5, r6, lr}
 800b5d6:	69c6      	ldr	r6, [r0, #28]
 800b5d8:	4605      	mov	r5, r0
 800b5da:	460c      	mov	r4, r1
 800b5dc:	b976      	cbnz	r6, 800b5fc <_Bfree+0x28>
 800b5de:	2010      	movs	r0, #16
 800b5e0:	f7ff ff02 	bl	800b3e8 <malloc>
 800b5e4:	4602      	mov	r2, r0
 800b5e6:	61e8      	str	r0, [r5, #28]
 800b5e8:	b920      	cbnz	r0, 800b5f4 <_Bfree+0x20>
 800b5ea:	218f      	movs	r1, #143	@ 0x8f
 800b5ec:	4b08      	ldr	r3, [pc, #32]	@ (800b610 <_Bfree+0x3c>)
 800b5ee:	4809      	ldr	r0, [pc, #36]	@ (800b614 <_Bfree+0x40>)
 800b5f0:	f000 fbe2 	bl	800bdb8 <__assert_func>
 800b5f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5f8:	6006      	str	r6, [r0, #0]
 800b5fa:	60c6      	str	r6, [r0, #12]
 800b5fc:	b13c      	cbz	r4, 800b60e <_Bfree+0x3a>
 800b5fe:	69eb      	ldr	r3, [r5, #28]
 800b600:	6862      	ldr	r2, [r4, #4]
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b608:	6021      	str	r1, [r4, #0]
 800b60a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b60e:	bd70      	pop	{r4, r5, r6, pc}
 800b610:	0800c4df 	.word	0x0800c4df
 800b614:	0800c55f 	.word	0x0800c55f

0800b618 <__multadd>:
 800b618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b61c:	4607      	mov	r7, r0
 800b61e:	460c      	mov	r4, r1
 800b620:	461e      	mov	r6, r3
 800b622:	2000      	movs	r0, #0
 800b624:	690d      	ldr	r5, [r1, #16]
 800b626:	f101 0c14 	add.w	ip, r1, #20
 800b62a:	f8dc 3000 	ldr.w	r3, [ip]
 800b62e:	3001      	adds	r0, #1
 800b630:	b299      	uxth	r1, r3
 800b632:	fb02 6101 	mla	r1, r2, r1, r6
 800b636:	0c1e      	lsrs	r6, r3, #16
 800b638:	0c0b      	lsrs	r3, r1, #16
 800b63a:	fb02 3306 	mla	r3, r2, r6, r3
 800b63e:	b289      	uxth	r1, r1
 800b640:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b644:	4285      	cmp	r5, r0
 800b646:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b64a:	f84c 1b04 	str.w	r1, [ip], #4
 800b64e:	dcec      	bgt.n	800b62a <__multadd+0x12>
 800b650:	b30e      	cbz	r6, 800b696 <__multadd+0x7e>
 800b652:	68a3      	ldr	r3, [r4, #8]
 800b654:	42ab      	cmp	r3, r5
 800b656:	dc19      	bgt.n	800b68c <__multadd+0x74>
 800b658:	6861      	ldr	r1, [r4, #4]
 800b65a:	4638      	mov	r0, r7
 800b65c:	3101      	adds	r1, #1
 800b65e:	f7ff ff79 	bl	800b554 <_Balloc>
 800b662:	4680      	mov	r8, r0
 800b664:	b928      	cbnz	r0, 800b672 <__multadd+0x5a>
 800b666:	4602      	mov	r2, r0
 800b668:	21ba      	movs	r1, #186	@ 0xba
 800b66a:	4b0c      	ldr	r3, [pc, #48]	@ (800b69c <__multadd+0x84>)
 800b66c:	480c      	ldr	r0, [pc, #48]	@ (800b6a0 <__multadd+0x88>)
 800b66e:	f000 fba3 	bl	800bdb8 <__assert_func>
 800b672:	6922      	ldr	r2, [r4, #16]
 800b674:	f104 010c 	add.w	r1, r4, #12
 800b678:	3202      	adds	r2, #2
 800b67a:	0092      	lsls	r2, r2, #2
 800b67c:	300c      	adds	r0, #12
 800b67e:	f7ff f800 	bl	800a682 <memcpy>
 800b682:	4621      	mov	r1, r4
 800b684:	4638      	mov	r0, r7
 800b686:	f7ff ffa5 	bl	800b5d4 <_Bfree>
 800b68a:	4644      	mov	r4, r8
 800b68c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b690:	3501      	adds	r5, #1
 800b692:	615e      	str	r6, [r3, #20]
 800b694:	6125      	str	r5, [r4, #16]
 800b696:	4620      	mov	r0, r4
 800b698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b69c:	0800c54e 	.word	0x0800c54e
 800b6a0:	0800c55f 	.word	0x0800c55f

0800b6a4 <__hi0bits>:
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b6aa:	bf3a      	itte	cc
 800b6ac:	0403      	lslcc	r3, r0, #16
 800b6ae:	2010      	movcc	r0, #16
 800b6b0:	2000      	movcs	r0, #0
 800b6b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b6b6:	bf3c      	itt	cc
 800b6b8:	021b      	lslcc	r3, r3, #8
 800b6ba:	3008      	addcc	r0, #8
 800b6bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b6c0:	bf3c      	itt	cc
 800b6c2:	011b      	lslcc	r3, r3, #4
 800b6c4:	3004      	addcc	r0, #4
 800b6c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ca:	bf3c      	itt	cc
 800b6cc:	009b      	lslcc	r3, r3, #2
 800b6ce:	3002      	addcc	r0, #2
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	db05      	blt.n	800b6e0 <__hi0bits+0x3c>
 800b6d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b6d8:	f100 0001 	add.w	r0, r0, #1
 800b6dc:	bf08      	it	eq
 800b6de:	2020      	moveq	r0, #32
 800b6e0:	4770      	bx	lr

0800b6e2 <__lo0bits>:
 800b6e2:	6803      	ldr	r3, [r0, #0]
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	f013 0007 	ands.w	r0, r3, #7
 800b6ea:	d00b      	beq.n	800b704 <__lo0bits+0x22>
 800b6ec:	07d9      	lsls	r1, r3, #31
 800b6ee:	d421      	bmi.n	800b734 <__lo0bits+0x52>
 800b6f0:	0798      	lsls	r0, r3, #30
 800b6f2:	bf49      	itett	mi
 800b6f4:	085b      	lsrmi	r3, r3, #1
 800b6f6:	089b      	lsrpl	r3, r3, #2
 800b6f8:	2001      	movmi	r0, #1
 800b6fa:	6013      	strmi	r3, [r2, #0]
 800b6fc:	bf5c      	itt	pl
 800b6fe:	2002      	movpl	r0, #2
 800b700:	6013      	strpl	r3, [r2, #0]
 800b702:	4770      	bx	lr
 800b704:	b299      	uxth	r1, r3
 800b706:	b909      	cbnz	r1, 800b70c <__lo0bits+0x2a>
 800b708:	2010      	movs	r0, #16
 800b70a:	0c1b      	lsrs	r3, r3, #16
 800b70c:	b2d9      	uxtb	r1, r3
 800b70e:	b909      	cbnz	r1, 800b714 <__lo0bits+0x32>
 800b710:	3008      	adds	r0, #8
 800b712:	0a1b      	lsrs	r3, r3, #8
 800b714:	0719      	lsls	r1, r3, #28
 800b716:	bf04      	itt	eq
 800b718:	091b      	lsreq	r3, r3, #4
 800b71a:	3004      	addeq	r0, #4
 800b71c:	0799      	lsls	r1, r3, #30
 800b71e:	bf04      	itt	eq
 800b720:	089b      	lsreq	r3, r3, #2
 800b722:	3002      	addeq	r0, #2
 800b724:	07d9      	lsls	r1, r3, #31
 800b726:	d403      	bmi.n	800b730 <__lo0bits+0x4e>
 800b728:	085b      	lsrs	r3, r3, #1
 800b72a:	f100 0001 	add.w	r0, r0, #1
 800b72e:	d003      	beq.n	800b738 <__lo0bits+0x56>
 800b730:	6013      	str	r3, [r2, #0]
 800b732:	4770      	bx	lr
 800b734:	2000      	movs	r0, #0
 800b736:	4770      	bx	lr
 800b738:	2020      	movs	r0, #32
 800b73a:	4770      	bx	lr

0800b73c <__i2b>:
 800b73c:	b510      	push	{r4, lr}
 800b73e:	460c      	mov	r4, r1
 800b740:	2101      	movs	r1, #1
 800b742:	f7ff ff07 	bl	800b554 <_Balloc>
 800b746:	4602      	mov	r2, r0
 800b748:	b928      	cbnz	r0, 800b756 <__i2b+0x1a>
 800b74a:	f240 1145 	movw	r1, #325	@ 0x145
 800b74e:	4b04      	ldr	r3, [pc, #16]	@ (800b760 <__i2b+0x24>)
 800b750:	4804      	ldr	r0, [pc, #16]	@ (800b764 <__i2b+0x28>)
 800b752:	f000 fb31 	bl	800bdb8 <__assert_func>
 800b756:	2301      	movs	r3, #1
 800b758:	6144      	str	r4, [r0, #20]
 800b75a:	6103      	str	r3, [r0, #16]
 800b75c:	bd10      	pop	{r4, pc}
 800b75e:	bf00      	nop
 800b760:	0800c54e 	.word	0x0800c54e
 800b764:	0800c55f 	.word	0x0800c55f

0800b768 <__multiply>:
 800b768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b76c:	4617      	mov	r7, r2
 800b76e:	690a      	ldr	r2, [r1, #16]
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	4689      	mov	r9, r1
 800b774:	429a      	cmp	r2, r3
 800b776:	bfa2      	ittt	ge
 800b778:	463b      	movge	r3, r7
 800b77a:	460f      	movge	r7, r1
 800b77c:	4699      	movge	r9, r3
 800b77e:	693d      	ldr	r5, [r7, #16]
 800b780:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	6879      	ldr	r1, [r7, #4]
 800b788:	eb05 060a 	add.w	r6, r5, sl
 800b78c:	42b3      	cmp	r3, r6
 800b78e:	b085      	sub	sp, #20
 800b790:	bfb8      	it	lt
 800b792:	3101      	addlt	r1, #1
 800b794:	f7ff fede 	bl	800b554 <_Balloc>
 800b798:	b930      	cbnz	r0, 800b7a8 <__multiply+0x40>
 800b79a:	4602      	mov	r2, r0
 800b79c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b7a0:	4b40      	ldr	r3, [pc, #256]	@ (800b8a4 <__multiply+0x13c>)
 800b7a2:	4841      	ldr	r0, [pc, #260]	@ (800b8a8 <__multiply+0x140>)
 800b7a4:	f000 fb08 	bl	800bdb8 <__assert_func>
 800b7a8:	f100 0414 	add.w	r4, r0, #20
 800b7ac:	4623      	mov	r3, r4
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b7b4:	4573      	cmp	r3, lr
 800b7b6:	d320      	bcc.n	800b7fa <__multiply+0x92>
 800b7b8:	f107 0814 	add.w	r8, r7, #20
 800b7bc:	f109 0114 	add.w	r1, r9, #20
 800b7c0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b7c4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b7c8:	9302      	str	r3, [sp, #8]
 800b7ca:	1beb      	subs	r3, r5, r7
 800b7cc:	3b15      	subs	r3, #21
 800b7ce:	f023 0303 	bic.w	r3, r3, #3
 800b7d2:	3304      	adds	r3, #4
 800b7d4:	3715      	adds	r7, #21
 800b7d6:	42bd      	cmp	r5, r7
 800b7d8:	bf38      	it	cc
 800b7da:	2304      	movcc	r3, #4
 800b7dc:	9301      	str	r3, [sp, #4]
 800b7de:	9b02      	ldr	r3, [sp, #8]
 800b7e0:	9103      	str	r1, [sp, #12]
 800b7e2:	428b      	cmp	r3, r1
 800b7e4:	d80c      	bhi.n	800b800 <__multiply+0x98>
 800b7e6:	2e00      	cmp	r6, #0
 800b7e8:	dd03      	ble.n	800b7f2 <__multiply+0x8a>
 800b7ea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d055      	beq.n	800b89e <__multiply+0x136>
 800b7f2:	6106      	str	r6, [r0, #16]
 800b7f4:	b005      	add	sp, #20
 800b7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7fa:	f843 2b04 	str.w	r2, [r3], #4
 800b7fe:	e7d9      	b.n	800b7b4 <__multiply+0x4c>
 800b800:	f8b1 a000 	ldrh.w	sl, [r1]
 800b804:	f1ba 0f00 	cmp.w	sl, #0
 800b808:	d01f      	beq.n	800b84a <__multiply+0xe2>
 800b80a:	46c4      	mov	ip, r8
 800b80c:	46a1      	mov	r9, r4
 800b80e:	2700      	movs	r7, #0
 800b810:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b814:	f8d9 3000 	ldr.w	r3, [r9]
 800b818:	fa1f fb82 	uxth.w	fp, r2
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	fb0a 330b 	mla	r3, sl, fp, r3
 800b822:	443b      	add	r3, r7
 800b824:	f8d9 7000 	ldr.w	r7, [r9]
 800b828:	0c12      	lsrs	r2, r2, #16
 800b82a:	0c3f      	lsrs	r7, r7, #16
 800b82c:	fb0a 7202 	mla	r2, sl, r2, r7
 800b830:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b834:	b29b      	uxth	r3, r3
 800b836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b83a:	4565      	cmp	r5, ip
 800b83c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b840:	f849 3b04 	str.w	r3, [r9], #4
 800b844:	d8e4      	bhi.n	800b810 <__multiply+0xa8>
 800b846:	9b01      	ldr	r3, [sp, #4]
 800b848:	50e7      	str	r7, [r4, r3]
 800b84a:	9b03      	ldr	r3, [sp, #12]
 800b84c:	3104      	adds	r1, #4
 800b84e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b852:	f1b9 0f00 	cmp.w	r9, #0
 800b856:	d020      	beq.n	800b89a <__multiply+0x132>
 800b858:	4647      	mov	r7, r8
 800b85a:	46a4      	mov	ip, r4
 800b85c:	f04f 0a00 	mov.w	sl, #0
 800b860:	6823      	ldr	r3, [r4, #0]
 800b862:	f8b7 b000 	ldrh.w	fp, [r7]
 800b866:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b86a:	b29b      	uxth	r3, r3
 800b86c:	fb09 220b 	mla	r2, r9, fp, r2
 800b870:	4452      	add	r2, sl
 800b872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b876:	f84c 3b04 	str.w	r3, [ip], #4
 800b87a:	f857 3b04 	ldr.w	r3, [r7], #4
 800b87e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b882:	f8bc 3000 	ldrh.w	r3, [ip]
 800b886:	42bd      	cmp	r5, r7
 800b888:	fb09 330a 	mla	r3, r9, sl, r3
 800b88c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b894:	d8e5      	bhi.n	800b862 <__multiply+0xfa>
 800b896:	9a01      	ldr	r2, [sp, #4]
 800b898:	50a3      	str	r3, [r4, r2]
 800b89a:	3404      	adds	r4, #4
 800b89c:	e79f      	b.n	800b7de <__multiply+0x76>
 800b89e:	3e01      	subs	r6, #1
 800b8a0:	e7a1      	b.n	800b7e6 <__multiply+0x7e>
 800b8a2:	bf00      	nop
 800b8a4:	0800c54e 	.word	0x0800c54e
 800b8a8:	0800c55f 	.word	0x0800c55f

0800b8ac <__pow5mult>:
 800b8ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8b0:	4615      	mov	r5, r2
 800b8b2:	f012 0203 	ands.w	r2, r2, #3
 800b8b6:	4607      	mov	r7, r0
 800b8b8:	460e      	mov	r6, r1
 800b8ba:	d007      	beq.n	800b8cc <__pow5mult+0x20>
 800b8bc:	4c25      	ldr	r4, [pc, #148]	@ (800b954 <__pow5mult+0xa8>)
 800b8be:	3a01      	subs	r2, #1
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b8c6:	f7ff fea7 	bl	800b618 <__multadd>
 800b8ca:	4606      	mov	r6, r0
 800b8cc:	10ad      	asrs	r5, r5, #2
 800b8ce:	d03d      	beq.n	800b94c <__pow5mult+0xa0>
 800b8d0:	69fc      	ldr	r4, [r7, #28]
 800b8d2:	b97c      	cbnz	r4, 800b8f4 <__pow5mult+0x48>
 800b8d4:	2010      	movs	r0, #16
 800b8d6:	f7ff fd87 	bl	800b3e8 <malloc>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	61f8      	str	r0, [r7, #28]
 800b8de:	b928      	cbnz	r0, 800b8ec <__pow5mult+0x40>
 800b8e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b8e4:	4b1c      	ldr	r3, [pc, #112]	@ (800b958 <__pow5mult+0xac>)
 800b8e6:	481d      	ldr	r0, [pc, #116]	@ (800b95c <__pow5mult+0xb0>)
 800b8e8:	f000 fa66 	bl	800bdb8 <__assert_func>
 800b8ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8f0:	6004      	str	r4, [r0, #0]
 800b8f2:	60c4      	str	r4, [r0, #12]
 800b8f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b8f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b8fc:	b94c      	cbnz	r4, 800b912 <__pow5mult+0x66>
 800b8fe:	f240 2171 	movw	r1, #625	@ 0x271
 800b902:	4638      	mov	r0, r7
 800b904:	f7ff ff1a 	bl	800b73c <__i2b>
 800b908:	2300      	movs	r3, #0
 800b90a:	4604      	mov	r4, r0
 800b90c:	f8c8 0008 	str.w	r0, [r8, #8]
 800b910:	6003      	str	r3, [r0, #0]
 800b912:	f04f 0900 	mov.w	r9, #0
 800b916:	07eb      	lsls	r3, r5, #31
 800b918:	d50a      	bpl.n	800b930 <__pow5mult+0x84>
 800b91a:	4631      	mov	r1, r6
 800b91c:	4622      	mov	r2, r4
 800b91e:	4638      	mov	r0, r7
 800b920:	f7ff ff22 	bl	800b768 <__multiply>
 800b924:	4680      	mov	r8, r0
 800b926:	4631      	mov	r1, r6
 800b928:	4638      	mov	r0, r7
 800b92a:	f7ff fe53 	bl	800b5d4 <_Bfree>
 800b92e:	4646      	mov	r6, r8
 800b930:	106d      	asrs	r5, r5, #1
 800b932:	d00b      	beq.n	800b94c <__pow5mult+0xa0>
 800b934:	6820      	ldr	r0, [r4, #0]
 800b936:	b938      	cbnz	r0, 800b948 <__pow5mult+0x9c>
 800b938:	4622      	mov	r2, r4
 800b93a:	4621      	mov	r1, r4
 800b93c:	4638      	mov	r0, r7
 800b93e:	f7ff ff13 	bl	800b768 <__multiply>
 800b942:	6020      	str	r0, [r4, #0]
 800b944:	f8c0 9000 	str.w	r9, [r0]
 800b948:	4604      	mov	r4, r0
 800b94a:	e7e4      	b.n	800b916 <__pow5mult+0x6a>
 800b94c:	4630      	mov	r0, r6
 800b94e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b952:	bf00      	nop
 800b954:	0800c610 	.word	0x0800c610
 800b958:	0800c4df 	.word	0x0800c4df
 800b95c:	0800c55f 	.word	0x0800c55f

0800b960 <__lshift>:
 800b960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b964:	460c      	mov	r4, r1
 800b966:	4607      	mov	r7, r0
 800b968:	4691      	mov	r9, r2
 800b96a:	6923      	ldr	r3, [r4, #16]
 800b96c:	6849      	ldr	r1, [r1, #4]
 800b96e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b972:	68a3      	ldr	r3, [r4, #8]
 800b974:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b978:	f108 0601 	add.w	r6, r8, #1
 800b97c:	42b3      	cmp	r3, r6
 800b97e:	db0b      	blt.n	800b998 <__lshift+0x38>
 800b980:	4638      	mov	r0, r7
 800b982:	f7ff fde7 	bl	800b554 <_Balloc>
 800b986:	4605      	mov	r5, r0
 800b988:	b948      	cbnz	r0, 800b99e <__lshift+0x3e>
 800b98a:	4602      	mov	r2, r0
 800b98c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b990:	4b27      	ldr	r3, [pc, #156]	@ (800ba30 <__lshift+0xd0>)
 800b992:	4828      	ldr	r0, [pc, #160]	@ (800ba34 <__lshift+0xd4>)
 800b994:	f000 fa10 	bl	800bdb8 <__assert_func>
 800b998:	3101      	adds	r1, #1
 800b99a:	005b      	lsls	r3, r3, #1
 800b99c:	e7ee      	b.n	800b97c <__lshift+0x1c>
 800b99e:	2300      	movs	r3, #0
 800b9a0:	f100 0114 	add.w	r1, r0, #20
 800b9a4:	f100 0210 	add.w	r2, r0, #16
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	4553      	cmp	r3, sl
 800b9ac:	db33      	blt.n	800ba16 <__lshift+0xb6>
 800b9ae:	6920      	ldr	r0, [r4, #16]
 800b9b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b9b4:	f104 0314 	add.w	r3, r4, #20
 800b9b8:	f019 091f 	ands.w	r9, r9, #31
 800b9bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b9c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b9c4:	d02b      	beq.n	800ba1e <__lshift+0xbe>
 800b9c6:	468a      	mov	sl, r1
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	f1c9 0e20 	rsb	lr, r9, #32
 800b9ce:	6818      	ldr	r0, [r3, #0]
 800b9d0:	fa00 f009 	lsl.w	r0, r0, r9
 800b9d4:	4310      	orrs	r0, r2
 800b9d6:	f84a 0b04 	str.w	r0, [sl], #4
 800b9da:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9de:	459c      	cmp	ip, r3
 800b9e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b9e4:	d8f3      	bhi.n	800b9ce <__lshift+0x6e>
 800b9e6:	ebac 0304 	sub.w	r3, ip, r4
 800b9ea:	3b15      	subs	r3, #21
 800b9ec:	f023 0303 	bic.w	r3, r3, #3
 800b9f0:	3304      	adds	r3, #4
 800b9f2:	f104 0015 	add.w	r0, r4, #21
 800b9f6:	4560      	cmp	r0, ip
 800b9f8:	bf88      	it	hi
 800b9fa:	2304      	movhi	r3, #4
 800b9fc:	50ca      	str	r2, [r1, r3]
 800b9fe:	b10a      	cbz	r2, 800ba04 <__lshift+0xa4>
 800ba00:	f108 0602 	add.w	r6, r8, #2
 800ba04:	3e01      	subs	r6, #1
 800ba06:	4638      	mov	r0, r7
 800ba08:	4621      	mov	r1, r4
 800ba0a:	612e      	str	r6, [r5, #16]
 800ba0c:	f7ff fde2 	bl	800b5d4 <_Bfree>
 800ba10:	4628      	mov	r0, r5
 800ba12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba16:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	e7c5      	b.n	800b9aa <__lshift+0x4a>
 800ba1e:	3904      	subs	r1, #4
 800ba20:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba24:	459c      	cmp	ip, r3
 800ba26:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba2a:	d8f9      	bhi.n	800ba20 <__lshift+0xc0>
 800ba2c:	e7ea      	b.n	800ba04 <__lshift+0xa4>
 800ba2e:	bf00      	nop
 800ba30:	0800c54e 	.word	0x0800c54e
 800ba34:	0800c55f 	.word	0x0800c55f

0800ba38 <__mcmp>:
 800ba38:	4603      	mov	r3, r0
 800ba3a:	690a      	ldr	r2, [r1, #16]
 800ba3c:	6900      	ldr	r0, [r0, #16]
 800ba3e:	b530      	push	{r4, r5, lr}
 800ba40:	1a80      	subs	r0, r0, r2
 800ba42:	d10e      	bne.n	800ba62 <__mcmp+0x2a>
 800ba44:	3314      	adds	r3, #20
 800ba46:	3114      	adds	r1, #20
 800ba48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ba4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ba50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ba54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ba58:	4295      	cmp	r5, r2
 800ba5a:	d003      	beq.n	800ba64 <__mcmp+0x2c>
 800ba5c:	d205      	bcs.n	800ba6a <__mcmp+0x32>
 800ba5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba62:	bd30      	pop	{r4, r5, pc}
 800ba64:	42a3      	cmp	r3, r4
 800ba66:	d3f3      	bcc.n	800ba50 <__mcmp+0x18>
 800ba68:	e7fb      	b.n	800ba62 <__mcmp+0x2a>
 800ba6a:	2001      	movs	r0, #1
 800ba6c:	e7f9      	b.n	800ba62 <__mcmp+0x2a>
	...

0800ba70 <__mdiff>:
 800ba70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba74:	4689      	mov	r9, r1
 800ba76:	4606      	mov	r6, r0
 800ba78:	4611      	mov	r1, r2
 800ba7a:	4648      	mov	r0, r9
 800ba7c:	4614      	mov	r4, r2
 800ba7e:	f7ff ffdb 	bl	800ba38 <__mcmp>
 800ba82:	1e05      	subs	r5, r0, #0
 800ba84:	d112      	bne.n	800baac <__mdiff+0x3c>
 800ba86:	4629      	mov	r1, r5
 800ba88:	4630      	mov	r0, r6
 800ba8a:	f7ff fd63 	bl	800b554 <_Balloc>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	b928      	cbnz	r0, 800ba9e <__mdiff+0x2e>
 800ba92:	f240 2137 	movw	r1, #567	@ 0x237
 800ba96:	4b3e      	ldr	r3, [pc, #248]	@ (800bb90 <__mdiff+0x120>)
 800ba98:	483e      	ldr	r0, [pc, #248]	@ (800bb94 <__mdiff+0x124>)
 800ba9a:	f000 f98d 	bl	800bdb8 <__assert_func>
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800baa4:	4610      	mov	r0, r2
 800baa6:	b003      	add	sp, #12
 800baa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baac:	bfbc      	itt	lt
 800baae:	464b      	movlt	r3, r9
 800bab0:	46a1      	movlt	r9, r4
 800bab2:	4630      	mov	r0, r6
 800bab4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bab8:	bfba      	itte	lt
 800baba:	461c      	movlt	r4, r3
 800babc:	2501      	movlt	r5, #1
 800babe:	2500      	movge	r5, #0
 800bac0:	f7ff fd48 	bl	800b554 <_Balloc>
 800bac4:	4602      	mov	r2, r0
 800bac6:	b918      	cbnz	r0, 800bad0 <__mdiff+0x60>
 800bac8:	f240 2145 	movw	r1, #581	@ 0x245
 800bacc:	4b30      	ldr	r3, [pc, #192]	@ (800bb90 <__mdiff+0x120>)
 800bace:	e7e3      	b.n	800ba98 <__mdiff+0x28>
 800bad0:	f100 0b14 	add.w	fp, r0, #20
 800bad4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bad8:	f109 0310 	add.w	r3, r9, #16
 800badc:	60c5      	str	r5, [r0, #12]
 800bade:	f04f 0c00 	mov.w	ip, #0
 800bae2:	f109 0514 	add.w	r5, r9, #20
 800bae6:	46d9      	mov	r9, fp
 800bae8:	6926      	ldr	r6, [r4, #16]
 800baea:	f104 0e14 	add.w	lr, r4, #20
 800baee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800baf2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800baf6:	9301      	str	r3, [sp, #4]
 800baf8:	9b01      	ldr	r3, [sp, #4]
 800bafa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bafe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bb02:	b281      	uxth	r1, r0
 800bb04:	9301      	str	r3, [sp, #4]
 800bb06:	fa1f f38a 	uxth.w	r3, sl
 800bb0a:	1a5b      	subs	r3, r3, r1
 800bb0c:	0c00      	lsrs	r0, r0, #16
 800bb0e:	4463      	add	r3, ip
 800bb10:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bb14:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bb1e:	4576      	cmp	r6, lr
 800bb20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb24:	f849 3b04 	str.w	r3, [r9], #4
 800bb28:	d8e6      	bhi.n	800baf8 <__mdiff+0x88>
 800bb2a:	1b33      	subs	r3, r6, r4
 800bb2c:	3b15      	subs	r3, #21
 800bb2e:	f023 0303 	bic.w	r3, r3, #3
 800bb32:	3415      	adds	r4, #21
 800bb34:	3304      	adds	r3, #4
 800bb36:	42a6      	cmp	r6, r4
 800bb38:	bf38      	it	cc
 800bb3a:	2304      	movcc	r3, #4
 800bb3c:	441d      	add	r5, r3
 800bb3e:	445b      	add	r3, fp
 800bb40:	461e      	mov	r6, r3
 800bb42:	462c      	mov	r4, r5
 800bb44:	4544      	cmp	r4, r8
 800bb46:	d30e      	bcc.n	800bb66 <__mdiff+0xf6>
 800bb48:	f108 0103 	add.w	r1, r8, #3
 800bb4c:	1b49      	subs	r1, r1, r5
 800bb4e:	f021 0103 	bic.w	r1, r1, #3
 800bb52:	3d03      	subs	r5, #3
 800bb54:	45a8      	cmp	r8, r5
 800bb56:	bf38      	it	cc
 800bb58:	2100      	movcc	r1, #0
 800bb5a:	440b      	add	r3, r1
 800bb5c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bb60:	b199      	cbz	r1, 800bb8a <__mdiff+0x11a>
 800bb62:	6117      	str	r7, [r2, #16]
 800bb64:	e79e      	b.n	800baa4 <__mdiff+0x34>
 800bb66:	46e6      	mov	lr, ip
 800bb68:	f854 1b04 	ldr.w	r1, [r4], #4
 800bb6c:	fa1f fc81 	uxth.w	ip, r1
 800bb70:	44f4      	add	ip, lr
 800bb72:	0c08      	lsrs	r0, r1, #16
 800bb74:	4471      	add	r1, lr
 800bb76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bb7a:	b289      	uxth	r1, r1
 800bb7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bb80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb84:	f846 1b04 	str.w	r1, [r6], #4
 800bb88:	e7dc      	b.n	800bb44 <__mdiff+0xd4>
 800bb8a:	3f01      	subs	r7, #1
 800bb8c:	e7e6      	b.n	800bb5c <__mdiff+0xec>
 800bb8e:	bf00      	nop
 800bb90:	0800c54e 	.word	0x0800c54e
 800bb94:	0800c55f 	.word	0x0800c55f

0800bb98 <__d2b>:
 800bb98:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bb9c:	2101      	movs	r1, #1
 800bb9e:	4690      	mov	r8, r2
 800bba0:	4699      	mov	r9, r3
 800bba2:	9e08      	ldr	r6, [sp, #32]
 800bba4:	f7ff fcd6 	bl	800b554 <_Balloc>
 800bba8:	4604      	mov	r4, r0
 800bbaa:	b930      	cbnz	r0, 800bbba <__d2b+0x22>
 800bbac:	4602      	mov	r2, r0
 800bbae:	f240 310f 	movw	r1, #783	@ 0x30f
 800bbb2:	4b23      	ldr	r3, [pc, #140]	@ (800bc40 <__d2b+0xa8>)
 800bbb4:	4823      	ldr	r0, [pc, #140]	@ (800bc44 <__d2b+0xac>)
 800bbb6:	f000 f8ff 	bl	800bdb8 <__assert_func>
 800bbba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bbbe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bbc2:	b10d      	cbz	r5, 800bbc8 <__d2b+0x30>
 800bbc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bbc8:	9301      	str	r3, [sp, #4]
 800bbca:	f1b8 0300 	subs.w	r3, r8, #0
 800bbce:	d024      	beq.n	800bc1a <__d2b+0x82>
 800bbd0:	4668      	mov	r0, sp
 800bbd2:	9300      	str	r3, [sp, #0]
 800bbd4:	f7ff fd85 	bl	800b6e2 <__lo0bits>
 800bbd8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bbdc:	b1d8      	cbz	r0, 800bc16 <__d2b+0x7e>
 800bbde:	f1c0 0320 	rsb	r3, r0, #32
 800bbe2:	fa02 f303 	lsl.w	r3, r2, r3
 800bbe6:	430b      	orrs	r3, r1
 800bbe8:	40c2      	lsrs	r2, r0
 800bbea:	6163      	str	r3, [r4, #20]
 800bbec:	9201      	str	r2, [sp, #4]
 800bbee:	9b01      	ldr	r3, [sp, #4]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	bf0c      	ite	eq
 800bbf4:	2201      	moveq	r2, #1
 800bbf6:	2202      	movne	r2, #2
 800bbf8:	61a3      	str	r3, [r4, #24]
 800bbfa:	6122      	str	r2, [r4, #16]
 800bbfc:	b1ad      	cbz	r5, 800bc2a <__d2b+0x92>
 800bbfe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bc02:	4405      	add	r5, r0
 800bc04:	6035      	str	r5, [r6, #0]
 800bc06:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bc0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc0c:	6018      	str	r0, [r3, #0]
 800bc0e:	4620      	mov	r0, r4
 800bc10:	b002      	add	sp, #8
 800bc12:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bc16:	6161      	str	r1, [r4, #20]
 800bc18:	e7e9      	b.n	800bbee <__d2b+0x56>
 800bc1a:	a801      	add	r0, sp, #4
 800bc1c:	f7ff fd61 	bl	800b6e2 <__lo0bits>
 800bc20:	9b01      	ldr	r3, [sp, #4]
 800bc22:	2201      	movs	r2, #1
 800bc24:	6163      	str	r3, [r4, #20]
 800bc26:	3020      	adds	r0, #32
 800bc28:	e7e7      	b.n	800bbfa <__d2b+0x62>
 800bc2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bc2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc32:	6030      	str	r0, [r6, #0]
 800bc34:	6918      	ldr	r0, [r3, #16]
 800bc36:	f7ff fd35 	bl	800b6a4 <__hi0bits>
 800bc3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc3e:	e7e4      	b.n	800bc0a <__d2b+0x72>
 800bc40:	0800c54e 	.word	0x0800c54e
 800bc44:	0800c55f 	.word	0x0800c55f

0800bc48 <__sflush_r>:
 800bc48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc4e:	0716      	lsls	r6, r2, #28
 800bc50:	4605      	mov	r5, r0
 800bc52:	460c      	mov	r4, r1
 800bc54:	d454      	bmi.n	800bd00 <__sflush_r+0xb8>
 800bc56:	684b      	ldr	r3, [r1, #4]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	dc02      	bgt.n	800bc62 <__sflush_r+0x1a>
 800bc5c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	dd48      	ble.n	800bcf4 <__sflush_r+0xac>
 800bc62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc64:	2e00      	cmp	r6, #0
 800bc66:	d045      	beq.n	800bcf4 <__sflush_r+0xac>
 800bc68:	2300      	movs	r3, #0
 800bc6a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc6e:	682f      	ldr	r7, [r5, #0]
 800bc70:	6a21      	ldr	r1, [r4, #32]
 800bc72:	602b      	str	r3, [r5, #0]
 800bc74:	d030      	beq.n	800bcd8 <__sflush_r+0x90>
 800bc76:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc78:	89a3      	ldrh	r3, [r4, #12]
 800bc7a:	0759      	lsls	r1, r3, #29
 800bc7c:	d505      	bpl.n	800bc8a <__sflush_r+0x42>
 800bc7e:	6863      	ldr	r3, [r4, #4]
 800bc80:	1ad2      	subs	r2, r2, r3
 800bc82:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc84:	b10b      	cbz	r3, 800bc8a <__sflush_r+0x42>
 800bc86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc88:	1ad2      	subs	r2, r2, r3
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc90:	6a21      	ldr	r1, [r4, #32]
 800bc92:	47b0      	blx	r6
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	89a3      	ldrh	r3, [r4, #12]
 800bc98:	d106      	bne.n	800bca8 <__sflush_r+0x60>
 800bc9a:	6829      	ldr	r1, [r5, #0]
 800bc9c:	291d      	cmp	r1, #29
 800bc9e:	d82b      	bhi.n	800bcf8 <__sflush_r+0xb0>
 800bca0:	4a28      	ldr	r2, [pc, #160]	@ (800bd44 <__sflush_r+0xfc>)
 800bca2:	40ca      	lsrs	r2, r1
 800bca4:	07d6      	lsls	r6, r2, #31
 800bca6:	d527      	bpl.n	800bcf8 <__sflush_r+0xb0>
 800bca8:	2200      	movs	r2, #0
 800bcaa:	6062      	str	r2, [r4, #4]
 800bcac:	6922      	ldr	r2, [r4, #16]
 800bcae:	04d9      	lsls	r1, r3, #19
 800bcb0:	6022      	str	r2, [r4, #0]
 800bcb2:	d504      	bpl.n	800bcbe <__sflush_r+0x76>
 800bcb4:	1c42      	adds	r2, r0, #1
 800bcb6:	d101      	bne.n	800bcbc <__sflush_r+0x74>
 800bcb8:	682b      	ldr	r3, [r5, #0]
 800bcba:	b903      	cbnz	r3, 800bcbe <__sflush_r+0x76>
 800bcbc:	6560      	str	r0, [r4, #84]	@ 0x54
 800bcbe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcc0:	602f      	str	r7, [r5, #0]
 800bcc2:	b1b9      	cbz	r1, 800bcf4 <__sflush_r+0xac>
 800bcc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bcc8:	4299      	cmp	r1, r3
 800bcca:	d002      	beq.n	800bcd2 <__sflush_r+0x8a>
 800bccc:	4628      	mov	r0, r5
 800bcce:	f7ff fb43 	bl	800b358 <_free_r>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcd6:	e00d      	b.n	800bcf4 <__sflush_r+0xac>
 800bcd8:	2301      	movs	r3, #1
 800bcda:	4628      	mov	r0, r5
 800bcdc:	47b0      	blx	r6
 800bcde:	4602      	mov	r2, r0
 800bce0:	1c50      	adds	r0, r2, #1
 800bce2:	d1c9      	bne.n	800bc78 <__sflush_r+0x30>
 800bce4:	682b      	ldr	r3, [r5, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d0c6      	beq.n	800bc78 <__sflush_r+0x30>
 800bcea:	2b1d      	cmp	r3, #29
 800bcec:	d001      	beq.n	800bcf2 <__sflush_r+0xaa>
 800bcee:	2b16      	cmp	r3, #22
 800bcf0:	d11d      	bne.n	800bd2e <__sflush_r+0xe6>
 800bcf2:	602f      	str	r7, [r5, #0]
 800bcf4:	2000      	movs	r0, #0
 800bcf6:	e021      	b.n	800bd3c <__sflush_r+0xf4>
 800bcf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcfc:	b21b      	sxth	r3, r3
 800bcfe:	e01a      	b.n	800bd36 <__sflush_r+0xee>
 800bd00:	690f      	ldr	r7, [r1, #16]
 800bd02:	2f00      	cmp	r7, #0
 800bd04:	d0f6      	beq.n	800bcf4 <__sflush_r+0xac>
 800bd06:	0793      	lsls	r3, r2, #30
 800bd08:	bf18      	it	ne
 800bd0a:	2300      	movne	r3, #0
 800bd0c:	680e      	ldr	r6, [r1, #0]
 800bd0e:	bf08      	it	eq
 800bd10:	694b      	ldreq	r3, [r1, #20]
 800bd12:	1bf6      	subs	r6, r6, r7
 800bd14:	600f      	str	r7, [r1, #0]
 800bd16:	608b      	str	r3, [r1, #8]
 800bd18:	2e00      	cmp	r6, #0
 800bd1a:	ddeb      	ble.n	800bcf4 <__sflush_r+0xac>
 800bd1c:	4633      	mov	r3, r6
 800bd1e:	463a      	mov	r2, r7
 800bd20:	4628      	mov	r0, r5
 800bd22:	6a21      	ldr	r1, [r4, #32]
 800bd24:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800bd28:	47e0      	blx	ip
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	dc07      	bgt.n	800bd3e <__sflush_r+0xf6>
 800bd2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd36:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3a:	81a3      	strh	r3, [r4, #12]
 800bd3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd3e:	4407      	add	r7, r0
 800bd40:	1a36      	subs	r6, r6, r0
 800bd42:	e7e9      	b.n	800bd18 <__sflush_r+0xd0>
 800bd44:	20400001 	.word	0x20400001

0800bd48 <_fflush_r>:
 800bd48:	b538      	push	{r3, r4, r5, lr}
 800bd4a:	690b      	ldr	r3, [r1, #16]
 800bd4c:	4605      	mov	r5, r0
 800bd4e:	460c      	mov	r4, r1
 800bd50:	b913      	cbnz	r3, 800bd58 <_fflush_r+0x10>
 800bd52:	2500      	movs	r5, #0
 800bd54:	4628      	mov	r0, r5
 800bd56:	bd38      	pop	{r3, r4, r5, pc}
 800bd58:	b118      	cbz	r0, 800bd62 <_fflush_r+0x1a>
 800bd5a:	6a03      	ldr	r3, [r0, #32]
 800bd5c:	b90b      	cbnz	r3, 800bd62 <_fflush_r+0x1a>
 800bd5e:	f7fe fb89 	bl	800a474 <__sinit>
 800bd62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d0f3      	beq.n	800bd52 <_fflush_r+0xa>
 800bd6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd6c:	07d0      	lsls	r0, r2, #31
 800bd6e:	d404      	bmi.n	800bd7a <_fflush_r+0x32>
 800bd70:	0599      	lsls	r1, r3, #22
 800bd72:	d402      	bmi.n	800bd7a <_fflush_r+0x32>
 800bd74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd76:	f7fe fc74 	bl	800a662 <__retarget_lock_acquire_recursive>
 800bd7a:	4628      	mov	r0, r5
 800bd7c:	4621      	mov	r1, r4
 800bd7e:	f7ff ff63 	bl	800bc48 <__sflush_r>
 800bd82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd84:	4605      	mov	r5, r0
 800bd86:	07da      	lsls	r2, r3, #31
 800bd88:	d4e4      	bmi.n	800bd54 <_fflush_r+0xc>
 800bd8a:	89a3      	ldrh	r3, [r4, #12]
 800bd8c:	059b      	lsls	r3, r3, #22
 800bd8e:	d4e1      	bmi.n	800bd54 <_fflush_r+0xc>
 800bd90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd92:	f7fe fc67 	bl	800a664 <__retarget_lock_release_recursive>
 800bd96:	e7dd      	b.n	800bd54 <_fflush_r+0xc>

0800bd98 <_sbrk_r>:
 800bd98:	b538      	push	{r3, r4, r5, lr}
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	4d05      	ldr	r5, [pc, #20]	@ (800bdb4 <_sbrk_r+0x1c>)
 800bd9e:	4604      	mov	r4, r0
 800bda0:	4608      	mov	r0, r1
 800bda2:	602b      	str	r3, [r5, #0]
 800bda4:	f7f6 fc10 	bl	80025c8 <_sbrk>
 800bda8:	1c43      	adds	r3, r0, #1
 800bdaa:	d102      	bne.n	800bdb2 <_sbrk_r+0x1a>
 800bdac:	682b      	ldr	r3, [r5, #0]
 800bdae:	b103      	cbz	r3, 800bdb2 <_sbrk_r+0x1a>
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	bd38      	pop	{r3, r4, r5, pc}
 800bdb4:	20001f10 	.word	0x20001f10

0800bdb8 <__assert_func>:
 800bdb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdba:	4614      	mov	r4, r2
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	4b09      	ldr	r3, [pc, #36]	@ (800bde4 <__assert_func+0x2c>)
 800bdc0:	4605      	mov	r5, r0
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	68d8      	ldr	r0, [r3, #12]
 800bdc6:	b14c      	cbz	r4, 800bddc <__assert_func+0x24>
 800bdc8:	4b07      	ldr	r3, [pc, #28]	@ (800bde8 <__assert_func+0x30>)
 800bdca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdce:	9100      	str	r1, [sp, #0]
 800bdd0:	462b      	mov	r3, r5
 800bdd2:	4906      	ldr	r1, [pc, #24]	@ (800bdec <__assert_func+0x34>)
 800bdd4:	f000 f842 	bl	800be5c <fiprintf>
 800bdd8:	f000 f852 	bl	800be80 <abort>
 800bddc:	4b04      	ldr	r3, [pc, #16]	@ (800bdf0 <__assert_func+0x38>)
 800bdde:	461c      	mov	r4, r3
 800bde0:	e7f3      	b.n	800bdca <__assert_func+0x12>
 800bde2:	bf00      	nop
 800bde4:	20000020 	.word	0x20000020
 800bde8:	0800c5c2 	.word	0x0800c5c2
 800bdec:	0800c5cf 	.word	0x0800c5cf
 800bdf0:	0800c5fd 	.word	0x0800c5fd

0800bdf4 <_calloc_r>:
 800bdf4:	b570      	push	{r4, r5, r6, lr}
 800bdf6:	fba1 5402 	umull	r5, r4, r1, r2
 800bdfa:	b934      	cbnz	r4, 800be0a <_calloc_r+0x16>
 800bdfc:	4629      	mov	r1, r5
 800bdfe:	f7ff fb1d 	bl	800b43c <_malloc_r>
 800be02:	4606      	mov	r6, r0
 800be04:	b928      	cbnz	r0, 800be12 <_calloc_r+0x1e>
 800be06:	4630      	mov	r0, r6
 800be08:	bd70      	pop	{r4, r5, r6, pc}
 800be0a:	220c      	movs	r2, #12
 800be0c:	2600      	movs	r6, #0
 800be0e:	6002      	str	r2, [r0, #0]
 800be10:	e7f9      	b.n	800be06 <_calloc_r+0x12>
 800be12:	462a      	mov	r2, r5
 800be14:	4621      	mov	r1, r4
 800be16:	f7fe fba6 	bl	800a566 <memset>
 800be1a:	e7f4      	b.n	800be06 <_calloc_r+0x12>

0800be1c <__ascii_mbtowc>:
 800be1c:	b082      	sub	sp, #8
 800be1e:	b901      	cbnz	r1, 800be22 <__ascii_mbtowc+0x6>
 800be20:	a901      	add	r1, sp, #4
 800be22:	b142      	cbz	r2, 800be36 <__ascii_mbtowc+0x1a>
 800be24:	b14b      	cbz	r3, 800be3a <__ascii_mbtowc+0x1e>
 800be26:	7813      	ldrb	r3, [r2, #0]
 800be28:	600b      	str	r3, [r1, #0]
 800be2a:	7812      	ldrb	r2, [r2, #0]
 800be2c:	1e10      	subs	r0, r2, #0
 800be2e:	bf18      	it	ne
 800be30:	2001      	movne	r0, #1
 800be32:	b002      	add	sp, #8
 800be34:	4770      	bx	lr
 800be36:	4610      	mov	r0, r2
 800be38:	e7fb      	b.n	800be32 <__ascii_mbtowc+0x16>
 800be3a:	f06f 0001 	mvn.w	r0, #1
 800be3e:	e7f8      	b.n	800be32 <__ascii_mbtowc+0x16>

0800be40 <__ascii_wctomb>:
 800be40:	4603      	mov	r3, r0
 800be42:	4608      	mov	r0, r1
 800be44:	b141      	cbz	r1, 800be58 <__ascii_wctomb+0x18>
 800be46:	2aff      	cmp	r2, #255	@ 0xff
 800be48:	d904      	bls.n	800be54 <__ascii_wctomb+0x14>
 800be4a:	228a      	movs	r2, #138	@ 0x8a
 800be4c:	f04f 30ff 	mov.w	r0, #4294967295
 800be50:	601a      	str	r2, [r3, #0]
 800be52:	4770      	bx	lr
 800be54:	2001      	movs	r0, #1
 800be56:	700a      	strb	r2, [r1, #0]
 800be58:	4770      	bx	lr
	...

0800be5c <fiprintf>:
 800be5c:	b40e      	push	{r1, r2, r3}
 800be5e:	b503      	push	{r0, r1, lr}
 800be60:	4601      	mov	r1, r0
 800be62:	ab03      	add	r3, sp, #12
 800be64:	4805      	ldr	r0, [pc, #20]	@ (800be7c <fiprintf+0x20>)
 800be66:	f853 2b04 	ldr.w	r2, [r3], #4
 800be6a:	6800      	ldr	r0, [r0, #0]
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	f000 f835 	bl	800bedc <_vfiprintf_r>
 800be72:	b002      	add	sp, #8
 800be74:	f85d eb04 	ldr.w	lr, [sp], #4
 800be78:	b003      	add	sp, #12
 800be7a:	4770      	bx	lr
 800be7c:	20000020 	.word	0x20000020

0800be80 <abort>:
 800be80:	2006      	movs	r0, #6
 800be82:	b508      	push	{r3, lr}
 800be84:	f000 f9fe 	bl	800c284 <raise>
 800be88:	2001      	movs	r0, #1
 800be8a:	f7f6 fb28 	bl	80024de <_exit>

0800be8e <__sfputc_r>:
 800be8e:	6893      	ldr	r3, [r2, #8]
 800be90:	b410      	push	{r4}
 800be92:	3b01      	subs	r3, #1
 800be94:	2b00      	cmp	r3, #0
 800be96:	6093      	str	r3, [r2, #8]
 800be98:	da07      	bge.n	800beaa <__sfputc_r+0x1c>
 800be9a:	6994      	ldr	r4, [r2, #24]
 800be9c:	42a3      	cmp	r3, r4
 800be9e:	db01      	blt.n	800bea4 <__sfputc_r+0x16>
 800bea0:	290a      	cmp	r1, #10
 800bea2:	d102      	bne.n	800beaa <__sfputc_r+0x1c>
 800bea4:	bc10      	pop	{r4}
 800bea6:	f000 b931 	b.w	800c10c <__swbuf_r>
 800beaa:	6813      	ldr	r3, [r2, #0]
 800beac:	1c58      	adds	r0, r3, #1
 800beae:	6010      	str	r0, [r2, #0]
 800beb0:	7019      	strb	r1, [r3, #0]
 800beb2:	4608      	mov	r0, r1
 800beb4:	bc10      	pop	{r4}
 800beb6:	4770      	bx	lr

0800beb8 <__sfputs_r>:
 800beb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beba:	4606      	mov	r6, r0
 800bebc:	460f      	mov	r7, r1
 800bebe:	4614      	mov	r4, r2
 800bec0:	18d5      	adds	r5, r2, r3
 800bec2:	42ac      	cmp	r4, r5
 800bec4:	d101      	bne.n	800beca <__sfputs_r+0x12>
 800bec6:	2000      	movs	r0, #0
 800bec8:	e007      	b.n	800beda <__sfputs_r+0x22>
 800beca:	463a      	mov	r2, r7
 800becc:	4630      	mov	r0, r6
 800bece:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bed2:	f7ff ffdc 	bl	800be8e <__sfputc_r>
 800bed6:	1c43      	adds	r3, r0, #1
 800bed8:	d1f3      	bne.n	800bec2 <__sfputs_r+0xa>
 800beda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bedc <_vfiprintf_r>:
 800bedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee0:	460d      	mov	r5, r1
 800bee2:	4614      	mov	r4, r2
 800bee4:	4698      	mov	r8, r3
 800bee6:	4606      	mov	r6, r0
 800bee8:	b09d      	sub	sp, #116	@ 0x74
 800beea:	b118      	cbz	r0, 800bef4 <_vfiprintf_r+0x18>
 800beec:	6a03      	ldr	r3, [r0, #32]
 800beee:	b90b      	cbnz	r3, 800bef4 <_vfiprintf_r+0x18>
 800bef0:	f7fe fac0 	bl	800a474 <__sinit>
 800bef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bef6:	07d9      	lsls	r1, r3, #31
 800bef8:	d405      	bmi.n	800bf06 <_vfiprintf_r+0x2a>
 800befa:	89ab      	ldrh	r3, [r5, #12]
 800befc:	059a      	lsls	r2, r3, #22
 800befe:	d402      	bmi.n	800bf06 <_vfiprintf_r+0x2a>
 800bf00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf02:	f7fe fbae 	bl	800a662 <__retarget_lock_acquire_recursive>
 800bf06:	89ab      	ldrh	r3, [r5, #12]
 800bf08:	071b      	lsls	r3, r3, #28
 800bf0a:	d501      	bpl.n	800bf10 <_vfiprintf_r+0x34>
 800bf0c:	692b      	ldr	r3, [r5, #16]
 800bf0e:	b99b      	cbnz	r3, 800bf38 <_vfiprintf_r+0x5c>
 800bf10:	4629      	mov	r1, r5
 800bf12:	4630      	mov	r0, r6
 800bf14:	f000 f938 	bl	800c188 <__swsetup_r>
 800bf18:	b170      	cbz	r0, 800bf38 <_vfiprintf_r+0x5c>
 800bf1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf1c:	07dc      	lsls	r4, r3, #31
 800bf1e:	d504      	bpl.n	800bf2a <_vfiprintf_r+0x4e>
 800bf20:	f04f 30ff 	mov.w	r0, #4294967295
 800bf24:	b01d      	add	sp, #116	@ 0x74
 800bf26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf2a:	89ab      	ldrh	r3, [r5, #12]
 800bf2c:	0598      	lsls	r0, r3, #22
 800bf2e:	d4f7      	bmi.n	800bf20 <_vfiprintf_r+0x44>
 800bf30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf32:	f7fe fb97 	bl	800a664 <__retarget_lock_release_recursive>
 800bf36:	e7f3      	b.n	800bf20 <_vfiprintf_r+0x44>
 800bf38:	2300      	movs	r3, #0
 800bf3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf3c:	2320      	movs	r3, #32
 800bf3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf42:	2330      	movs	r3, #48	@ 0x30
 800bf44:	f04f 0901 	mov.w	r9, #1
 800bf48:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf4c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c0f8 <_vfiprintf_r+0x21c>
 800bf50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf54:	4623      	mov	r3, r4
 800bf56:	469a      	mov	sl, r3
 800bf58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf5c:	b10a      	cbz	r2, 800bf62 <_vfiprintf_r+0x86>
 800bf5e:	2a25      	cmp	r2, #37	@ 0x25
 800bf60:	d1f9      	bne.n	800bf56 <_vfiprintf_r+0x7a>
 800bf62:	ebba 0b04 	subs.w	fp, sl, r4
 800bf66:	d00b      	beq.n	800bf80 <_vfiprintf_r+0xa4>
 800bf68:	465b      	mov	r3, fp
 800bf6a:	4622      	mov	r2, r4
 800bf6c:	4629      	mov	r1, r5
 800bf6e:	4630      	mov	r0, r6
 800bf70:	f7ff ffa2 	bl	800beb8 <__sfputs_r>
 800bf74:	3001      	adds	r0, #1
 800bf76:	f000 80a7 	beq.w	800c0c8 <_vfiprintf_r+0x1ec>
 800bf7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf7c:	445a      	add	r2, fp
 800bf7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf80:	f89a 3000 	ldrb.w	r3, [sl]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	f000 809f 	beq.w	800c0c8 <_vfiprintf_r+0x1ec>
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf94:	f10a 0a01 	add.w	sl, sl, #1
 800bf98:	9304      	str	r3, [sp, #16]
 800bf9a:	9307      	str	r3, [sp, #28]
 800bf9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfa0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfa2:	4654      	mov	r4, sl
 800bfa4:	2205      	movs	r2, #5
 800bfa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfaa:	4853      	ldr	r0, [pc, #332]	@ (800c0f8 <_vfiprintf_r+0x21c>)
 800bfac:	f7fe fb5b 	bl	800a666 <memchr>
 800bfb0:	9a04      	ldr	r2, [sp, #16]
 800bfb2:	b9d8      	cbnz	r0, 800bfec <_vfiprintf_r+0x110>
 800bfb4:	06d1      	lsls	r1, r2, #27
 800bfb6:	bf44      	itt	mi
 800bfb8:	2320      	movmi	r3, #32
 800bfba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfbe:	0713      	lsls	r3, r2, #28
 800bfc0:	bf44      	itt	mi
 800bfc2:	232b      	movmi	r3, #43	@ 0x2b
 800bfc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfc8:	f89a 3000 	ldrb.w	r3, [sl]
 800bfcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfce:	d015      	beq.n	800bffc <_vfiprintf_r+0x120>
 800bfd0:	4654      	mov	r4, sl
 800bfd2:	2000      	movs	r0, #0
 800bfd4:	f04f 0c0a 	mov.w	ip, #10
 800bfd8:	9a07      	ldr	r2, [sp, #28]
 800bfda:	4621      	mov	r1, r4
 800bfdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfe0:	3b30      	subs	r3, #48	@ 0x30
 800bfe2:	2b09      	cmp	r3, #9
 800bfe4:	d94b      	bls.n	800c07e <_vfiprintf_r+0x1a2>
 800bfe6:	b1b0      	cbz	r0, 800c016 <_vfiprintf_r+0x13a>
 800bfe8:	9207      	str	r2, [sp, #28]
 800bfea:	e014      	b.n	800c016 <_vfiprintf_r+0x13a>
 800bfec:	eba0 0308 	sub.w	r3, r0, r8
 800bff0:	fa09 f303 	lsl.w	r3, r9, r3
 800bff4:	4313      	orrs	r3, r2
 800bff6:	46a2      	mov	sl, r4
 800bff8:	9304      	str	r3, [sp, #16]
 800bffa:	e7d2      	b.n	800bfa2 <_vfiprintf_r+0xc6>
 800bffc:	9b03      	ldr	r3, [sp, #12]
 800bffe:	1d19      	adds	r1, r3, #4
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	9103      	str	r1, [sp, #12]
 800c004:	2b00      	cmp	r3, #0
 800c006:	bfbb      	ittet	lt
 800c008:	425b      	neglt	r3, r3
 800c00a:	f042 0202 	orrlt.w	r2, r2, #2
 800c00e:	9307      	strge	r3, [sp, #28]
 800c010:	9307      	strlt	r3, [sp, #28]
 800c012:	bfb8      	it	lt
 800c014:	9204      	strlt	r2, [sp, #16]
 800c016:	7823      	ldrb	r3, [r4, #0]
 800c018:	2b2e      	cmp	r3, #46	@ 0x2e
 800c01a:	d10a      	bne.n	800c032 <_vfiprintf_r+0x156>
 800c01c:	7863      	ldrb	r3, [r4, #1]
 800c01e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c020:	d132      	bne.n	800c088 <_vfiprintf_r+0x1ac>
 800c022:	9b03      	ldr	r3, [sp, #12]
 800c024:	3402      	adds	r4, #2
 800c026:	1d1a      	adds	r2, r3, #4
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	9203      	str	r2, [sp, #12]
 800c02c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c030:	9305      	str	r3, [sp, #20]
 800c032:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c0fc <_vfiprintf_r+0x220>
 800c036:	2203      	movs	r2, #3
 800c038:	4650      	mov	r0, sl
 800c03a:	7821      	ldrb	r1, [r4, #0]
 800c03c:	f7fe fb13 	bl	800a666 <memchr>
 800c040:	b138      	cbz	r0, 800c052 <_vfiprintf_r+0x176>
 800c042:	2240      	movs	r2, #64	@ 0x40
 800c044:	9b04      	ldr	r3, [sp, #16]
 800c046:	eba0 000a 	sub.w	r0, r0, sl
 800c04a:	4082      	lsls	r2, r0
 800c04c:	4313      	orrs	r3, r2
 800c04e:	3401      	adds	r4, #1
 800c050:	9304      	str	r3, [sp, #16]
 800c052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c056:	2206      	movs	r2, #6
 800c058:	4829      	ldr	r0, [pc, #164]	@ (800c100 <_vfiprintf_r+0x224>)
 800c05a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c05e:	f7fe fb02 	bl	800a666 <memchr>
 800c062:	2800      	cmp	r0, #0
 800c064:	d03f      	beq.n	800c0e6 <_vfiprintf_r+0x20a>
 800c066:	4b27      	ldr	r3, [pc, #156]	@ (800c104 <_vfiprintf_r+0x228>)
 800c068:	bb1b      	cbnz	r3, 800c0b2 <_vfiprintf_r+0x1d6>
 800c06a:	9b03      	ldr	r3, [sp, #12]
 800c06c:	3307      	adds	r3, #7
 800c06e:	f023 0307 	bic.w	r3, r3, #7
 800c072:	3308      	adds	r3, #8
 800c074:	9303      	str	r3, [sp, #12]
 800c076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c078:	443b      	add	r3, r7
 800c07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c07c:	e76a      	b.n	800bf54 <_vfiprintf_r+0x78>
 800c07e:	460c      	mov	r4, r1
 800c080:	2001      	movs	r0, #1
 800c082:	fb0c 3202 	mla	r2, ip, r2, r3
 800c086:	e7a8      	b.n	800bfda <_vfiprintf_r+0xfe>
 800c088:	2300      	movs	r3, #0
 800c08a:	f04f 0c0a 	mov.w	ip, #10
 800c08e:	4619      	mov	r1, r3
 800c090:	3401      	adds	r4, #1
 800c092:	9305      	str	r3, [sp, #20]
 800c094:	4620      	mov	r0, r4
 800c096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c09a:	3a30      	subs	r2, #48	@ 0x30
 800c09c:	2a09      	cmp	r2, #9
 800c09e:	d903      	bls.n	800c0a8 <_vfiprintf_r+0x1cc>
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d0c6      	beq.n	800c032 <_vfiprintf_r+0x156>
 800c0a4:	9105      	str	r1, [sp, #20]
 800c0a6:	e7c4      	b.n	800c032 <_vfiprintf_r+0x156>
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	2301      	movs	r3, #1
 800c0ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0b0:	e7f0      	b.n	800c094 <_vfiprintf_r+0x1b8>
 800c0b2:	ab03      	add	r3, sp, #12
 800c0b4:	9300      	str	r3, [sp, #0]
 800c0b6:	462a      	mov	r2, r5
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	4b13      	ldr	r3, [pc, #76]	@ (800c108 <_vfiprintf_r+0x22c>)
 800c0bc:	a904      	add	r1, sp, #16
 800c0be:	f7fd fd91 	bl	8009be4 <_printf_float>
 800c0c2:	4607      	mov	r7, r0
 800c0c4:	1c78      	adds	r0, r7, #1
 800c0c6:	d1d6      	bne.n	800c076 <_vfiprintf_r+0x19a>
 800c0c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0ca:	07d9      	lsls	r1, r3, #31
 800c0cc:	d405      	bmi.n	800c0da <_vfiprintf_r+0x1fe>
 800c0ce:	89ab      	ldrh	r3, [r5, #12]
 800c0d0:	059a      	lsls	r2, r3, #22
 800c0d2:	d402      	bmi.n	800c0da <_vfiprintf_r+0x1fe>
 800c0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0d6:	f7fe fac5 	bl	800a664 <__retarget_lock_release_recursive>
 800c0da:	89ab      	ldrh	r3, [r5, #12]
 800c0dc:	065b      	lsls	r3, r3, #25
 800c0de:	f53f af1f 	bmi.w	800bf20 <_vfiprintf_r+0x44>
 800c0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0e4:	e71e      	b.n	800bf24 <_vfiprintf_r+0x48>
 800c0e6:	ab03      	add	r3, sp, #12
 800c0e8:	9300      	str	r3, [sp, #0]
 800c0ea:	462a      	mov	r2, r5
 800c0ec:	4630      	mov	r0, r6
 800c0ee:	4b06      	ldr	r3, [pc, #24]	@ (800c108 <_vfiprintf_r+0x22c>)
 800c0f0:	a904      	add	r1, sp, #16
 800c0f2:	f7fe f815 	bl	800a120 <_printf_i>
 800c0f6:	e7e4      	b.n	800c0c2 <_vfiprintf_r+0x1e6>
 800c0f8:	0800c5fe 	.word	0x0800c5fe
 800c0fc:	0800c604 	.word	0x0800c604
 800c100:	0800c608 	.word	0x0800c608
 800c104:	08009be5 	.word	0x08009be5
 800c108:	0800beb9 	.word	0x0800beb9

0800c10c <__swbuf_r>:
 800c10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10e:	460e      	mov	r6, r1
 800c110:	4614      	mov	r4, r2
 800c112:	4605      	mov	r5, r0
 800c114:	b118      	cbz	r0, 800c11e <__swbuf_r+0x12>
 800c116:	6a03      	ldr	r3, [r0, #32]
 800c118:	b90b      	cbnz	r3, 800c11e <__swbuf_r+0x12>
 800c11a:	f7fe f9ab 	bl	800a474 <__sinit>
 800c11e:	69a3      	ldr	r3, [r4, #24]
 800c120:	60a3      	str	r3, [r4, #8]
 800c122:	89a3      	ldrh	r3, [r4, #12]
 800c124:	071a      	lsls	r2, r3, #28
 800c126:	d501      	bpl.n	800c12c <__swbuf_r+0x20>
 800c128:	6923      	ldr	r3, [r4, #16]
 800c12a:	b943      	cbnz	r3, 800c13e <__swbuf_r+0x32>
 800c12c:	4621      	mov	r1, r4
 800c12e:	4628      	mov	r0, r5
 800c130:	f000 f82a 	bl	800c188 <__swsetup_r>
 800c134:	b118      	cbz	r0, 800c13e <__swbuf_r+0x32>
 800c136:	f04f 37ff 	mov.w	r7, #4294967295
 800c13a:	4638      	mov	r0, r7
 800c13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c13e:	6823      	ldr	r3, [r4, #0]
 800c140:	6922      	ldr	r2, [r4, #16]
 800c142:	b2f6      	uxtb	r6, r6
 800c144:	1a98      	subs	r0, r3, r2
 800c146:	6963      	ldr	r3, [r4, #20]
 800c148:	4637      	mov	r7, r6
 800c14a:	4283      	cmp	r3, r0
 800c14c:	dc05      	bgt.n	800c15a <__swbuf_r+0x4e>
 800c14e:	4621      	mov	r1, r4
 800c150:	4628      	mov	r0, r5
 800c152:	f7ff fdf9 	bl	800bd48 <_fflush_r>
 800c156:	2800      	cmp	r0, #0
 800c158:	d1ed      	bne.n	800c136 <__swbuf_r+0x2a>
 800c15a:	68a3      	ldr	r3, [r4, #8]
 800c15c:	3b01      	subs	r3, #1
 800c15e:	60a3      	str	r3, [r4, #8]
 800c160:	6823      	ldr	r3, [r4, #0]
 800c162:	1c5a      	adds	r2, r3, #1
 800c164:	6022      	str	r2, [r4, #0]
 800c166:	701e      	strb	r6, [r3, #0]
 800c168:	6962      	ldr	r2, [r4, #20]
 800c16a:	1c43      	adds	r3, r0, #1
 800c16c:	429a      	cmp	r2, r3
 800c16e:	d004      	beq.n	800c17a <__swbuf_r+0x6e>
 800c170:	89a3      	ldrh	r3, [r4, #12]
 800c172:	07db      	lsls	r3, r3, #31
 800c174:	d5e1      	bpl.n	800c13a <__swbuf_r+0x2e>
 800c176:	2e0a      	cmp	r6, #10
 800c178:	d1df      	bne.n	800c13a <__swbuf_r+0x2e>
 800c17a:	4621      	mov	r1, r4
 800c17c:	4628      	mov	r0, r5
 800c17e:	f7ff fde3 	bl	800bd48 <_fflush_r>
 800c182:	2800      	cmp	r0, #0
 800c184:	d0d9      	beq.n	800c13a <__swbuf_r+0x2e>
 800c186:	e7d6      	b.n	800c136 <__swbuf_r+0x2a>

0800c188 <__swsetup_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4b29      	ldr	r3, [pc, #164]	@ (800c230 <__swsetup_r+0xa8>)
 800c18c:	4605      	mov	r5, r0
 800c18e:	6818      	ldr	r0, [r3, #0]
 800c190:	460c      	mov	r4, r1
 800c192:	b118      	cbz	r0, 800c19c <__swsetup_r+0x14>
 800c194:	6a03      	ldr	r3, [r0, #32]
 800c196:	b90b      	cbnz	r3, 800c19c <__swsetup_r+0x14>
 800c198:	f7fe f96c 	bl	800a474 <__sinit>
 800c19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1a0:	0719      	lsls	r1, r3, #28
 800c1a2:	d422      	bmi.n	800c1ea <__swsetup_r+0x62>
 800c1a4:	06da      	lsls	r2, r3, #27
 800c1a6:	d407      	bmi.n	800c1b8 <__swsetup_r+0x30>
 800c1a8:	2209      	movs	r2, #9
 800c1aa:	602a      	str	r2, [r5, #0]
 800c1ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1b4:	81a3      	strh	r3, [r4, #12]
 800c1b6:	e033      	b.n	800c220 <__swsetup_r+0x98>
 800c1b8:	0758      	lsls	r0, r3, #29
 800c1ba:	d512      	bpl.n	800c1e2 <__swsetup_r+0x5a>
 800c1bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1be:	b141      	cbz	r1, 800c1d2 <__swsetup_r+0x4a>
 800c1c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1c4:	4299      	cmp	r1, r3
 800c1c6:	d002      	beq.n	800c1ce <__swsetup_r+0x46>
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	f7ff f8c5 	bl	800b358 <_free_r>
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1d2:	89a3      	ldrh	r3, [r4, #12]
 800c1d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1d8:	81a3      	strh	r3, [r4, #12]
 800c1da:	2300      	movs	r3, #0
 800c1dc:	6063      	str	r3, [r4, #4]
 800c1de:	6923      	ldr	r3, [r4, #16]
 800c1e0:	6023      	str	r3, [r4, #0]
 800c1e2:	89a3      	ldrh	r3, [r4, #12]
 800c1e4:	f043 0308 	orr.w	r3, r3, #8
 800c1e8:	81a3      	strh	r3, [r4, #12]
 800c1ea:	6923      	ldr	r3, [r4, #16]
 800c1ec:	b94b      	cbnz	r3, 800c202 <__swsetup_r+0x7a>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c1f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1f8:	d003      	beq.n	800c202 <__swsetup_r+0x7a>
 800c1fa:	4621      	mov	r1, r4
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	f000 f882 	bl	800c306 <__smakebuf_r>
 800c202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c206:	f013 0201 	ands.w	r2, r3, #1
 800c20a:	d00a      	beq.n	800c222 <__swsetup_r+0x9a>
 800c20c:	2200      	movs	r2, #0
 800c20e:	60a2      	str	r2, [r4, #8]
 800c210:	6962      	ldr	r2, [r4, #20]
 800c212:	4252      	negs	r2, r2
 800c214:	61a2      	str	r2, [r4, #24]
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	b942      	cbnz	r2, 800c22c <__swsetup_r+0xa4>
 800c21a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c21e:	d1c5      	bne.n	800c1ac <__swsetup_r+0x24>
 800c220:	bd38      	pop	{r3, r4, r5, pc}
 800c222:	0799      	lsls	r1, r3, #30
 800c224:	bf58      	it	pl
 800c226:	6962      	ldrpl	r2, [r4, #20]
 800c228:	60a2      	str	r2, [r4, #8]
 800c22a:	e7f4      	b.n	800c216 <__swsetup_r+0x8e>
 800c22c:	2000      	movs	r0, #0
 800c22e:	e7f7      	b.n	800c220 <__swsetup_r+0x98>
 800c230:	20000020 	.word	0x20000020

0800c234 <_raise_r>:
 800c234:	291f      	cmp	r1, #31
 800c236:	b538      	push	{r3, r4, r5, lr}
 800c238:	4605      	mov	r5, r0
 800c23a:	460c      	mov	r4, r1
 800c23c:	d904      	bls.n	800c248 <_raise_r+0x14>
 800c23e:	2316      	movs	r3, #22
 800c240:	6003      	str	r3, [r0, #0]
 800c242:	f04f 30ff 	mov.w	r0, #4294967295
 800c246:	bd38      	pop	{r3, r4, r5, pc}
 800c248:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c24a:	b112      	cbz	r2, 800c252 <_raise_r+0x1e>
 800c24c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c250:	b94b      	cbnz	r3, 800c266 <_raise_r+0x32>
 800c252:	4628      	mov	r0, r5
 800c254:	f000 f830 	bl	800c2b8 <_getpid_r>
 800c258:	4622      	mov	r2, r4
 800c25a:	4601      	mov	r1, r0
 800c25c:	4628      	mov	r0, r5
 800c25e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c262:	f000 b817 	b.w	800c294 <_kill_r>
 800c266:	2b01      	cmp	r3, #1
 800c268:	d00a      	beq.n	800c280 <_raise_r+0x4c>
 800c26a:	1c59      	adds	r1, r3, #1
 800c26c:	d103      	bne.n	800c276 <_raise_r+0x42>
 800c26e:	2316      	movs	r3, #22
 800c270:	6003      	str	r3, [r0, #0]
 800c272:	2001      	movs	r0, #1
 800c274:	e7e7      	b.n	800c246 <_raise_r+0x12>
 800c276:	2100      	movs	r1, #0
 800c278:	4620      	mov	r0, r4
 800c27a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c27e:	4798      	blx	r3
 800c280:	2000      	movs	r0, #0
 800c282:	e7e0      	b.n	800c246 <_raise_r+0x12>

0800c284 <raise>:
 800c284:	4b02      	ldr	r3, [pc, #8]	@ (800c290 <raise+0xc>)
 800c286:	4601      	mov	r1, r0
 800c288:	6818      	ldr	r0, [r3, #0]
 800c28a:	f7ff bfd3 	b.w	800c234 <_raise_r>
 800c28e:	bf00      	nop
 800c290:	20000020 	.word	0x20000020

0800c294 <_kill_r>:
 800c294:	b538      	push	{r3, r4, r5, lr}
 800c296:	2300      	movs	r3, #0
 800c298:	4d06      	ldr	r5, [pc, #24]	@ (800c2b4 <_kill_r+0x20>)
 800c29a:	4604      	mov	r4, r0
 800c29c:	4608      	mov	r0, r1
 800c29e:	4611      	mov	r1, r2
 800c2a0:	602b      	str	r3, [r5, #0]
 800c2a2:	f7f6 f90c 	bl	80024be <_kill>
 800c2a6:	1c43      	adds	r3, r0, #1
 800c2a8:	d102      	bne.n	800c2b0 <_kill_r+0x1c>
 800c2aa:	682b      	ldr	r3, [r5, #0]
 800c2ac:	b103      	cbz	r3, 800c2b0 <_kill_r+0x1c>
 800c2ae:	6023      	str	r3, [r4, #0]
 800c2b0:	bd38      	pop	{r3, r4, r5, pc}
 800c2b2:	bf00      	nop
 800c2b4:	20001f10 	.word	0x20001f10

0800c2b8 <_getpid_r>:
 800c2b8:	f7f6 b8fa 	b.w	80024b0 <_getpid>

0800c2bc <__swhatbuf_r>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	460c      	mov	r4, r1
 800c2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2c4:	4615      	mov	r5, r2
 800c2c6:	2900      	cmp	r1, #0
 800c2c8:	461e      	mov	r6, r3
 800c2ca:	b096      	sub	sp, #88	@ 0x58
 800c2cc:	da0c      	bge.n	800c2e8 <__swhatbuf_r+0x2c>
 800c2ce:	89a3      	ldrh	r3, [r4, #12]
 800c2d0:	2100      	movs	r1, #0
 800c2d2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c2d6:	bf14      	ite	ne
 800c2d8:	2340      	movne	r3, #64	@ 0x40
 800c2da:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c2de:	2000      	movs	r0, #0
 800c2e0:	6031      	str	r1, [r6, #0]
 800c2e2:	602b      	str	r3, [r5, #0]
 800c2e4:	b016      	add	sp, #88	@ 0x58
 800c2e6:	bd70      	pop	{r4, r5, r6, pc}
 800c2e8:	466a      	mov	r2, sp
 800c2ea:	f000 f849 	bl	800c380 <_fstat_r>
 800c2ee:	2800      	cmp	r0, #0
 800c2f0:	dbed      	blt.n	800c2ce <__swhatbuf_r+0x12>
 800c2f2:	9901      	ldr	r1, [sp, #4]
 800c2f4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c2f8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c2fc:	4259      	negs	r1, r3
 800c2fe:	4159      	adcs	r1, r3
 800c300:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c304:	e7eb      	b.n	800c2de <__swhatbuf_r+0x22>

0800c306 <__smakebuf_r>:
 800c306:	898b      	ldrh	r3, [r1, #12]
 800c308:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c30a:	079d      	lsls	r5, r3, #30
 800c30c:	4606      	mov	r6, r0
 800c30e:	460c      	mov	r4, r1
 800c310:	d507      	bpl.n	800c322 <__smakebuf_r+0x1c>
 800c312:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c316:	6023      	str	r3, [r4, #0]
 800c318:	6123      	str	r3, [r4, #16]
 800c31a:	2301      	movs	r3, #1
 800c31c:	6163      	str	r3, [r4, #20]
 800c31e:	b003      	add	sp, #12
 800c320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c322:	466a      	mov	r2, sp
 800c324:	ab01      	add	r3, sp, #4
 800c326:	f7ff ffc9 	bl	800c2bc <__swhatbuf_r>
 800c32a:	9f00      	ldr	r7, [sp, #0]
 800c32c:	4605      	mov	r5, r0
 800c32e:	4639      	mov	r1, r7
 800c330:	4630      	mov	r0, r6
 800c332:	f7ff f883 	bl	800b43c <_malloc_r>
 800c336:	b948      	cbnz	r0, 800c34c <__smakebuf_r+0x46>
 800c338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c33c:	059a      	lsls	r2, r3, #22
 800c33e:	d4ee      	bmi.n	800c31e <__smakebuf_r+0x18>
 800c340:	f023 0303 	bic.w	r3, r3, #3
 800c344:	f043 0302 	orr.w	r3, r3, #2
 800c348:	81a3      	strh	r3, [r4, #12]
 800c34a:	e7e2      	b.n	800c312 <__smakebuf_r+0xc>
 800c34c:	89a3      	ldrh	r3, [r4, #12]
 800c34e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c356:	81a3      	strh	r3, [r4, #12]
 800c358:	9b01      	ldr	r3, [sp, #4]
 800c35a:	6020      	str	r0, [r4, #0]
 800c35c:	b15b      	cbz	r3, 800c376 <__smakebuf_r+0x70>
 800c35e:	4630      	mov	r0, r6
 800c360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c364:	f000 f81e 	bl	800c3a4 <_isatty_r>
 800c368:	b128      	cbz	r0, 800c376 <__smakebuf_r+0x70>
 800c36a:	89a3      	ldrh	r3, [r4, #12]
 800c36c:	f023 0303 	bic.w	r3, r3, #3
 800c370:	f043 0301 	orr.w	r3, r3, #1
 800c374:	81a3      	strh	r3, [r4, #12]
 800c376:	89a3      	ldrh	r3, [r4, #12]
 800c378:	431d      	orrs	r5, r3
 800c37a:	81a5      	strh	r5, [r4, #12]
 800c37c:	e7cf      	b.n	800c31e <__smakebuf_r+0x18>
	...

0800c380 <_fstat_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	2300      	movs	r3, #0
 800c384:	4d06      	ldr	r5, [pc, #24]	@ (800c3a0 <_fstat_r+0x20>)
 800c386:	4604      	mov	r4, r0
 800c388:	4608      	mov	r0, r1
 800c38a:	4611      	mov	r1, r2
 800c38c:	602b      	str	r3, [r5, #0]
 800c38e:	f7f6 f8f5 	bl	800257c <_fstat>
 800c392:	1c43      	adds	r3, r0, #1
 800c394:	d102      	bne.n	800c39c <_fstat_r+0x1c>
 800c396:	682b      	ldr	r3, [r5, #0]
 800c398:	b103      	cbz	r3, 800c39c <_fstat_r+0x1c>
 800c39a:	6023      	str	r3, [r4, #0]
 800c39c:	bd38      	pop	{r3, r4, r5, pc}
 800c39e:	bf00      	nop
 800c3a0:	20001f10 	.word	0x20001f10

0800c3a4 <_isatty_r>:
 800c3a4:	b538      	push	{r3, r4, r5, lr}
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	4d05      	ldr	r5, [pc, #20]	@ (800c3c0 <_isatty_r+0x1c>)
 800c3aa:	4604      	mov	r4, r0
 800c3ac:	4608      	mov	r0, r1
 800c3ae:	602b      	str	r3, [r5, #0]
 800c3b0:	f7f6 f8f3 	bl	800259a <_isatty>
 800c3b4:	1c43      	adds	r3, r0, #1
 800c3b6:	d102      	bne.n	800c3be <_isatty_r+0x1a>
 800c3b8:	682b      	ldr	r3, [r5, #0]
 800c3ba:	b103      	cbz	r3, 800c3be <_isatty_r+0x1a>
 800c3bc:	6023      	str	r3, [r4, #0]
 800c3be:	bd38      	pop	{r3, r4, r5, pc}
 800c3c0:	20001f10 	.word	0x20001f10

0800c3c4 <_init>:
 800c3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3c6:	bf00      	nop
 800c3c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ca:	bc08      	pop	{r3}
 800c3cc:	469e      	mov	lr, r3
 800c3ce:	4770      	bx	lr

0800c3d0 <_fini>:
 800c3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d2:	bf00      	nop
 800c3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3d6:	bc08      	pop	{r3}
 800c3d8:	469e      	mov	lr, r3
 800c3da:	4770      	bx	lr
