{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682464830883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682464830884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 19:20:30 2023 " "Processing started: Tue Apr 25 19:20:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682464830884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464830884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464830884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682464831040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682464831040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC240_top " "Found entity 1: RISC240_top" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../RISC240/regfile.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835384 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(28) " "Verilog HDL warning at memory.sv(28): extended using \"x\" or \"z\"" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682464835385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(102) " "Verilog HDL warning at memory.sv(102): extended using \"x\" or \"z\"" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682464835385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv 3 3 " "Found 3 design units, including 3 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835385 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_synthesis " "Found entity 2: memory_synthesis" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835385 ""} { "Info" "ISGN_ENTITY_NAME" "3 memorySystem " "Found entity 3: memorySystem" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(110) " "Verilog HDL warning at library.sv(110): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682464835386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(175) " "Verilog HDL warning at library.sv(175): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682464835386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(201) " "Verilog HDL warning at library.sv(201): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682464835386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv 14 14 " "Found 14 design units, including 14 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "2 add32Adder " "Found entity 2: add32Adder" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory1024x16 " "Found entity 3: memory1024x16" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory1024x16_program " "Found entity 4: memory1024x16_program" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "5 tridrive " "Found entity 5: tridrive" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "6 aluMux " "Found entity 6: aluMux" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux8to1 " "Found entity 7: mux8to1" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "8 demux " "Found entity 8: demux" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "9 decoder " "Found entity 9: decoder" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "10 register " "Found entity 10: register" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "11 HEXtoSevenSegment " "Found entity 11: HEXtoSevenSegment" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "12 SevenSegmentDigit " "Found entity 12: SevenSegmentDigit" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "13 SevenSegmentControl " "Found entity 13: SevenSegmentControl" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""} { "Info" "ISGN_ENTITY_NAME" "14 comb_write_reg " "Found entity 14: comb_write_reg" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RISC240/datapath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(370) " "Verilog HDL warning at controlpath.sv(370): extended using \"x\" or \"z\"" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682464835388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682464835389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835389 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "name RISC240.sv(189) " "Verilog HDL error at RISC240.sv(189): name is not declared under this prefix" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 189 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1682464835393 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "name RISC240.sv(192) " "Verilog HDL error at RISC240.sv(192): name is not declared under this prefix" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 192 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1682464835393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682464835457 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 25 19:20:35 2023 " "Processing ended: Tue Apr 25 19:20:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682464835457 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682464835457 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682464835457 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835457 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682464835565 ""}
