/**
 * \file IfxGpt12_bf.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_GPT12/V0.1.1.1.6
 * Specification: latest @ 2021-11-17 instance sheet @ MC_A3G_TC49x : V9.1.6.2.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Gpt12_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Gpt12_Registers
 * 
 */
#ifndef IFXGPT12_BF_H
#define IFXGPT12_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Gpt12_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_GPT12_CLC_Bits.DISR */
#define IFX_GPT12_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_GPT12_CLC_Bits.DISR */
#define IFX_GPT12_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_CLC_Bits.DISR */
#define IFX_GPT12_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_GPT12_CLC_Bits.DISS */
#define IFX_GPT12_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_GPT12_CLC_Bits.DISS */
#define IFX_GPT12_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_CLC_Bits.DISS */
#define IFX_GPT12_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_GPT12_CLC_Bits.EDIS */
#define IFX_GPT12_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_GPT12_CLC_Bits.EDIS */
#define IFX_GPT12_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_CLC_Bits.EDIS */
#define IFX_GPT12_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_GPT12_OCS_Bits.SUS */
#define IFX_GPT12_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_GPT12_OCS_Bits.SUS */
#define IFX_GPT12_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_GPT12_OCS_Bits.SUS */
#define IFX_GPT12_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_GPT12_OCS_Bits.SUS_P */
#define IFX_GPT12_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_GPT12_OCS_Bits.SUS_P */
#define IFX_GPT12_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_OCS_Bits.SUS_P */
#define IFX_GPT12_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_GPT12_OCS_Bits.SUSSTA */
#define IFX_GPT12_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_GPT12_OCS_Bits.SUSSTA */
#define IFX_GPT12_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_OCS_Bits.SUSSTA */
#define IFX_GPT12_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_GPT12_ID_Bits.MOD_REV */
#define IFX_GPT12_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_GPT12_ID_Bits.MOD_REV */
#define IFX_GPT12_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_GPT12_ID_Bits.MOD_REV */
#define IFX_GPT12_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_GPT12_ID_Bits.MOD_TYPE */
#define IFX_GPT12_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_GPT12_ID_Bits.MOD_TYPE */
#define IFX_GPT12_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_GPT12_ID_Bits.MOD_TYPE */
#define IFX_GPT12_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_GPT12_ID_Bits.MOD_NUM */
#define IFX_GPT12_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_GPT12_ID_Bits.MOD_NUM */
#define IFX_GPT12_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_ID_Bits.MOD_NUM */
#define IFX_GPT12_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_GPT12_RST_CTRLA_Bits.KRST */
#define IFX_GPT12_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLA_Bits.KRST */
#define IFX_GPT12_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLA_Bits.KRST */
#define IFX_GPT12_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_GPT12_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_GPT12_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_GPT12_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_GPT12_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_GPT12_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_GPT12_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_GPT12_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_GPT12_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_GPT12_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_GPT12_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_GPT12_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_GPT12_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_GPT12_RST_CTRLB_Bits.KRST */
#define IFX_GPT12_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLB_Bits.KRST */
#define IFX_GPT12_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLB_Bits.KRST */
#define IFX_GPT12_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_GPT12_RST_CTRLB_Bits.STATCLR */
#define IFX_GPT12_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_CTRLB_Bits.STATCLR */
#define IFX_GPT12_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_CTRLB_Bits.STATCLR */
#define IFX_GPT12_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_GPT12_RST_STAT_Bits.KRST */
#define IFX_GPT12_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_STAT_Bits.KRST */
#define IFX_GPT12_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_STAT_Bits.KRST */
#define IFX_GPT12_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_GPT12_RST_STAT_Bits.GRST0 */
#define IFX_GPT12_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_STAT_Bits.GRST0 */
#define IFX_GPT12_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_STAT_Bits.GRST0 */
#define IFX_GPT12_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_GPT12_RST_STAT_Bits.GRST1 */
#define IFX_GPT12_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_STAT_Bits.GRST1 */
#define IFX_GPT12_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_STAT_Bits.GRST1 */
#define IFX_GPT12_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_GPT12_RST_STAT_Bits.GRST2 */
#define IFX_GPT12_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_STAT_Bits.GRST2 */
#define IFX_GPT12_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_STAT_Bits.GRST2 */
#define IFX_GPT12_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_GPT12_RST_STAT_Bits.GRST3 */
#define IFX_GPT12_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_GPT12_RST_STAT_Bits.GRST3 */
#define IFX_GPT12_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_RST_STAT_Bits.GRST3 */
#define IFX_GPT12_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_GPT12_PROT_Bits.STATE */
#define IFX_GPT12_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.STATE */
#define IFX_GPT12_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.STATE */
#define IFX_GPT12_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_GPT12_PROT_Bits.SWEN */
#define IFX_GPT12_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.SWEN */
#define IFX_GPT12_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.SWEN */
#define IFX_GPT12_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_GPT12_PROT_Bits.VM */
#define IFX_GPT12_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.VM */
#define IFX_GPT12_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.VM */
#define IFX_GPT12_PROT_VM_OFF (16u)

/** \brief Length for Ifx_GPT12_PROT_Bits.VMEN */
#define IFX_GPT12_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.VMEN */
#define IFX_GPT12_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.VMEN */
#define IFX_GPT12_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_GPT12_PROT_Bits.PRS */
#define IFX_GPT12_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.PRS */
#define IFX_GPT12_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.PRS */
#define IFX_GPT12_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_GPT12_PROT_Bits.PRSEN */
#define IFX_GPT12_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.PRSEN */
#define IFX_GPT12_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.PRSEN */
#define IFX_GPT12_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_GPT12_PROT_Bits.TAGID */
#define IFX_GPT12_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.TAGID */
#define IFX_GPT12_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_GPT12_PROT_Bits.TAGID */
#define IFX_GPT12_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_GPT12_PROT_Bits.ODEF */
#define IFX_GPT12_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.ODEF */
#define IFX_GPT12_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.ODEF */
#define IFX_GPT12_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_GPT12_PROT_Bits.OWEN */
#define IFX_GPT12_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PROT_Bits.OWEN */
#define IFX_GPT12_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PROT_Bits.OWEN */
#define IFX_GPT12_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN00 */
#define IFX_GPT12_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN00 */
#define IFX_GPT12_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN00 */
#define IFX_GPT12_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN01 */
#define IFX_GPT12_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN01 */
#define IFX_GPT12_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN01 */
#define IFX_GPT12_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN02 */
#define IFX_GPT12_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN02 */
#define IFX_GPT12_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN02 */
#define IFX_GPT12_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN03 */
#define IFX_GPT12_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN03 */
#define IFX_GPT12_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN03 */
#define IFX_GPT12_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN04 */
#define IFX_GPT12_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN04 */
#define IFX_GPT12_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN04 */
#define IFX_GPT12_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN05 */
#define IFX_GPT12_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN05 */
#define IFX_GPT12_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN05 */
#define IFX_GPT12_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN06 */
#define IFX_GPT12_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN06 */
#define IFX_GPT12_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN06 */
#define IFX_GPT12_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN07 */
#define IFX_GPT12_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN07 */
#define IFX_GPT12_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN07 */
#define IFX_GPT12_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN08 */
#define IFX_GPT12_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN08 */
#define IFX_GPT12_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN08 */
#define IFX_GPT12_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN09 */
#define IFX_GPT12_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN09 */
#define IFX_GPT12_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN09 */
#define IFX_GPT12_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN10 */
#define IFX_GPT12_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN10 */
#define IFX_GPT12_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN10 */
#define IFX_GPT12_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN11 */
#define IFX_GPT12_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN11 */
#define IFX_GPT12_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN11 */
#define IFX_GPT12_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN12 */
#define IFX_GPT12_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN12 */
#define IFX_GPT12_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN12 */
#define IFX_GPT12_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN13 */
#define IFX_GPT12_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN13 */
#define IFX_GPT12_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN13 */
#define IFX_GPT12_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN14 */
#define IFX_GPT12_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN14 */
#define IFX_GPT12_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN14 */
#define IFX_GPT12_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN15 */
#define IFX_GPT12_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN15 */
#define IFX_GPT12_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN15 */
#define IFX_GPT12_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN16 */
#define IFX_GPT12_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN16 */
#define IFX_GPT12_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN16 */
#define IFX_GPT12_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN17 */
#define IFX_GPT12_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN17 */
#define IFX_GPT12_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN17 */
#define IFX_GPT12_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN18 */
#define IFX_GPT12_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN18 */
#define IFX_GPT12_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN18 */
#define IFX_GPT12_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN19 */
#define IFX_GPT12_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN19 */
#define IFX_GPT12_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN19 */
#define IFX_GPT12_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN20 */
#define IFX_GPT12_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN20 */
#define IFX_GPT12_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN20 */
#define IFX_GPT12_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN21 */
#define IFX_GPT12_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN21 */
#define IFX_GPT12_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN21 */
#define IFX_GPT12_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN22 */
#define IFX_GPT12_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN22 */
#define IFX_GPT12_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN22 */
#define IFX_GPT12_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN23 */
#define IFX_GPT12_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN23 */
#define IFX_GPT12_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN23 */
#define IFX_GPT12_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN24 */
#define IFX_GPT12_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN24 */
#define IFX_GPT12_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN24 */
#define IFX_GPT12_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN25 */
#define IFX_GPT12_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN25 */
#define IFX_GPT12_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN25 */
#define IFX_GPT12_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN26 */
#define IFX_GPT12_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN26 */
#define IFX_GPT12_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN26 */
#define IFX_GPT12_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN27 */
#define IFX_GPT12_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN27 */
#define IFX_GPT12_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN27 */
#define IFX_GPT12_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN28 */
#define IFX_GPT12_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN28 */
#define IFX_GPT12_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN28 */
#define IFX_GPT12_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN29 */
#define IFX_GPT12_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN29 */
#define IFX_GPT12_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN29 */
#define IFX_GPT12_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN30 */
#define IFX_GPT12_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN30 */
#define IFX_GPT12_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN30 */
#define IFX_GPT12_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_GPT12_ACCEN_WRA_Bits.EN31 */
#define IFX_GPT12_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRA_Bits.EN31 */
#define IFX_GPT12_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRA_Bits.EN31 */
#define IFX_GPT12_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_GPT12_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN00 */
#define IFX_GPT12_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN00 */
#define IFX_GPT12_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN00 */
#define IFX_GPT12_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN01 */
#define IFX_GPT12_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN01 */
#define IFX_GPT12_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN01 */
#define IFX_GPT12_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN02 */
#define IFX_GPT12_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN02 */
#define IFX_GPT12_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN02 */
#define IFX_GPT12_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN03 */
#define IFX_GPT12_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN03 */
#define IFX_GPT12_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN03 */
#define IFX_GPT12_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN04 */
#define IFX_GPT12_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN04 */
#define IFX_GPT12_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN04 */
#define IFX_GPT12_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN05 */
#define IFX_GPT12_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN05 */
#define IFX_GPT12_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN05 */
#define IFX_GPT12_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN06 */
#define IFX_GPT12_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN06 */
#define IFX_GPT12_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN06 */
#define IFX_GPT12_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN07 */
#define IFX_GPT12_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN07 */
#define IFX_GPT12_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN07 */
#define IFX_GPT12_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN08 */
#define IFX_GPT12_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN08 */
#define IFX_GPT12_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN08 */
#define IFX_GPT12_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN09 */
#define IFX_GPT12_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN09 */
#define IFX_GPT12_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN09 */
#define IFX_GPT12_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN10 */
#define IFX_GPT12_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN10 */
#define IFX_GPT12_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN10 */
#define IFX_GPT12_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN11 */
#define IFX_GPT12_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN11 */
#define IFX_GPT12_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN11 */
#define IFX_GPT12_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN12 */
#define IFX_GPT12_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN12 */
#define IFX_GPT12_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN12 */
#define IFX_GPT12_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN13 */
#define IFX_GPT12_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN13 */
#define IFX_GPT12_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN13 */
#define IFX_GPT12_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN14 */
#define IFX_GPT12_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN14 */
#define IFX_GPT12_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN14 */
#define IFX_GPT12_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN15 */
#define IFX_GPT12_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN15 */
#define IFX_GPT12_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN15 */
#define IFX_GPT12_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN16 */
#define IFX_GPT12_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN16 */
#define IFX_GPT12_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN16 */
#define IFX_GPT12_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN17 */
#define IFX_GPT12_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN17 */
#define IFX_GPT12_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN17 */
#define IFX_GPT12_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN18 */
#define IFX_GPT12_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN18 */
#define IFX_GPT12_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN18 */
#define IFX_GPT12_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN19 */
#define IFX_GPT12_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN19 */
#define IFX_GPT12_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN19 */
#define IFX_GPT12_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN20 */
#define IFX_GPT12_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN20 */
#define IFX_GPT12_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN20 */
#define IFX_GPT12_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN21 */
#define IFX_GPT12_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN21 */
#define IFX_GPT12_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN21 */
#define IFX_GPT12_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN22 */
#define IFX_GPT12_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN22 */
#define IFX_GPT12_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN22 */
#define IFX_GPT12_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN23 */
#define IFX_GPT12_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN23 */
#define IFX_GPT12_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN23 */
#define IFX_GPT12_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN24 */
#define IFX_GPT12_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN24 */
#define IFX_GPT12_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN24 */
#define IFX_GPT12_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN25 */
#define IFX_GPT12_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN25 */
#define IFX_GPT12_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN25 */
#define IFX_GPT12_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN26 */
#define IFX_GPT12_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN26 */
#define IFX_GPT12_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN26 */
#define IFX_GPT12_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN27 */
#define IFX_GPT12_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN27 */
#define IFX_GPT12_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN27 */
#define IFX_GPT12_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN28 */
#define IFX_GPT12_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN28 */
#define IFX_GPT12_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN28 */
#define IFX_GPT12_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN29 */
#define IFX_GPT12_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN29 */
#define IFX_GPT12_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN29 */
#define IFX_GPT12_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN30 */
#define IFX_GPT12_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN30 */
#define IFX_GPT12_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN30 */
#define IFX_GPT12_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_GPT12_ACCEN_RDA_Bits.EN31 */
#define IFX_GPT12_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDA_Bits.EN31 */
#define IFX_GPT12_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDA_Bits.EN31 */
#define IFX_GPT12_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_GPT12_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD00 */
#define IFX_GPT12_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD00 */
#define IFX_GPT12_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD00 */
#define IFX_GPT12_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD01 */
#define IFX_GPT12_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD01 */
#define IFX_GPT12_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD01 */
#define IFX_GPT12_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD02 */
#define IFX_GPT12_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD02 */
#define IFX_GPT12_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD02 */
#define IFX_GPT12_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD03 */
#define IFX_GPT12_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD03 */
#define IFX_GPT12_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD03 */
#define IFX_GPT12_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD04 */
#define IFX_GPT12_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD04 */
#define IFX_GPT12_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD04 */
#define IFX_GPT12_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD05 */
#define IFX_GPT12_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD05 */
#define IFX_GPT12_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD05 */
#define IFX_GPT12_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD06 */
#define IFX_GPT12_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD06 */
#define IFX_GPT12_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD06 */
#define IFX_GPT12_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.RD07 */
#define IFX_GPT12_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.RD07 */
#define IFX_GPT12_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.RD07 */
#define IFX_GPT12_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR00 */
#define IFX_GPT12_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR00 */
#define IFX_GPT12_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR00 */
#define IFX_GPT12_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR01 */
#define IFX_GPT12_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR01 */
#define IFX_GPT12_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR01 */
#define IFX_GPT12_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR02 */
#define IFX_GPT12_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR02 */
#define IFX_GPT12_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR02 */
#define IFX_GPT12_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR03 */
#define IFX_GPT12_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR03 */
#define IFX_GPT12_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR03 */
#define IFX_GPT12_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR04 */
#define IFX_GPT12_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR04 */
#define IFX_GPT12_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR04 */
#define IFX_GPT12_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR05 */
#define IFX_GPT12_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR05 */
#define IFX_GPT12_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR05 */
#define IFX_GPT12_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR06 */
#define IFX_GPT12_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR06 */
#define IFX_GPT12_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR06 */
#define IFX_GPT12_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_GPT12_ACCEN_VM_Bits.WR07 */
#define IFX_GPT12_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_VM_Bits.WR07 */
#define IFX_GPT12_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_VM_Bits.WR07 */
#define IFX_GPT12_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD00 */
#define IFX_GPT12_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD00 */
#define IFX_GPT12_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD00 */
#define IFX_GPT12_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD01 */
#define IFX_GPT12_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD01 */
#define IFX_GPT12_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD01 */
#define IFX_GPT12_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD02 */
#define IFX_GPT12_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD02 */
#define IFX_GPT12_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD02 */
#define IFX_GPT12_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD03 */
#define IFX_GPT12_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD03 */
#define IFX_GPT12_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD03 */
#define IFX_GPT12_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD04 */
#define IFX_GPT12_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD04 */
#define IFX_GPT12_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD04 */
#define IFX_GPT12_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD05 */
#define IFX_GPT12_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD05 */
#define IFX_GPT12_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD05 */
#define IFX_GPT12_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD06 */
#define IFX_GPT12_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD06 */
#define IFX_GPT12_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD06 */
#define IFX_GPT12_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.RD07 */
#define IFX_GPT12_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.RD07 */
#define IFX_GPT12_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.RD07 */
#define IFX_GPT12_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR00 */
#define IFX_GPT12_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR00 */
#define IFX_GPT12_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR00 */
#define IFX_GPT12_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR01 */
#define IFX_GPT12_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR01 */
#define IFX_GPT12_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR01 */
#define IFX_GPT12_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR02 */
#define IFX_GPT12_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR02 */
#define IFX_GPT12_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR02 */
#define IFX_GPT12_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR03 */
#define IFX_GPT12_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR03 */
#define IFX_GPT12_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR03 */
#define IFX_GPT12_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR04 */
#define IFX_GPT12_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR04 */
#define IFX_GPT12_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR04 */
#define IFX_GPT12_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR05 */
#define IFX_GPT12_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR05 */
#define IFX_GPT12_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR05 */
#define IFX_GPT12_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR06 */
#define IFX_GPT12_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR06 */
#define IFX_GPT12_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR06 */
#define IFX_GPT12_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_GPT12_ACCEN_PRS_Bits.WR07 */
#define IFX_GPT12_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_GPT12_ACCEN_PRS_Bits.WR07 */
#define IFX_GPT12_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_ACCEN_PRS_Bits.WR07 */
#define IFX_GPT12_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST2IN */
#define IFX_GPT12_PISEL_IST2IN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST2IN */
#define IFX_GPT12_PISEL_IST2IN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST2IN */
#define IFX_GPT12_PISEL_IST2IN_OFF (0u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST2EUD */
#define IFX_GPT12_PISEL_IST2EUD_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST2EUD */
#define IFX_GPT12_PISEL_IST2EUD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST2EUD */
#define IFX_GPT12_PISEL_IST2EUD_OFF (1u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST3IN */
#define IFX_GPT12_PISEL_IST3IN_LEN (2u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST3IN */
#define IFX_GPT12_PISEL_IST3IN_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST3IN */
#define IFX_GPT12_PISEL_IST3IN_OFF (2u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST3EUD */
#define IFX_GPT12_PISEL_IST3EUD_LEN (2u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST3EUD */
#define IFX_GPT12_PISEL_IST3EUD_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST3EUD */
#define IFX_GPT12_PISEL_IST3EUD_OFF (4u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST4IN */
#define IFX_GPT12_PISEL_IST4IN_LEN (2u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST4IN */
#define IFX_GPT12_PISEL_IST4IN_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST4IN */
#define IFX_GPT12_PISEL_IST4IN_OFF (6u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST4EUD */
#define IFX_GPT12_PISEL_IST4EUD_LEN (2u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST4EUD */
#define IFX_GPT12_PISEL_IST4EUD_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST4EUD */
#define IFX_GPT12_PISEL_IST4EUD_OFF (8u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST5IN */
#define IFX_GPT12_PISEL_IST5IN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST5IN */
#define IFX_GPT12_PISEL_IST5IN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST5IN */
#define IFX_GPT12_PISEL_IST5IN_OFF (10u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST5EUD */
#define IFX_GPT12_PISEL_IST5EUD_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST5EUD */
#define IFX_GPT12_PISEL_IST5EUD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST5EUD */
#define IFX_GPT12_PISEL_IST5EUD_OFF (11u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST6IN */
#define IFX_GPT12_PISEL_IST6IN_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST6IN */
#define IFX_GPT12_PISEL_IST6IN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST6IN */
#define IFX_GPT12_PISEL_IST6IN_OFF (12u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.IST6EUD */
#define IFX_GPT12_PISEL_IST6EUD_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.IST6EUD */
#define IFX_GPT12_PISEL_IST6EUD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.IST6EUD */
#define IFX_GPT12_PISEL_IST6EUD_OFF (13u)

/** \brief Length for Ifx_GPT12_PISEL_Bits.ISCAPIN */
#define IFX_GPT12_PISEL_ISCAPIN_LEN (2u)

/** \brief Mask for Ifx_GPT12_PISEL_Bits.ISCAPIN */
#define IFX_GPT12_PISEL_ISCAPIN_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_PISEL_Bits.ISCAPIN */
#define IFX_GPT12_PISEL_ISCAPIN_OFF (14u)

/** \brief Length for Ifx_GPT12_PISELB_Bits.ISCAPINB */
#define IFX_GPT12_PISELB_ISCAPINB_LEN (2u)

/** \brief Mask for Ifx_GPT12_PISELB_Bits.ISCAPINB */
#define IFX_GPT12_PISELB_ISCAPINB_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_PISELB_Bits.ISCAPINB */
#define IFX_GPT12_PISELB_ISCAPINB_OFF (0u)

/** \brief Length for Ifx_GPT12_PISELB_Bits.IST3IND */
#define IFX_GPT12_PISELB_IST3IND_LEN (1u)

/** \brief Mask for Ifx_GPT12_PISELB_Bits.IST3IND */
#define IFX_GPT12_PISELB_IST3IND_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_PISELB_Bits.IST3IND */
#define IFX_GPT12_PISELB_IST3IND_OFF (2u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2I */
#define IFX_GPT12_T2CON_T2I_LEN (3u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2I */
#define IFX_GPT12_T2CON_T2I_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2I */
#define IFX_GPT12_T2CON_T2I_OFF (0u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2M */
#define IFX_GPT12_T2CON_T2M_LEN (3u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2M */
#define IFX_GPT12_T2CON_T2M_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2M */
#define IFX_GPT12_T2CON_T2M_OFF (3u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2R */
#define IFX_GPT12_T2CON_T2R_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2R */
#define IFX_GPT12_T2CON_T2R_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2R */
#define IFX_GPT12_T2CON_T2R_OFF (6u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2UD */
#define IFX_GPT12_T2CON_T2UD_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2UD */
#define IFX_GPT12_T2CON_T2UD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2UD */
#define IFX_GPT12_T2CON_T2UD_OFF (7u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2UDE */
#define IFX_GPT12_T2CON_T2UDE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2UDE */
#define IFX_GPT12_T2CON_T2UDE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2UDE */
#define IFX_GPT12_T2CON_T2UDE_OFF (8u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2RC */
#define IFX_GPT12_T2CON_T2RC_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2RC */
#define IFX_GPT12_T2CON_T2RC_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2RC */
#define IFX_GPT12_T2CON_T2RC_OFF (9u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2IRDIS */
#define IFX_GPT12_T2CON_T2IRDIS_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2IRDIS */
#define IFX_GPT12_T2CON_T2IRDIS_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2IRDIS */
#define IFX_GPT12_T2CON_T2IRDIS_OFF (12u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2EDGE */
#define IFX_GPT12_T2CON_T2EDGE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2EDGE */
#define IFX_GPT12_T2CON_T2EDGE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2EDGE */
#define IFX_GPT12_T2CON_T2EDGE_OFF (13u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2CHDIR */
#define IFX_GPT12_T2CON_T2CHDIR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2CHDIR */
#define IFX_GPT12_T2CON_T2CHDIR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2CHDIR */
#define IFX_GPT12_T2CON_T2CHDIR_OFF (14u)

/** \brief Length for Ifx_GPT12_T2CON_Bits.T2RDIR */
#define IFX_GPT12_T2CON_T2RDIR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T2CON_Bits.T2RDIR */
#define IFX_GPT12_T2CON_T2RDIR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T2CON_Bits.T2RDIR */
#define IFX_GPT12_T2CON_T2RDIR_OFF (15u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3I */
#define IFX_GPT12_T3CON_T3I_LEN (3u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3I */
#define IFX_GPT12_T3CON_T3I_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3I */
#define IFX_GPT12_T3CON_T3I_OFF (0u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3M */
#define IFX_GPT12_T3CON_T3M_LEN (3u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3M */
#define IFX_GPT12_T3CON_T3M_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3M */
#define IFX_GPT12_T3CON_T3M_OFF (3u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3R */
#define IFX_GPT12_T3CON_T3R_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3R */
#define IFX_GPT12_T3CON_T3R_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3R */
#define IFX_GPT12_T3CON_T3R_OFF (6u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3UD */
#define IFX_GPT12_T3CON_T3UD_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3UD */
#define IFX_GPT12_T3CON_T3UD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3UD */
#define IFX_GPT12_T3CON_T3UD_OFF (7u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3UDE */
#define IFX_GPT12_T3CON_T3UDE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3UDE */
#define IFX_GPT12_T3CON_T3UDE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3UDE */
#define IFX_GPT12_T3CON_T3UDE_OFF (8u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3OE */
#define IFX_GPT12_T3CON_T3OE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3OE */
#define IFX_GPT12_T3CON_T3OE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3OE */
#define IFX_GPT12_T3CON_T3OE_OFF (9u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3OTL */
#define IFX_GPT12_T3CON_T3OTL_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3OTL */
#define IFX_GPT12_T3CON_T3OTL_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3OTL */
#define IFX_GPT12_T3CON_T3OTL_OFF (10u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.BPS1 */
#define IFX_GPT12_T3CON_BPS1_LEN (2u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.BPS1 */
#define IFX_GPT12_T3CON_BPS1_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.BPS1 */
#define IFX_GPT12_T3CON_BPS1_OFF (11u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3EDGE */
#define IFX_GPT12_T3CON_T3EDGE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3EDGE */
#define IFX_GPT12_T3CON_T3EDGE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3EDGE */
#define IFX_GPT12_T3CON_T3EDGE_OFF (13u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3CHDIR */
#define IFX_GPT12_T3CON_T3CHDIR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3CHDIR */
#define IFX_GPT12_T3CON_T3CHDIR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3CHDIR */
#define IFX_GPT12_T3CON_T3CHDIR_OFF (14u)

/** \brief Length for Ifx_GPT12_T3CON_Bits.T3RDIR */
#define IFX_GPT12_T3CON_T3RDIR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T3CON_Bits.T3RDIR */
#define IFX_GPT12_T3CON_T3RDIR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T3CON_Bits.T3RDIR */
#define IFX_GPT12_T3CON_T3RDIR_OFF (15u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4I */
#define IFX_GPT12_T4CON_T4I_LEN (3u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4I */
#define IFX_GPT12_T4CON_T4I_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4I */
#define IFX_GPT12_T4CON_T4I_OFF (0u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4M */
#define IFX_GPT12_T4CON_T4M_LEN (3u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4M */
#define IFX_GPT12_T4CON_T4M_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4M */
#define IFX_GPT12_T4CON_T4M_OFF (3u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4R */
#define IFX_GPT12_T4CON_T4R_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4R */
#define IFX_GPT12_T4CON_T4R_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4R */
#define IFX_GPT12_T4CON_T4R_OFF (6u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4UD */
#define IFX_GPT12_T4CON_T4UD_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4UD */
#define IFX_GPT12_T4CON_T4UD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4UD */
#define IFX_GPT12_T4CON_T4UD_OFF (7u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4UDE */
#define IFX_GPT12_T4CON_T4UDE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4UDE */
#define IFX_GPT12_T4CON_T4UDE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4UDE */
#define IFX_GPT12_T4CON_T4UDE_OFF (8u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4RC */
#define IFX_GPT12_T4CON_T4RC_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4RC */
#define IFX_GPT12_T4CON_T4RC_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4RC */
#define IFX_GPT12_T4CON_T4RC_OFF (9u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.CLRT2EN */
#define IFX_GPT12_T4CON_CLRT2EN_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.CLRT2EN */
#define IFX_GPT12_T4CON_CLRT2EN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.CLRT2EN */
#define IFX_GPT12_T4CON_CLRT2EN_OFF (10u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.CLRT3EN */
#define IFX_GPT12_T4CON_CLRT3EN_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.CLRT3EN */
#define IFX_GPT12_T4CON_CLRT3EN_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.CLRT3EN */
#define IFX_GPT12_T4CON_CLRT3EN_OFF (11u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4IRDIS */
#define IFX_GPT12_T4CON_T4IRDIS_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4IRDIS */
#define IFX_GPT12_T4CON_T4IRDIS_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4IRDIS */
#define IFX_GPT12_T4CON_T4IRDIS_OFF (12u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4EDGE */
#define IFX_GPT12_T4CON_T4EDGE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4EDGE */
#define IFX_GPT12_T4CON_T4EDGE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4EDGE */
#define IFX_GPT12_T4CON_T4EDGE_OFF (13u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4CHDIR */
#define IFX_GPT12_T4CON_T4CHDIR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4CHDIR */
#define IFX_GPT12_T4CON_T4CHDIR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4CHDIR */
#define IFX_GPT12_T4CON_T4CHDIR_OFF (14u)

/** \brief Length for Ifx_GPT12_T4CON_Bits.T4RDIR */
#define IFX_GPT12_T4CON_T4RDIR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T4CON_Bits.T4RDIR */
#define IFX_GPT12_T4CON_T4RDIR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T4CON_Bits.T4RDIR */
#define IFX_GPT12_T4CON_T4RDIR_OFF (15u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5I */
#define IFX_GPT12_T5CON_T5I_LEN (3u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5I */
#define IFX_GPT12_T5CON_T5I_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5I */
#define IFX_GPT12_T5CON_T5I_OFF (0u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5M */
#define IFX_GPT12_T5CON_T5M_LEN (3u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5M */
#define IFX_GPT12_T5CON_T5M_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5M */
#define IFX_GPT12_T5CON_T5M_OFF (3u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5R */
#define IFX_GPT12_T5CON_T5R_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5R */
#define IFX_GPT12_T5CON_T5R_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5R */
#define IFX_GPT12_T5CON_T5R_OFF (6u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5UD */
#define IFX_GPT12_T5CON_T5UD_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5UD */
#define IFX_GPT12_T5CON_T5UD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5UD */
#define IFX_GPT12_T5CON_T5UD_OFF (7u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5UDE */
#define IFX_GPT12_T5CON_T5UDE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5UDE */
#define IFX_GPT12_T5CON_T5UDE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5UDE */
#define IFX_GPT12_T5CON_T5UDE_OFF (8u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5RC */
#define IFX_GPT12_T5CON_T5RC_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5RC */
#define IFX_GPT12_T5CON_T5RC_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5RC */
#define IFX_GPT12_T5CON_T5RC_OFF (9u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.CT3 */
#define IFX_GPT12_T5CON_CT3_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.CT3 */
#define IFX_GPT12_T5CON_CT3_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.CT3 */
#define IFX_GPT12_T5CON_CT3_OFF (10u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.RESERVED */
#define IFX_GPT12_T5CON_RESERVED_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.RESERVED */
#define IFX_GPT12_T5CON_RESERVED_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.RESERVED */
#define IFX_GPT12_T5CON_RESERVED_OFF (11u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.CI */
#define IFX_GPT12_T5CON_CI_LEN (2u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.CI */
#define IFX_GPT12_T5CON_CI_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.CI */
#define IFX_GPT12_T5CON_CI_OFF (12u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5CLR */
#define IFX_GPT12_T5CON_T5CLR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5CLR */
#define IFX_GPT12_T5CON_T5CLR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5CLR */
#define IFX_GPT12_T5CON_T5CLR_OFF (14u)

/** \brief Length for Ifx_GPT12_T5CON_Bits.T5SC */
#define IFX_GPT12_T5CON_T5SC_LEN (1u)

/** \brief Mask for Ifx_GPT12_T5CON_Bits.T5SC */
#define IFX_GPT12_T5CON_T5SC_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T5CON_Bits.T5SC */
#define IFX_GPT12_T5CON_T5SC_OFF (15u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6I */
#define IFX_GPT12_T6CON_T6I_LEN (3u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6I */
#define IFX_GPT12_T6CON_T6I_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6I */
#define IFX_GPT12_T6CON_T6I_OFF (0u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6M */
#define IFX_GPT12_T6CON_T6M_LEN (3u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6M */
#define IFX_GPT12_T6CON_T6M_MSK (0x7u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6M */
#define IFX_GPT12_T6CON_T6M_OFF (3u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6R */
#define IFX_GPT12_T6CON_T6R_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6R */
#define IFX_GPT12_T6CON_T6R_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6R */
#define IFX_GPT12_T6CON_T6R_OFF (6u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6UD */
#define IFX_GPT12_T6CON_T6UD_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6UD */
#define IFX_GPT12_T6CON_T6UD_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6UD */
#define IFX_GPT12_T6CON_T6UD_OFF (7u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6UDE */
#define IFX_GPT12_T6CON_T6UDE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6UDE */
#define IFX_GPT12_T6CON_T6UDE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6UDE */
#define IFX_GPT12_T6CON_T6UDE_OFF (8u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6OE */
#define IFX_GPT12_T6CON_T6OE_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6OE */
#define IFX_GPT12_T6CON_T6OE_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6OE */
#define IFX_GPT12_T6CON_T6OE_OFF (9u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6OTL */
#define IFX_GPT12_T6CON_T6OTL_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6OTL */
#define IFX_GPT12_T6CON_T6OTL_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6OTL */
#define IFX_GPT12_T6CON_T6OTL_OFF (10u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.BPS2 */
#define IFX_GPT12_T6CON_BPS2_LEN (2u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.BPS2 */
#define IFX_GPT12_T6CON_BPS2_MSK (0x3u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.BPS2 */
#define IFX_GPT12_T6CON_BPS2_OFF (11u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6CLR */
#define IFX_GPT12_T6CON_T6CLR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6CLR */
#define IFX_GPT12_T6CON_T6CLR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6CLR */
#define IFX_GPT12_T6CON_T6CLR_OFF (14u)

/** \brief Length for Ifx_GPT12_T6CON_Bits.T6SR */
#define IFX_GPT12_T6CON_T6SR_LEN (1u)

/** \brief Mask for Ifx_GPT12_T6CON_Bits.T6SR */
#define IFX_GPT12_T6CON_T6SR_MSK (0x1u)

/** \brief Offset for Ifx_GPT12_T6CON_Bits.T6SR */
#define IFX_GPT12_T6CON_T6SR_OFF (15u)

/** \brief Length for Ifx_GPT12_CAPREL_Bits.CAPREL */
#define IFX_GPT12_CAPREL_CAPREL_LEN (16u)

/** \brief Mask for Ifx_GPT12_CAPREL_Bits.CAPREL */
#define IFX_GPT12_CAPREL_CAPREL_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_CAPREL_Bits.CAPREL */
#define IFX_GPT12_CAPREL_CAPREL_OFF (0u)

/** \brief Length for Ifx_GPT12_T2_Bits.T2 */
#define IFX_GPT12_T2_T2_LEN (16u)

/** \brief Mask for Ifx_GPT12_T2_Bits.T2 */
#define IFX_GPT12_T2_T2_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_T2_Bits.T2 */
#define IFX_GPT12_T2_T2_OFF (0u)

/** \brief Length for Ifx_GPT12_T3_Bits.T3 */
#define IFX_GPT12_T3_T3_LEN (16u)

/** \brief Mask for Ifx_GPT12_T3_Bits.T3 */
#define IFX_GPT12_T3_T3_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_T3_Bits.T3 */
#define IFX_GPT12_T3_T3_OFF (0u)

/** \brief Length for Ifx_GPT12_T4_Bits.T4 */
#define IFX_GPT12_T4_T4_LEN (16u)

/** \brief Mask for Ifx_GPT12_T4_Bits.T4 */
#define IFX_GPT12_T4_T4_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_T4_Bits.T4 */
#define IFX_GPT12_T4_T4_OFF (0u)

/** \brief Length for Ifx_GPT12_T5_Bits.T5 */
#define IFX_GPT12_T5_T5_LEN (16u)

/** \brief Mask for Ifx_GPT12_T5_Bits.T5 */
#define IFX_GPT12_T5_T5_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_T5_Bits.T5 */
#define IFX_GPT12_T5_T5_OFF (0u)

/** \brief Length for Ifx_GPT12_T6_Bits.T6 */
#define IFX_GPT12_T6_T6_LEN (16u)

/** \brief Mask for Ifx_GPT12_T6_Bits.T6 */
#define IFX_GPT12_T6_T6_MSK (0xffffu)

/** \brief Offset for Ifx_GPT12_T6_Bits.T6 */
#define IFX_GPT12_T6_T6_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXGPT12_BF_H */
