#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun 14 18:27:42 2018
# Process ID: 43421
# Current directory: /home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_dataMem_0_0_synth_1
# Command line: vivado -log cpu_dataMem_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_dataMem_0_0.tcl
# Log file: /home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_dataMem_0_0_synth_1/cpu_dataMem_0_0.vds
# Journal file: /home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_dataMem_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source cpu_dataMem_0_0.tcl -notrace
Command: synth_design -top cpu_dataMem_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43760 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:02:12 . Memory (MB): peak = 1299.590 ; gain = 86.883 ; free physical = 73 ; free virtual = 3746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_dataMem_0_0' [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/bd/cpu/ip/cpu_dataMem_0_0/synth/cpu_dataMem_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/new/dataMem.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (1#1) [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/new/dataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_dataMem_0_0' (2#1) [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/bd/cpu/ip/cpu_dataMem_0_0/synth/cpu_dataMem_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:02:53 . Memory (MB): peak = 1346.199 ; gain = 133.492 ; free physical = 177 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:02:54 . Memory (MB): peak = 1346.199 ; gain = 133.492 ; free physical = 142 ; free virtual = 3921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:02:55 . Memory (MB): peak = 1346.199 ; gain = 133.492 ; free physical = 118 ; free virtual = 3921
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:02:56 . Memory (MB): peak = 1364.230 ; gain = 151.523 ; free physical = 81 ; free virtual = 3881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 61    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dataMem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 61    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[7]
WARNING: [Synth 8-3331] design dataMem has unconnected port DAddr[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:09:17 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 73 ; free virtual = 3517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:09:19 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 101 ; free virtual = 3525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:09:20 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 88 ; free virtual = 3520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:09:24 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 70 ; free virtual = 3521
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:09:24 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 81 ; free virtual = 3522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:09:24 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 79 ; free virtual = 3511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:09:24 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 79 ; free virtual = 3511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:09:24 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 78 ; free virtual = 3520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:09:25 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 78 ; free virtual = 3521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     3|
|2     |LUT3  |    11|
|3     |LUT4  |    23|
|4     |LUT5  |    97|
|5     |LUT6  |   693|
|6     |MUXF7 |   224|
|7     |MUXF8 |    64|
|8     |FDRE  |   520|
+------+------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  1635|
|2     |  inst   |dataMem |  1635|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:09:25 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 75 ; free virtual = 3521
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:09:25 . Memory (MB): peak = 1541.355 ; gain = 328.648 ; free physical = 83 ; free virtual = 3528
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:09:25 . Memory (MB): peak = 1541.363 ; gain = 328.648 ; free physical = 85 ; free virtual = 3527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu_dataMem_0_0' is not ideal for floorplanning, since the cellview 'dataMem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:11:26 . Memory (MB): peak = 1574.363 ; gain = 374.227 ; free physical = 250 ; free virtual = 3044
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_dataMem_0_0_synth_1/cpu_dataMem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:04:50 . Memory (MB): peak = 2037.891 ; gain = 463.527 ; free physical = 72 ; free virtual = 1506
write_verilog: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.891 ; gain = 0.000 ; free physical = 73 ; free virtual = 1512
config_ip_cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:20 . Memory (MB): peak = 2037.891 ; gain = 0.000 ; free physical = 70 ; free virtual = 1528
INFO: [Common 17-1381] The checkpoint '/home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_dataMem_0_0_synth_1/cpu_dataMem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:10 . Memory (MB): peak = 2038.891 ; gain = 1.000 ; free physical = 68 ; free virtual = 1541
INFO: [runtcl-4] Executing : report_utilization -file cpu_dataMem_0_0_utilization_synth.rpt -pb cpu_dataMem_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:19 . Memory (MB): peak = 2038.891 ; gain = 0.000 ; free physical = 83 ; free virtual = 1568
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:22 . Memory (MB): peak = 2038.891 ; gain = 0.000 ; free physical = 68 ; free virtual = 1569
write_verilog: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:17 . Memory (MB): peak = 2038.891 ; gain = 0.000 ; free physical = 69 ; free virtual = 1590
write_vhdl: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.891 ; gain = 0.000 ; free physical = 67 ; free virtual = 1613
write_verilog: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:15 . Memory (MB): peak = 2038.891 ; gain = 0.000 ; free physical = 68 ; free virtual = 1644
write_vhdl: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:08 . Memory (MB): peak = 2038.891 ; gain = 0.000 ; free physical = 67 ; free virtual = 1653
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 18:47:42 2018...
