

================================================================
== Vitis HLS Report for 'pixl_to_symbol'
================================================================
* Date:           Fri Sep 23 15:59:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        pixl2sym_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.409 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58  |pixl_to_symbol_Pipeline_VITIS_LOOP_22_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80  |pixl_to_symbol_Pipeline_VITIS_LOOP_48_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|   18169|   13582|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|      72|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   18241|   13733|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       7|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58  |pixl_to_symbol_Pipeline_VITIS_LOOP_22_1  |        0|   0|    151|     70|    0|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80  |pixl_to_symbol_Pipeline_VITIS_LOOP_48_2  |        0|   0|  18018|  13512|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                         |        0|   0|  18169|  13582|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp14_fu_110_p2                                                    |      icmp|   0|  0|  20|          32|           5|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  24|          34|           7|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 127|         26|   84|        257|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |DATA_LEN_1_loc_fu_54                                            |  31|   0|   31|          0|
    |ap_CS_fsm                                                       |   7|   0|    7|          0|
    |cmp14_reg_141                                                   |   1|   0|    1|          0|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_22_1_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |grp_pixl_to_symbol_Pipeline_VITIS_LOOP_48_2_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |shl_ln_reg_146                                                  |  31|   0|   32|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  72|   0|   73|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|     pixl_to_symbol|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|     pixl_to_symbol|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

