module top_module(
    input clk,
    input [7:0] d,
    output reg [7:0] q
);

    // On each positive edge of the clock, capture the input d into output q.
    always @(posedge clk) begin
        q <= d;
    end

endmodule