library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity ANDV1n is 														
	port(a, b: in std_logic;
		s: out std_logic);
end ANDV1n;

architecture comportamiento of ANDV1n is

begin
	s <= a and (not b);        
end;