<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="adc_0">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library,Library/Interface Protocols,Library/Basic Functions/On Chip Memory,Library/Processors and Peripherals,Project,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols/Serial" />
 <window width="2578" height="1408" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" />
</preferences>
