
DAC8564EVM_3_FASE__V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c814  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800c9e0  0800c9e0  0001c9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc10  0800cc10  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc10  0800cc10  0001cc10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc18  0800cc18  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc18  0800cc18  0001cc18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc1c  0800cc1c  0001cc1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  0800cc20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a530  20000110  0800cd30  00020110  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a640  0800cd30  0002a640  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b749  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000397d  00000000  00000000  0003b889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001678  00000000  00000000  0003f208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001510  00000000  00000000  00040880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d7c  00000000  00000000  00041d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd59  00000000  00000000  00067b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8922  00000000  00000000  00083865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015c187  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006364  00000000  00000000  0015c1d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000110 	.word	0x20000110
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800c9c4 	.word	0x0800c9c4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000114 	.word	0x20000114
 8000204:	0800c9c4 	.word	0x0800c9c4

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2uiz>:
 8000b04:	004a      	lsls	r2, r1, #1
 8000b06:	d211      	bcs.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b0c:	d211      	bcs.n	8000b32 <__aeabi_d2uiz+0x2e>
 8000b0e:	d50d      	bpl.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b18:	d40e      	bmi.n	8000b38 <__aeabi_d2uiz+0x34>
 8000b1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b36:	d102      	bne.n	8000b3e <__aeabi_d2uiz+0x3a>
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_d2f>:
 8000b44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b4c:	bf24      	itt	cs
 8000b4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b56:	d90d      	bls.n	8000b74 <__aeabi_d2f+0x30>
 8000b58:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b64:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b6c:	bf08      	it	eq
 8000b6e:	f020 0001 	biceq.w	r0, r0, #1
 8000b72:	4770      	bx	lr
 8000b74:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b78:	d121      	bne.n	8000bbe <__aeabi_d2f+0x7a>
 8000b7a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7e:	bfbc      	itt	lt
 8000b80:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	4770      	bxlt	lr
 8000b86:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8e:	f1c2 0218 	rsb	r2, r2, #24
 8000b92:	f1c2 0c20 	rsb	ip, r2, #32
 8000b96:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9e:	bf18      	it	ne
 8000ba0:	f040 0001 	orrne.w	r0, r0, #1
 8000ba4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb0:	ea40 000c 	orr.w	r0, r0, ip
 8000bb4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bbc:	e7cc      	b.n	8000b58 <__aeabi_d2f+0x14>
 8000bbe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc2:	d107      	bne.n	8000bd4 <__aeabi_d2f+0x90>
 8000bc4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc8:	bf1e      	ittt	ne
 8000bca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bce:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd2:	4770      	bxne	lr
 8000bd4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bdc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop

08000be4 <__aeabi_uldivmod>:
 8000be4:	b953      	cbnz	r3, 8000bfc <__aeabi_uldivmod+0x18>
 8000be6:	b94a      	cbnz	r2, 8000bfc <__aeabi_uldivmod+0x18>
 8000be8:	2900      	cmp	r1, #0
 8000bea:	bf08      	it	eq
 8000bec:	2800      	cmpeq	r0, #0
 8000bee:	bf1c      	itt	ne
 8000bf0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf8:	f000 b974 	b.w	8000ee4 <__aeabi_idiv0>
 8000bfc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c04:	f000 f806 	bl	8000c14 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4770      	bx	lr

08000c14 <__udivmoddi4>:
 8000c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c18:	9d08      	ldr	r5, [sp, #32]
 8000c1a:	4604      	mov	r4, r0
 8000c1c:	468e      	mov	lr, r1
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d14d      	bne.n	8000cbe <__udivmoddi4+0xaa>
 8000c22:	428a      	cmp	r2, r1
 8000c24:	4694      	mov	ip, r2
 8000c26:	d969      	bls.n	8000cfc <__udivmoddi4+0xe8>
 8000c28:	fab2 f282 	clz	r2, r2
 8000c2c:	b152      	cbz	r2, 8000c44 <__udivmoddi4+0x30>
 8000c2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c32:	f1c2 0120 	rsb	r1, r2, #32
 8000c36:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c3e:	ea41 0e03 	orr.w	lr, r1, r3
 8000c42:	4094      	lsls	r4, r2
 8000c44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c48:	0c21      	lsrs	r1, r4, #16
 8000c4a:	fbbe f6f8 	udiv	r6, lr, r8
 8000c4e:	fa1f f78c 	uxth.w	r7, ip
 8000c52:	fb08 e316 	mls	r3, r8, r6, lr
 8000c56:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5a:	fb06 f107 	mul.w	r1, r6, r7
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x64>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 811f 	bcs.w	8000eac <__udivmoddi4+0x298>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 811c 	bls.w	8000eac <__udivmoddi4+0x298>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	4463      	add	r3, ip
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 f707 	mul.w	r7, r0, r7
 8000c8c:	42a7      	cmp	r7, r4
 8000c8e:	d90a      	bls.n	8000ca6 <__udivmoddi4+0x92>
 8000c90:	eb1c 0404 	adds.w	r4, ip, r4
 8000c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c98:	f080 810a 	bcs.w	8000eb0 <__udivmoddi4+0x29c>
 8000c9c:	42a7      	cmp	r7, r4
 8000c9e:	f240 8107 	bls.w	8000eb0 <__udivmoddi4+0x29c>
 8000ca2:	4464      	add	r4, ip
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000caa:	1be4      	subs	r4, r4, r7
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa4>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0xc2>
 8000cc2:	2d00      	cmp	r5, #0
 8000cc4:	f000 80ef 	beq.w	8000ea6 <__udivmoddi4+0x292>
 8000cc8:	2600      	movs	r6, #0
 8000cca:	e9c5 0100 	strd	r0, r1, [r5]
 8000cce:	4630      	mov	r0, r6
 8000cd0:	4631      	mov	r1, r6
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f683 	clz	r6, r3
 8000cda:	2e00      	cmp	r6, #0
 8000cdc:	d14a      	bne.n	8000d74 <__udivmoddi4+0x160>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xd4>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80f9 	bhi.w	8000eda <__udivmoddi4+0x2c6>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0303 	sbc.w	r3, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	469e      	mov	lr, r3
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d0e0      	beq.n	8000cb8 <__udivmoddi4+0xa4>
 8000cf6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfa:	e7dd      	b.n	8000cb8 <__udivmoddi4+0xa4>
 8000cfc:	b902      	cbnz	r2, 8000d00 <__udivmoddi4+0xec>
 8000cfe:	deff      	udf	#255	; 0xff
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f040 8092 	bne.w	8000e2e <__udivmoddi4+0x21a>
 8000d0a:	eba1 010c 	sub.w	r1, r1, ip
 8000d0e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d12:	fa1f fe8c 	uxth.w	lr, ip
 8000d16:	2601      	movs	r6, #1
 8000d18:	0c20      	lsrs	r0, r4, #16
 8000d1a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d1e:	fb07 1113 	mls	r1, r7, r3, r1
 8000d22:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d26:	fb0e f003 	mul.w	r0, lr, r3
 8000d2a:	4288      	cmp	r0, r1
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x12c>
 8000d2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000d32:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x12a>
 8000d38:	4288      	cmp	r0, r1
 8000d3a:	f200 80cb 	bhi.w	8000ed4 <__udivmoddi4+0x2c0>
 8000d3e:	4643      	mov	r3, r8
 8000d40:	1a09      	subs	r1, r1, r0
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d48:	fb07 1110 	mls	r1, r7, r0, r1
 8000d4c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d50:	fb0e fe00 	mul.w	lr, lr, r0
 8000d54:	45a6      	cmp	lr, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x156>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d60:	d202      	bcs.n	8000d68 <__udivmoddi4+0x154>
 8000d62:	45a6      	cmp	lr, r4
 8000d64:	f200 80bb 	bhi.w	8000ede <__udivmoddi4+0x2ca>
 8000d68:	4608      	mov	r0, r1
 8000d6a:	eba4 040e 	sub.w	r4, r4, lr
 8000d6e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x9a>
 8000d74:	f1c6 0720 	rsb	r7, r6, #32
 8000d78:	40b3      	lsls	r3, r6
 8000d7a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d82:	fa20 f407 	lsr.w	r4, r0, r7
 8000d86:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8a:	431c      	orrs	r4, r3
 8000d8c:	40f9      	lsrs	r1, r7
 8000d8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d92:	fa00 f306 	lsl.w	r3, r0, r6
 8000d96:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9a:	0c20      	lsrs	r0, r4, #16
 8000d9c:	fa1f fe8c 	uxth.w	lr, ip
 8000da0:	fb09 1118 	mls	r1, r9, r8, r1
 8000da4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000da8:	fb08 f00e 	mul.w	r0, r8, lr
 8000dac:	4288      	cmp	r0, r1
 8000dae:	fa02 f206 	lsl.w	r2, r2, r6
 8000db2:	d90b      	bls.n	8000dcc <__udivmoddi4+0x1b8>
 8000db4:	eb1c 0101 	adds.w	r1, ip, r1
 8000db8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dbc:	f080 8088 	bcs.w	8000ed0 <__udivmoddi4+0x2bc>
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	f240 8085 	bls.w	8000ed0 <__udivmoddi4+0x2bc>
 8000dc6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dca:	4461      	add	r1, ip
 8000dcc:	1a09      	subs	r1, r1, r0
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd4:	fb09 1110 	mls	r1, r9, r0, r1
 8000dd8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ddc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de0:	458e      	cmp	lr, r1
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1e2>
 8000de4:	eb1c 0101 	adds.w	r1, ip, r1
 8000de8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dec:	d26c      	bcs.n	8000ec8 <__udivmoddi4+0x2b4>
 8000dee:	458e      	cmp	lr, r1
 8000df0:	d96a      	bls.n	8000ec8 <__udivmoddi4+0x2b4>
 8000df2:	3802      	subs	r0, #2
 8000df4:	4461      	add	r1, ip
 8000df6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfa:	fba0 9402 	umull	r9, r4, r0, r2
 8000dfe:	eba1 010e 	sub.w	r1, r1, lr
 8000e02:	42a1      	cmp	r1, r4
 8000e04:	46c8      	mov	r8, r9
 8000e06:	46a6      	mov	lr, r4
 8000e08:	d356      	bcc.n	8000eb8 <__udivmoddi4+0x2a4>
 8000e0a:	d053      	beq.n	8000eb4 <__udivmoddi4+0x2a0>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x212>
 8000e0e:	ebb3 0208 	subs.w	r2, r3, r8
 8000e12:	eb61 010e 	sbc.w	r1, r1, lr
 8000e16:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1a:	fa22 f306 	lsr.w	r3, r2, r6
 8000e1e:	40f1      	lsrs	r1, r6
 8000e20:	431f      	orrs	r7, r3
 8000e22:	e9c5 7100 	strd	r7, r1, [r5]
 8000e26:	2600      	movs	r6, #0
 8000e28:	4631      	mov	r1, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	f1c2 0320 	rsb	r3, r2, #32
 8000e32:	40d8      	lsrs	r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa21 f303 	lsr.w	r3, r1, r3
 8000e3c:	4091      	lsls	r1, r2
 8000e3e:	4301      	orrs	r1, r0
 8000e40:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e44:	fa1f fe8c 	uxth.w	lr, ip
 8000e48:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e4c:	fb07 3610 	mls	r6, r7, r0, r3
 8000e50:	0c0b      	lsrs	r3, r1, #16
 8000e52:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e56:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5a:	429e      	cmp	r6, r3
 8000e5c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x260>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6a:	d22f      	bcs.n	8000ecc <__udivmoddi4+0x2b8>
 8000e6c:	429e      	cmp	r6, r3
 8000e6e:	d92d      	bls.n	8000ecc <__udivmoddi4+0x2b8>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1b9b      	subs	r3, r3, r6
 8000e76:	b289      	uxth	r1, r1
 8000e78:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e7c:	fb07 3316 	mls	r3, r7, r6, r3
 8000e80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e84:	fb06 f30e 	mul.w	r3, r6, lr
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x28a>
 8000e8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e90:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e94:	d216      	bcs.n	8000ec4 <__udivmoddi4+0x2b0>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d914      	bls.n	8000ec4 <__udivmoddi4+0x2b0>
 8000e9a:	3e02      	subs	r6, #2
 8000e9c:	4461      	add	r1, ip
 8000e9e:	1ac9      	subs	r1, r1, r3
 8000ea0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea4:	e738      	b.n	8000d18 <__udivmoddi4+0x104>
 8000ea6:	462e      	mov	r6, r5
 8000ea8:	4628      	mov	r0, r5
 8000eaa:	e705      	b.n	8000cb8 <__udivmoddi4+0xa4>
 8000eac:	4606      	mov	r6, r0
 8000eae:	e6e3      	b.n	8000c78 <__udivmoddi4+0x64>
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	e6f8      	b.n	8000ca6 <__udivmoddi4+0x92>
 8000eb4:	454b      	cmp	r3, r9
 8000eb6:	d2a9      	bcs.n	8000e0c <__udivmoddi4+0x1f8>
 8000eb8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ebc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	e7a3      	b.n	8000e0c <__udivmoddi4+0x1f8>
 8000ec4:	4646      	mov	r6, r8
 8000ec6:	e7ea      	b.n	8000e9e <__udivmoddi4+0x28a>
 8000ec8:	4620      	mov	r0, r4
 8000eca:	e794      	b.n	8000df6 <__udivmoddi4+0x1e2>
 8000ecc:	4640      	mov	r0, r8
 8000ece:	e7d1      	b.n	8000e74 <__udivmoddi4+0x260>
 8000ed0:	46d0      	mov	r8, sl
 8000ed2:	e77b      	b.n	8000dcc <__udivmoddi4+0x1b8>
 8000ed4:	3b02      	subs	r3, #2
 8000ed6:	4461      	add	r1, ip
 8000ed8:	e732      	b.n	8000d40 <__udivmoddi4+0x12c>
 8000eda:	4630      	mov	r0, r6
 8000edc:	e709      	b.n	8000cf2 <__udivmoddi4+0xde>
 8000ede:	4464      	add	r4, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e742      	b.n	8000d6a <__udivmoddi4+0x156>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <calculate_three_phase_sine_wave_samples>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void calculate_three_phase_sine_wave_samples(uint16_t* wave_A, uint16_t* wave_B, uint16_t* wave_C) {
 8000ee8:	b5b0      	push	{r4, r5, r7, lr}
 8000eea:	b08e      	sub	sp, #56	; 0x38
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < NUM_SAMPLES; i++) {
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	637b      	str	r3, [r7, #52]	; 0x34
 8000ef8:	f000 bda2 	b.w	8001a40 <calculate_three_phase_sine_wave_samples+0xb58>
        double t = (double)i / SAMPLE_RATE;
 8000efc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000efe:	f7ff fad5 	bl	80004ac <__aeabi_i2d>
 8000f02:	a3c1      	add	r3, pc, #772	; (adr r3, 8001208 <calculate_three_phase_sine_wave_samples+0x320>)
 8000f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f08:	f7ff fc64 	bl	80007d4 <__aeabi_ddiv>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	460b      	mov	r3, r1
 8000f10:	e9c7 2304 	strd	r2, r3, [r7, #16]

        // Phase A with harmonic distortion
        double sample_A = AMPLITUDE * sin(2 * PI * FREQUENCY * t);
 8000f14:	4bb4      	ldr	r3, [pc, #720]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fad9 	bl	80004d0 <__aeabi_f2d>
 8000f1e:	4604      	mov	r4, r0
 8000f20:	460d      	mov	r5, r1
 8000f22:	a3a3      	add	r3, pc, #652	; (adr r3, 80011b0 <calculate_three_phase_sine_wave_samples+0x2c8>)
 8000f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f28:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f2c:	f7ff fb28 	bl	8000580 <__aeabi_dmul>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	ec43 2b17 	vmov	d7, r2, r3
 8000f38:	eeb0 0a47 	vmov.f32	s0, s14
 8000f3c:	eef0 0a67 	vmov.f32	s1, s15
 8000f40:	f00a fcf6 	bl	800b930 <sin>
 8000f44:	ec53 2b10 	vmov	r2, r3, d0
 8000f48:	4620      	mov	r0, r4
 8000f4a:	4629      	mov	r1, r5
 8000f4c:	f7ff fb18 	bl	8000580 <__aeabi_dmul>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        sample_A += HARMONIC_3 * AMPLITUDE * sin(2 * PI * 3 * FREQUENCY * t);
 8000f58:	4ba4      	ldr	r3, [pc, #656]	; (80011ec <calculate_three_phase_sine_wave_samples+0x304>)
 8000f5a:	ed93 7a00 	vldr	s14, [r3]
 8000f5e:	4ba2      	ldr	r3, [pc, #648]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 8000f60:	edd3 7a00 	vldr	s15, [r3]
 8000f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f68:	ee17 0a90 	vmov	r0, s15
 8000f6c:	f7ff fab0 	bl	80004d0 <__aeabi_f2d>
 8000f70:	4604      	mov	r4, r0
 8000f72:	460d      	mov	r5, r1
 8000f74:	a390      	add	r3, pc, #576	; (adr r3, 80011b8 <calculate_three_phase_sine_wave_samples+0x2d0>)
 8000f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f7e:	f7ff faff 	bl	8000580 <__aeabi_dmul>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	ec43 2b17 	vmov	d7, r2, r3
 8000f8a:	eeb0 0a47 	vmov.f32	s0, s14
 8000f8e:	eef0 0a67 	vmov.f32	s1, s15
 8000f92:	f00a fccd 	bl	800b930 <sin>
 8000f96:	ec53 2b10 	vmov	r2, r3, d0
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	4629      	mov	r1, r5
 8000f9e:	f7ff faef 	bl	8000580 <__aeabi_dmul>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000faa:	f7ff f933 	bl	8000214 <__adddf3>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        sample_A += HARMONIC_5 * AMPLITUDE * sin(2 * PI * 5 * FREQUENCY * t);
 8000fb6:	4b8e      	ldr	r3, [pc, #568]	; (80011f0 <calculate_three_phase_sine_wave_samples+0x308>)
 8000fb8:	ed93 7a00 	vldr	s14, [r3]
 8000fbc:	4b8a      	ldr	r3, [pc, #552]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 8000fbe:	edd3 7a00 	vldr	s15, [r3]
 8000fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc6:	ee17 0a90 	vmov	r0, s15
 8000fca:	f7ff fa81 	bl	80004d0 <__aeabi_f2d>
 8000fce:	4604      	mov	r4, r0
 8000fd0:	460d      	mov	r5, r1
 8000fd2:	a37b      	add	r3, pc, #492	; (adr r3, 80011c0 <calculate_three_phase_sine_wave_samples+0x2d8>)
 8000fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fdc:	f7ff fad0 	bl	8000580 <__aeabi_dmul>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	ec43 2b17 	vmov	d7, r2, r3
 8000fe8:	eeb0 0a47 	vmov.f32	s0, s14
 8000fec:	eef0 0a67 	vmov.f32	s1, s15
 8000ff0:	f00a fc9e 	bl	800b930 <sin>
 8000ff4:	ec53 2b10 	vmov	r2, r3, d0
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	4629      	mov	r1, r5
 8000ffc:	f7ff fac0 	bl	8000580 <__aeabi_dmul>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001008:	f7ff f904 	bl	8000214 <__adddf3>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        sample_A += HARMONIC_7 * AMPLITUDE * sin(2 * PI * 7 * FREQUENCY * t);
 8001014:	4b77      	ldr	r3, [pc, #476]	; (80011f4 <calculate_three_phase_sine_wave_samples+0x30c>)
 8001016:	ed93 7a00 	vldr	s14, [r3]
 800101a:	4b73      	ldr	r3, [pc, #460]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 800101c:	edd3 7a00 	vldr	s15, [r3]
 8001020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001024:	ee17 0a90 	vmov	r0, s15
 8001028:	f7ff fa52 	bl	80004d0 <__aeabi_f2d>
 800102c:	4604      	mov	r4, r0
 800102e:	460d      	mov	r5, r1
 8001030:	a365      	add	r3, pc, #404	; (adr r3, 80011c8 <calculate_three_phase_sine_wave_samples+0x2e0>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800103a:	f7ff faa1 	bl	8000580 <__aeabi_dmul>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	ec43 2b17 	vmov	d7, r2, r3
 8001046:	eeb0 0a47 	vmov.f32	s0, s14
 800104a:	eef0 0a67 	vmov.f32	s1, s15
 800104e:	f00a fc6f 	bl	800b930 <sin>
 8001052:	ec53 2b10 	vmov	r2, r3, d0
 8001056:	4620      	mov	r0, r4
 8001058:	4629      	mov	r1, r5
 800105a:	f7ff fa91 	bl	8000580 <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001066:	f7ff f8d5 	bl	8000214 <__adddf3>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        sample_A += HARMONIC_9 * AMPLITUDE * sin(2 * PI * 9 * FREQUENCY * t);
 8001072:	4b61      	ldr	r3, [pc, #388]	; (80011f8 <calculate_three_phase_sine_wave_samples+0x310>)
 8001074:	ed93 7a00 	vldr	s14, [r3]
 8001078:	4b5b      	ldr	r3, [pc, #364]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 800107a:	edd3 7a00 	vldr	s15, [r3]
 800107e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001082:	ee17 0a90 	vmov	r0, s15
 8001086:	f7ff fa23 	bl	80004d0 <__aeabi_f2d>
 800108a:	4604      	mov	r4, r0
 800108c:	460d      	mov	r5, r1
 800108e:	a350      	add	r3, pc, #320	; (adr r3, 80011d0 <calculate_three_phase_sine_wave_samples+0x2e8>)
 8001090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001094:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001098:	f7ff fa72 	bl	8000580 <__aeabi_dmul>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	ec43 2b17 	vmov	d7, r2, r3
 80010a4:	eeb0 0a47 	vmov.f32	s0, s14
 80010a8:	eef0 0a67 	vmov.f32	s1, s15
 80010ac:	f00a fc40 	bl	800b930 <sin>
 80010b0:	ec53 2b10 	vmov	r2, r3, d0
 80010b4:	4620      	mov	r0, r4
 80010b6:	4629      	mov	r1, r5
 80010b8:	f7ff fa62 	bl	8000580 <__aeabi_dmul>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80010c4:	f7ff f8a6 	bl	8000214 <__adddf3>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        sample_A += HARMONIC_11 * AMPLITUDE * sin(2 * PI * 11 * FREQUENCY * t);
 80010d0:	4b4a      	ldr	r3, [pc, #296]	; (80011fc <calculate_three_phase_sine_wave_samples+0x314>)
 80010d2:	ed93 7a00 	vldr	s14, [r3]
 80010d6:	4b44      	ldr	r3, [pc, #272]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 80010d8:	edd3 7a00 	vldr	s15, [r3]
 80010dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e0:	ee17 0a90 	vmov	r0, s15
 80010e4:	f7ff f9f4 	bl	80004d0 <__aeabi_f2d>
 80010e8:	4604      	mov	r4, r0
 80010ea:	460d      	mov	r5, r1
 80010ec:	a33a      	add	r3, pc, #232	; (adr r3, 80011d8 <calculate_three_phase_sine_wave_samples+0x2f0>)
 80010ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010f6:	f7ff fa43 	bl	8000580 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	ec43 2b17 	vmov	d7, r2, r3
 8001102:	eeb0 0a47 	vmov.f32	s0, s14
 8001106:	eef0 0a67 	vmov.f32	s1, s15
 800110a:	f00a fc11 	bl	800b930 <sin>
 800110e:	ec53 2b10 	vmov	r2, r3, d0
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff fa33 	bl	8000580 <__aeabi_dmul>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001122:	f7ff f877 	bl	8000214 <__adddf3>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        sample_A += HARMONIC_13 * AMPLITUDE * sin(2 * PI * 13 * FREQUENCY * t);
 800112e:	4b34      	ldr	r3, [pc, #208]	; (8001200 <calculate_three_phase_sine_wave_samples+0x318>)
 8001130:	ed93 7a00 	vldr	s14, [r3]
 8001134:	4b2c      	ldr	r3, [pc, #176]	; (80011e8 <calculate_three_phase_sine_wave_samples+0x300>)
 8001136:	edd3 7a00 	vldr	s15, [r3]
 800113a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800113e:	ee17 0a90 	vmov	r0, s15
 8001142:	f7ff f9c5 	bl	80004d0 <__aeabi_f2d>
 8001146:	4604      	mov	r4, r0
 8001148:	460d      	mov	r5, r1
 800114a:	a325      	add	r3, pc, #148	; (adr r3, 80011e0 <calculate_three_phase_sine_wave_samples+0x2f8>)
 800114c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001150:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001154:	f7ff fa14 	bl	8000580 <__aeabi_dmul>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	ec43 2b17 	vmov	d7, r2, r3
 8001160:	eeb0 0a47 	vmov.f32	s0, s14
 8001164:	eef0 0a67 	vmov.f32	s1, s15
 8001168:	f00a fbe2 	bl	800b930 <sin>
 800116c:	ec53 2b10 	vmov	r2, r3, d0
 8001170:	4620      	mov	r0, r4
 8001172:	4629      	mov	r1, r5
 8001174:	f7ff fa04 	bl	8000580 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001180:	f7ff f848 	bl	8000214 <__adddf3>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

        if (sample_A >= 2.5)
 800118c:	f04f 0200 	mov.w	r2, #0
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <calculate_three_phase_sine_wave_samples+0x31c>)
 8001192:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001196:	f7ff fc79 	bl	8000a8c <__aeabi_dcmpge>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d037      	beq.n	8001210 <calculate_three_phase_sine_wave_samples+0x328>
        {
        	sample_A= 2.5;
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	4b17      	ldr	r3, [pc, #92]	; (8001204 <calculate_three_phase_sine_wave_samples+0x31c>)
 80011a6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80011aa:	e040      	b.n	800122e <calculate_three_phase_sine_wave_samples+0x346>
 80011ac:	f3af 8000 	nop.w
 80011b0:	5974e65c 	.word	0x5974e65c
 80011b4:	4073a28c 	.word	0x4073a28c
 80011b8:	862f598b 	.word	0x862f598b
 80011bc:	408d73d2 	.word	0x408d73d2
 80011c0:	6fd21ff3 	.word	0x6fd21ff3
 80011c4:	40988b2f 	.word	0x40988b2f
 80011c8:	ce464991 	.word	0xce464991
 80011cc:	40a12e3a 	.word	0x40a12e3a
 80011d0:	e4a38328 	.word	0xe4a38328
 80011d4:	40a616dd 	.word	0x40a616dd
 80011d8:	fb00bcbf 	.word	0xfb00bcbf
 80011dc:	40aaff80 	.word	0x40aaff80
 80011e0:	115df656 	.word	0x115df656
 80011e4:	40afe824 	.word	0x40afe824
 80011e8:	200002a8 	.word	0x200002a8
 80011ec:	200002ac 	.word	0x200002ac
 80011f0:	200002b0 	.word	0x200002b0
 80011f4:	200002b4 	.word	0x200002b4
 80011f8:	200002b8 	.word	0x200002b8
 80011fc:	200002bc 	.word	0x200002bc
 8001200:	200002c0 	.word	0x200002c0
 8001204:	40040000 	.word	0x40040000
 8001208:	00000000 	.word	0x00000000
 800120c:	40e77000 	.word	0x40e77000
        }
        else if (sample_A <= -2.5)
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	4bd6      	ldr	r3, [pc, #856]	; (8001570 <calculate_three_phase_sine_wave_samples+0x688>)
 8001216:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800121a:	f7ff fc2d 	bl	8000a78 <__aeabi_dcmple>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d004      	beq.n	800122e <calculate_three_phase_sine_wave_samples+0x346>
		{
			sample_A= -2.5;
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4bd1      	ldr	r3, [pc, #836]	; (8001570 <calculate_three_phase_sine_wave_samples+0x688>)
 800122a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

        wave_A[i] = (uint16_t)((65536 / (2 * VREF)) * (sample_A + VREF));
 800122e:	f04f 0200 	mov.w	r2, #0
 8001232:	4bd0      	ldr	r3, [pc, #832]	; (8001574 <calculate_three_phase_sine_wave_samples+0x68c>)
 8001234:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001238:	f7fe ffec 	bl	8000214 <__adddf3>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4610      	mov	r0, r2
 8001242:	4619      	mov	r1, r3
 8001244:	a3b8      	add	r3, pc, #736	; (adr r3, 8001528 <calculate_three_phase_sine_wave_samples+0x640>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	f7ff f999 	bl	8000580 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	18d4      	adds	r4, r2, r3
 800125e:	f7ff fc51 	bl	8000b04 <__aeabi_d2uiz>
 8001262:	4603      	mov	r3, r0
 8001264:	b29b      	uxth	r3, r3
 8001266:	8023      	strh	r3, [r4, #0]

        // Phase B with harmonic distortion (120 degrees shifted)

        double sample_B = AMPLITUDE * sin(2 * PI * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 8001268:	4bc3      	ldr	r3, [pc, #780]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f92f 	bl	80004d0 <__aeabi_f2d>
 8001272:	4604      	mov	r4, r0
 8001274:	460d      	mov	r5, r1
 8001276:	a3ae      	add	r3, pc, #696	; (adr r3, 8001530 <calculate_three_phase_sine_wave_samples+0x648>)
 8001278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001280:	f7ff f97e 	bl	8000580 <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	a3aa      	add	r3, pc, #680	; (adr r3, 8001538 <calculate_three_phase_sine_wave_samples+0x650>)
 800128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001292:	f7fe ffbf 	bl	8000214 <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	ec43 2b17 	vmov	d7, r2, r3
 800129e:	eeb0 0a47 	vmov.f32	s0, s14
 80012a2:	eef0 0a67 	vmov.f32	s1, s15
 80012a6:	f00a fb43 	bl	800b930 <sin>
 80012aa:	ec53 2b10 	vmov	r2, r3, d0
 80012ae:	4620      	mov	r0, r4
 80012b0:	4629      	mov	r1, r5
 80012b2:	f7ff f965 	bl	8000580 <__aeabi_dmul>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	e9c7 2308 	strd	r2, r3, [r7, #32]
        sample_B += HARMONIC_3 * AMPLITUDE * sin(2 * PI * 3 * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 80012be:	4baf      	ldr	r3, [pc, #700]	; (800157c <calculate_three_phase_sine_wave_samples+0x694>)
 80012c0:	ed93 7a00 	vldr	s14, [r3]
 80012c4:	4bac      	ldr	r3, [pc, #688]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ce:	ee17 0a90 	vmov	r0, s15
 80012d2:	f7ff f8fd 	bl	80004d0 <__aeabi_f2d>
 80012d6:	4604      	mov	r4, r0
 80012d8:	460d      	mov	r5, r1
 80012da:	a399      	add	r3, pc, #612	; (adr r3, 8001540 <calculate_three_phase_sine_wave_samples+0x658>)
 80012dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80012e4:	f7ff f94c 	bl	8000580 <__aeabi_dmul>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	4610      	mov	r0, r2
 80012ee:	4619      	mov	r1, r3
 80012f0:	a391      	add	r3, pc, #580	; (adr r3, 8001538 <calculate_three_phase_sine_wave_samples+0x650>)
 80012f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f6:	f7fe ff8d 	bl	8000214 <__adddf3>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	ec43 2b17 	vmov	d7, r2, r3
 8001302:	eeb0 0a47 	vmov.f32	s0, s14
 8001306:	eef0 0a67 	vmov.f32	s1, s15
 800130a:	f00a fb11 	bl	800b930 <sin>
 800130e:	ec53 2b10 	vmov	r2, r3, d0
 8001312:	4620      	mov	r0, r4
 8001314:	4629      	mov	r1, r5
 8001316:	f7ff f933 	bl	8000580 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001322:	f7fe ff77 	bl	8000214 <__adddf3>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        sample_B += HARMONIC_5 * AMPLITUDE * sin(2 * PI * 5 * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 800132e:	4b94      	ldr	r3, [pc, #592]	; (8001580 <calculate_three_phase_sine_wave_samples+0x698>)
 8001330:	ed93 7a00 	vldr	s14, [r3]
 8001334:	4b90      	ldr	r3, [pc, #576]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 8001336:	edd3 7a00 	vldr	s15, [r3]
 800133a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133e:	ee17 0a90 	vmov	r0, s15
 8001342:	f7ff f8c5 	bl	80004d0 <__aeabi_f2d>
 8001346:	4604      	mov	r4, r0
 8001348:	460d      	mov	r5, r1
 800134a:	a37f      	add	r3, pc, #508	; (adr r3, 8001548 <calculate_three_phase_sine_wave_samples+0x660>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001354:	f7ff f914 	bl	8000580 <__aeabi_dmul>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4610      	mov	r0, r2
 800135e:	4619      	mov	r1, r3
 8001360:	a375      	add	r3, pc, #468	; (adr r3, 8001538 <calculate_three_phase_sine_wave_samples+0x650>)
 8001362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001366:	f7fe ff55 	bl	8000214 <__adddf3>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	ec43 2b17 	vmov	d7, r2, r3
 8001372:	eeb0 0a47 	vmov.f32	s0, s14
 8001376:	eef0 0a67 	vmov.f32	s1, s15
 800137a:	f00a fad9 	bl	800b930 <sin>
 800137e:	ec53 2b10 	vmov	r2, r3, d0
 8001382:	4620      	mov	r0, r4
 8001384:	4629      	mov	r1, r5
 8001386:	f7ff f8fb 	bl	8000580 <__aeabi_dmul>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001392:	f7fe ff3f 	bl	8000214 <__adddf3>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        sample_B += HARMONIC_7 * AMPLITUDE * sin(2 * PI * 7 * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 800139e:	4b79      	ldr	r3, [pc, #484]	; (8001584 <calculate_three_phase_sine_wave_samples+0x69c>)
 80013a0:	ed93 7a00 	vldr	s14, [r3]
 80013a4:	4b74      	ldr	r3, [pc, #464]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 80013a6:	edd3 7a00 	vldr	s15, [r3]
 80013aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ae:	ee17 0a90 	vmov	r0, s15
 80013b2:	f7ff f88d 	bl	80004d0 <__aeabi_f2d>
 80013b6:	4604      	mov	r4, r0
 80013b8:	460d      	mov	r5, r1
 80013ba:	a365      	add	r3, pc, #404	; (adr r3, 8001550 <calculate_three_phase_sine_wave_samples+0x668>)
 80013bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013c4:	f7ff f8dc 	bl	8000580 <__aeabi_dmul>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	4610      	mov	r0, r2
 80013ce:	4619      	mov	r1, r3
 80013d0:	a359      	add	r3, pc, #356	; (adr r3, 8001538 <calculate_three_phase_sine_wave_samples+0x650>)
 80013d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d6:	f7fe ff1d 	bl	8000214 <__adddf3>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	ec43 2b17 	vmov	d7, r2, r3
 80013e2:	eeb0 0a47 	vmov.f32	s0, s14
 80013e6:	eef0 0a67 	vmov.f32	s1, s15
 80013ea:	f00a faa1 	bl	800b930 <sin>
 80013ee:	ec53 2b10 	vmov	r2, r3, d0
 80013f2:	4620      	mov	r0, r4
 80013f4:	4629      	mov	r1, r5
 80013f6:	f7ff f8c3 	bl	8000580 <__aeabi_dmul>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001402:	f7fe ff07 	bl	8000214 <__adddf3>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        sample_B += HARMONIC_9 * AMPLITUDE * sin(2 * PI * 9 * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 800140e:	4b5e      	ldr	r3, [pc, #376]	; (8001588 <calculate_three_phase_sine_wave_samples+0x6a0>)
 8001410:	ed93 7a00 	vldr	s14, [r3]
 8001414:	4b58      	ldr	r3, [pc, #352]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141e:	ee17 0a90 	vmov	r0, s15
 8001422:	f7ff f855 	bl	80004d0 <__aeabi_f2d>
 8001426:	4604      	mov	r4, r0
 8001428:	460d      	mov	r5, r1
 800142a:	a34b      	add	r3, pc, #300	; (adr r3, 8001558 <calculate_three_phase_sine_wave_samples+0x670>)
 800142c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001430:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001434:	f7ff f8a4 	bl	8000580 <__aeabi_dmul>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	a33d      	add	r3, pc, #244	; (adr r3, 8001538 <calculate_three_phase_sine_wave_samples+0x650>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7fe fee5 	bl	8000214 <__adddf3>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	ec43 2b17 	vmov	d7, r2, r3
 8001452:	eeb0 0a47 	vmov.f32	s0, s14
 8001456:	eef0 0a67 	vmov.f32	s1, s15
 800145a:	f00a fa69 	bl	800b930 <sin>
 800145e:	ec53 2b10 	vmov	r2, r3, d0
 8001462:	4620      	mov	r0, r4
 8001464:	4629      	mov	r1, r5
 8001466:	f7ff f88b 	bl	8000580 <__aeabi_dmul>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001472:	f7fe fecf 	bl	8000214 <__adddf3>
 8001476:	4602      	mov	r2, r0
 8001478:	460b      	mov	r3, r1
 800147a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        sample_B += HARMONIC_11 * AMPLITUDE * sin(2 * PI * 11 * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 800147e:	4b43      	ldr	r3, [pc, #268]	; (800158c <calculate_three_phase_sine_wave_samples+0x6a4>)
 8001480:	ed93 7a00 	vldr	s14, [r3]
 8001484:	4b3c      	ldr	r3, [pc, #240]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148e:	ee17 0a90 	vmov	r0, s15
 8001492:	f7ff f81d 	bl	80004d0 <__aeabi_f2d>
 8001496:	4604      	mov	r4, r0
 8001498:	460d      	mov	r5, r1
 800149a:	a331      	add	r3, pc, #196	; (adr r3, 8001560 <calculate_three_phase_sine_wave_samples+0x678>)
 800149c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014a4:	f7ff f86c 	bl	8000580 <__aeabi_dmul>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4610      	mov	r0, r2
 80014ae:	4619      	mov	r1, r3
 80014b0:	a321      	add	r3, pc, #132	; (adr r3, 8001538 <calculate_three_phase_sine_wave_samples+0x650>)
 80014b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b6:	f7fe fead 	bl	8000214 <__adddf3>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	ec43 2b17 	vmov	d7, r2, r3
 80014c2:	eeb0 0a47 	vmov.f32	s0, s14
 80014c6:	eef0 0a67 	vmov.f32	s1, s15
 80014ca:	f00a fa31 	bl	800b930 <sin>
 80014ce:	ec53 2b10 	vmov	r2, r3, d0
 80014d2:	4620      	mov	r0, r4
 80014d4:	4629      	mov	r1, r5
 80014d6:	f7ff f853 	bl	8000580 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014e2:	f7fe fe97 	bl	8000214 <__adddf3>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
        sample_B += HARMONIC_13 * AMPLITUDE * sin(2 * PI * 13 * FREQUENCY * t + PHASE_SHIFT_120_DEG);
 80014ee:	4b28      	ldr	r3, [pc, #160]	; (8001590 <calculate_three_phase_sine_wave_samples+0x6a8>)
 80014f0:	ed93 7a00 	vldr	s14, [r3]
 80014f4:	4b20      	ldr	r3, [pc, #128]	; (8001578 <calculate_three_phase_sine_wave_samples+0x690>)
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fe:	ee17 0a90 	vmov	r0, s15
 8001502:	f7fe ffe5 	bl	80004d0 <__aeabi_f2d>
 8001506:	4604      	mov	r4, r0
 8001508:	460d      	mov	r5, r1
 800150a:	a317      	add	r3, pc, #92	; (adr r3, 8001568 <calculate_three_phase_sine_wave_samples+0x680>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001514:	f7ff f834 	bl	8000580 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	e038      	b.n	8001594 <calculate_three_phase_sine_wave_samples+0x6ac>
 8001522:	bf00      	nop
 8001524:	f3af 8000 	nop.w
 8001528:	9999999a 	.word	0x9999999a
 800152c:	40c99999 	.word	0x40c99999
 8001530:	5974e65c 	.word	0x5974e65c
 8001534:	4073a28c 	.word	0x4073a28c
 8001538:	37db38a1 	.word	0x37db38a1
 800153c:	4000c152 	.word	0x4000c152
 8001540:	862f598b 	.word	0x862f598b
 8001544:	408d73d2 	.word	0x408d73d2
 8001548:	6fd21ff3 	.word	0x6fd21ff3
 800154c:	40988b2f 	.word	0x40988b2f
 8001550:	ce464991 	.word	0xce464991
 8001554:	40a12e3a 	.word	0x40a12e3a
 8001558:	e4a38328 	.word	0xe4a38328
 800155c:	40a616dd 	.word	0x40a616dd
 8001560:	fb00bcbf 	.word	0xfb00bcbf
 8001564:	40aaff80 	.word	0x40aaff80
 8001568:	115df656 	.word	0x115df656
 800156c:	40afe824 	.word	0x40afe824
 8001570:	c0040000 	.word	0xc0040000
 8001574:	40040000 	.word	0x40040000
 8001578:	200002a8 	.word	0x200002a8
 800157c:	200002ac 	.word	0x200002ac
 8001580:	200002b0 	.word	0x200002b0
 8001584:	200002b4 	.word	0x200002b4
 8001588:	200002b8 	.word	0x200002b8
 800158c:	200002bc 	.word	0x200002bc
 8001590:	200002c0 	.word	0x200002c0
 8001594:	a319      	add	r3, pc, #100	; (adr r3, 80015fc <calculate_three_phase_sine_wave_samples+0x714>)
 8001596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159a:	f7fe fe3b 	bl	8000214 <__adddf3>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	ec43 2b17 	vmov	d7, r2, r3
 80015a6:	eeb0 0a47 	vmov.f32	s0, s14
 80015aa:	eef0 0a67 	vmov.f32	s1, s15
 80015ae:	f00a f9bf 	bl	800b930 <sin>
 80015b2:	ec53 2b10 	vmov	r2, r3, d0
 80015b6:	4620      	mov	r0, r4
 80015b8:	4629      	mov	r1, r5
 80015ba:	f7fe ffe1 	bl	8000580 <__aeabi_dmul>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015c6:	f7fe fe25 	bl	8000214 <__adddf3>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (sample_B >= 2.5)
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <calculate_three_phase_sine_wave_samples+0x710>)
 80015d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015dc:	f7ff fa56 	bl	8000a8c <__aeabi_dcmpge>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d00e      	beq.n	8001604 <calculate_three_phase_sine_wave_samples+0x71c>
        {
        	sample_B= 2.5;
 80015e6:	f04f 0200 	mov.w	r2, #0
 80015ea:	4b03      	ldr	r3, [pc, #12]	; (80015f8 <calculate_three_phase_sine_wave_samples+0x710>)
 80015ec:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80015f0:	e017      	b.n	8001622 <calculate_three_phase_sine_wave_samples+0x73a>
 80015f2:	bf00      	nop
 80015f4:	f3af 8000 	nop.w
 80015f8:	40040000 	.word	0x40040000
 80015fc:	37db38a1 	.word	0x37db38a1
 8001600:	4000c152 	.word	0x4000c152
        }
        else if (sample_B <= -2.5)
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	4bd5      	ldr	r3, [pc, #852]	; (8001960 <calculate_three_phase_sine_wave_samples+0xa78>)
 800160a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800160e:	f7ff fa33 	bl	8000a78 <__aeabi_dcmple>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d004      	beq.n	8001622 <calculate_three_phase_sine_wave_samples+0x73a>
		{
			sample_B= -2.5;
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	4bd0      	ldr	r3, [pc, #832]	; (8001960 <calculate_three_phase_sine_wave_samples+0xa78>)
 800161e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		}

        wave_B[i] = (uint16_t)((65536 / (2 * VREF)) * (sample_B + VREF));
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	4bcf      	ldr	r3, [pc, #828]	; (8001964 <calculate_three_phase_sine_wave_samples+0xa7c>)
 8001628:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800162c:	f7fe fdf2 	bl	8000214 <__adddf3>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	a3b7      	add	r3, pc, #732	; (adr r3, 8001918 <calculate_three_phase_sine_wave_samples+0xa30>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7fe ff9f 	bl	8000580 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	18d4      	adds	r4, r2, r3
 8001652:	f7ff fa57 	bl	8000b04 <__aeabi_d2uiz>
 8001656:	4603      	mov	r3, r0
 8001658:	b29b      	uxth	r3, r3
 800165a:	8023      	strh	r3, [r4, #0]


        // Phase C with harmonic distortion (240 degrees shifted)
        double sample_C = AMPLITUDE * sin(2 * PI * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 800165c:	4bc2      	ldr	r3, [pc, #776]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe ff35 	bl	80004d0 <__aeabi_f2d>
 8001666:	4604      	mov	r4, r0
 8001668:	460d      	mov	r5, r1
 800166a:	a3ad      	add	r3, pc, #692	; (adr r3, 8001920 <calculate_three_phase_sine_wave_samples+0xa38>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001674:	f7fe ff84 	bl	8000580 <__aeabi_dmul>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4610      	mov	r0, r2
 800167e:	4619      	mov	r1, r3
 8001680:	a3a9      	add	r3, pc, #676	; (adr r3, 8001928 <calculate_three_phase_sine_wave_samples+0xa40>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe fdc5 	bl	8000214 <__adddf3>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	ec43 2b17 	vmov	d7, r2, r3
 8001692:	eeb0 0a47 	vmov.f32	s0, s14
 8001696:	eef0 0a67 	vmov.f32	s1, s15
 800169a:	f00a f949 	bl	800b930 <sin>
 800169e:	ec53 2b10 	vmov	r2, r3, d0
 80016a2:	4620      	mov	r0, r4
 80016a4:	4629      	mov	r1, r5
 80016a6:	f7fe ff6b 	bl	8000580 <__aeabi_dmul>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
        sample_C += HARMONIC_3 * AMPLITUDE * sin(2 * PI * 3 * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 80016b2:	4bae      	ldr	r3, [pc, #696]	; (800196c <calculate_three_phase_sine_wave_samples+0xa84>)
 80016b4:	ed93 7a00 	vldr	s14, [r3]
 80016b8:	4bab      	ldr	r3, [pc, #684]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 80016ba:	edd3 7a00 	vldr	s15, [r3]
 80016be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016c2:	ee17 0a90 	vmov	r0, s15
 80016c6:	f7fe ff03 	bl	80004d0 <__aeabi_f2d>
 80016ca:	4604      	mov	r4, r0
 80016cc:	460d      	mov	r5, r1
 80016ce:	a398      	add	r3, pc, #608	; (adr r3, 8001930 <calculate_three_phase_sine_wave_samples+0xa48>)
 80016d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016d8:	f7fe ff52 	bl	8000580 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	a390      	add	r3, pc, #576	; (adr r3, 8001928 <calculate_three_phase_sine_wave_samples+0xa40>)
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	f7fe fd93 	bl	8000214 <__adddf3>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	ec43 2b17 	vmov	d7, r2, r3
 80016f6:	eeb0 0a47 	vmov.f32	s0, s14
 80016fa:	eef0 0a67 	vmov.f32	s1, s15
 80016fe:	f00a f917 	bl	800b930 <sin>
 8001702:	ec53 2b10 	vmov	r2, r3, d0
 8001706:	4620      	mov	r0, r4
 8001708:	4629      	mov	r1, r5
 800170a:	f7fe ff39 	bl	8000580 <__aeabi_dmul>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001716:	f7fe fd7d 	bl	8000214 <__adddf3>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        sample_C += HARMONIC_5 * AMPLITUDE * sin(2 * PI * 5 * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 8001722:	4b93      	ldr	r3, [pc, #588]	; (8001970 <calculate_three_phase_sine_wave_samples+0xa88>)
 8001724:	ed93 7a00 	vldr	s14, [r3]
 8001728:	4b8f      	ldr	r3, [pc, #572]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 800172a:	edd3 7a00 	vldr	s15, [r3]
 800172e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001732:	ee17 0a90 	vmov	r0, s15
 8001736:	f7fe fecb 	bl	80004d0 <__aeabi_f2d>
 800173a:	4604      	mov	r4, r0
 800173c:	460d      	mov	r5, r1
 800173e:	a37e      	add	r3, pc, #504	; (adr r3, 8001938 <calculate_three_phase_sine_wave_samples+0xa50>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001748:	f7fe ff1a 	bl	8000580 <__aeabi_dmul>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	a374      	add	r3, pc, #464	; (adr r3, 8001928 <calculate_three_phase_sine_wave_samples+0xa40>)
 8001756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175a:	f7fe fd5b 	bl	8000214 <__adddf3>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	ec43 2b17 	vmov	d7, r2, r3
 8001766:	eeb0 0a47 	vmov.f32	s0, s14
 800176a:	eef0 0a67 	vmov.f32	s1, s15
 800176e:	f00a f8df 	bl	800b930 <sin>
 8001772:	ec53 2b10 	vmov	r2, r3, d0
 8001776:	4620      	mov	r0, r4
 8001778:	4629      	mov	r1, r5
 800177a:	f7fe ff01 	bl	8000580 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001786:	f7fe fd45 	bl	8000214 <__adddf3>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        sample_C += HARMONIC_7 * AMPLITUDE * sin(2 * PI * 7 * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 8001792:	4b78      	ldr	r3, [pc, #480]	; (8001974 <calculate_three_phase_sine_wave_samples+0xa8c>)
 8001794:	ed93 7a00 	vldr	s14, [r3]
 8001798:	4b73      	ldr	r3, [pc, #460]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 800179a:	edd3 7a00 	vldr	s15, [r3]
 800179e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017a2:	ee17 0a90 	vmov	r0, s15
 80017a6:	f7fe fe93 	bl	80004d0 <__aeabi_f2d>
 80017aa:	4604      	mov	r4, r0
 80017ac:	460d      	mov	r5, r1
 80017ae:	a364      	add	r3, pc, #400	; (adr r3, 8001940 <calculate_three_phase_sine_wave_samples+0xa58>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017b8:	f7fe fee2 	bl	8000580 <__aeabi_dmul>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4610      	mov	r0, r2
 80017c2:	4619      	mov	r1, r3
 80017c4:	a358      	add	r3, pc, #352	; (adr r3, 8001928 <calculate_three_phase_sine_wave_samples+0xa40>)
 80017c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ca:	f7fe fd23 	bl	8000214 <__adddf3>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	ec43 2b17 	vmov	d7, r2, r3
 80017d6:	eeb0 0a47 	vmov.f32	s0, s14
 80017da:	eef0 0a67 	vmov.f32	s1, s15
 80017de:	f00a f8a7 	bl	800b930 <sin>
 80017e2:	ec53 2b10 	vmov	r2, r3, d0
 80017e6:	4620      	mov	r0, r4
 80017e8:	4629      	mov	r1, r5
 80017ea:	f7fe fec9 	bl	8000580 <__aeabi_dmul>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017f6:	f7fe fd0d 	bl	8000214 <__adddf3>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
        sample_C += HARMONIC_9 * AMPLITUDE * sin(2 * PI * 9 * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 8001802:	4b5d      	ldr	r3, [pc, #372]	; (8001978 <calculate_three_phase_sine_wave_samples+0xa90>)
 8001804:	ed93 7a00 	vldr	s14, [r3]
 8001808:	4b57      	ldr	r3, [pc, #348]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 800180a:	edd3 7a00 	vldr	s15, [r3]
 800180e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001812:	ee17 0a90 	vmov	r0, s15
 8001816:	f7fe fe5b 	bl	80004d0 <__aeabi_f2d>
 800181a:	4604      	mov	r4, r0
 800181c:	460d      	mov	r5, r1
 800181e:	a34a      	add	r3, pc, #296	; (adr r3, 8001948 <calculate_three_phase_sine_wave_samples+0xa60>)
 8001820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001824:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001828:	f7fe feaa 	bl	8000580 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	a33c      	add	r3, pc, #240	; (adr r3, 8001928 <calculate_three_phase_sine_wave_samples+0xa40>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7fe fceb 	bl	8000214 <__adddf3>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	ec43 2b17 	vmov	d7, r2, r3
 8001846:	eeb0 0a47 	vmov.f32	s0, s14
 800184a:	eef0 0a67 	vmov.f32	s1, s15
 800184e:	f00a f86f 	bl	800b930 <sin>
 8001852:	ec53 2b10 	vmov	r2, r3, d0
 8001856:	4620      	mov	r0, r4
 8001858:	4629      	mov	r1, r5
 800185a:	f7fe fe91 	bl	8000580 <__aeabi_dmul>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001866:	f7fe fcd5 	bl	8000214 <__adddf3>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        sample_C += HARMONIC_11 * AMPLITUDE * sin(2 * PI * 11 * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 8001872:	4b42      	ldr	r3, [pc, #264]	; (800197c <calculate_three_phase_sine_wave_samples+0xa94>)
 8001874:	ed93 7a00 	vldr	s14, [r3]
 8001878:	4b3b      	ldr	r3, [pc, #236]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 800187a:	edd3 7a00 	vldr	s15, [r3]
 800187e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001882:	ee17 0a90 	vmov	r0, s15
 8001886:	f7fe fe23 	bl	80004d0 <__aeabi_f2d>
 800188a:	4604      	mov	r4, r0
 800188c:	460d      	mov	r5, r1
 800188e:	a330      	add	r3, pc, #192	; (adr r3, 8001950 <calculate_three_phase_sine_wave_samples+0xa68>)
 8001890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001894:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001898:	f7fe fe72 	bl	8000580 <__aeabi_dmul>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	a320      	add	r3, pc, #128	; (adr r3, 8001928 <calculate_three_phase_sine_wave_samples+0xa40>)
 80018a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018aa:	f7fe fcb3 	bl	8000214 <__adddf3>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	ec43 2b17 	vmov	d7, r2, r3
 80018b6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ba:	eef0 0a67 	vmov.f32	s1, s15
 80018be:	f00a f837 	bl	800b930 <sin>
 80018c2:	ec53 2b10 	vmov	r2, r3, d0
 80018c6:	4620      	mov	r0, r4
 80018c8:	4629      	mov	r1, r5
 80018ca:	f7fe fe59 	bl	8000580 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018d6:	f7fe fc9d 	bl	8000214 <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	e9c7 2306 	strd	r2, r3, [r7, #24]
        sample_C += HARMONIC_13 * AMPLITUDE * sin(2 * PI * 13 * FREQUENCY * t + PHASE_SHIFT_240_DEG);
 80018e2:	4b27      	ldr	r3, [pc, #156]	; (8001980 <calculate_three_phase_sine_wave_samples+0xa98>)
 80018e4:	ed93 7a00 	vldr	s14, [r3]
 80018e8:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <calculate_three_phase_sine_wave_samples+0xa80>)
 80018ea:	edd3 7a00 	vldr	s15, [r3]
 80018ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f2:	ee17 0a90 	vmov	r0, s15
 80018f6:	f7fe fdeb 	bl	80004d0 <__aeabi_f2d>
 80018fa:	4604      	mov	r4, r0
 80018fc:	460d      	mov	r5, r1
 80018fe:	a316      	add	r3, pc, #88	; (adr r3, 8001958 <calculate_three_phase_sine_wave_samples+0xa70>)
 8001900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001904:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001908:	f7fe fe3a 	bl	8000580 <__aeabi_dmul>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	e036      	b.n	8001984 <calculate_three_phase_sine_wave_samples+0xa9c>
 8001916:	bf00      	nop
 8001918:	9999999a 	.word	0x9999999a
 800191c:	40c99999 	.word	0x40c99999
 8001920:	5974e65c 	.word	0x5974e65c
 8001924:	4073a28c 	.word	0x4073a28c
 8001928:	37db38a1 	.word	0x37db38a1
 800192c:	4010c152 	.word	0x4010c152
 8001930:	862f598b 	.word	0x862f598b
 8001934:	408d73d2 	.word	0x408d73d2
 8001938:	6fd21ff3 	.word	0x6fd21ff3
 800193c:	40988b2f 	.word	0x40988b2f
 8001940:	ce464991 	.word	0xce464991
 8001944:	40a12e3a 	.word	0x40a12e3a
 8001948:	e4a38328 	.word	0xe4a38328
 800194c:	40a616dd 	.word	0x40a616dd
 8001950:	fb00bcbf 	.word	0xfb00bcbf
 8001954:	40aaff80 	.word	0x40aaff80
 8001958:	115df656 	.word	0x115df656
 800195c:	40afe824 	.word	0x40afe824
 8001960:	c0040000 	.word	0xc0040000
 8001964:	40040000 	.word	0x40040000
 8001968:	200002a8 	.word	0x200002a8
 800196c:	200002ac 	.word	0x200002ac
 8001970:	200002b0 	.word	0x200002b0
 8001974:	200002b4 	.word	0x200002b4
 8001978:	200002b8 	.word	0x200002b8
 800197c:	200002bc 	.word	0x200002bc
 8001980:	200002c0 	.word	0x200002c0
 8001984:	a338      	add	r3, pc, #224	; (adr r3, 8001a68 <calculate_three_phase_sine_wave_samples+0xb80>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	f7fe fc43 	bl	8000214 <__adddf3>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	ec43 2b17 	vmov	d7, r2, r3
 8001996:	eeb0 0a47 	vmov.f32	s0, s14
 800199a:	eef0 0a67 	vmov.f32	s1, s15
 800199e:	f009 ffc7 	bl	800b930 <sin>
 80019a2:	ec53 2b10 	vmov	r2, r3, d0
 80019a6:	4620      	mov	r0, r4
 80019a8:	4629      	mov	r1, r5
 80019aa:	f7fe fde9 	bl	8000580 <__aeabi_dmul>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019b6:	f7fe fc2d 	bl	8000214 <__adddf3>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	e9c7 2306 	strd	r2, r3, [r7, #24]

        if (sample_C >= 2.5)
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	4b26      	ldr	r3, [pc, #152]	; (8001a60 <calculate_three_phase_sine_wave_samples+0xb78>)
 80019c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019cc:	f7ff f85e 	bl	8000a8c <__aeabi_dcmpge>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d005      	beq.n	80019e2 <calculate_three_phase_sine_wave_samples+0xafa>
        {
        	sample_C= 2.5;
 80019d6:	f04f 0200 	mov.w	r2, #0
 80019da:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <calculate_three_phase_sine_wave_samples+0xb78>)
 80019dc:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80019e0:	e00e      	b.n	8001a00 <calculate_three_phase_sine_wave_samples+0xb18>
        }
        else if (sample_C <= -2.5)
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	4b1f      	ldr	r3, [pc, #124]	; (8001a64 <calculate_three_phase_sine_wave_samples+0xb7c>)
 80019e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019ec:	f7ff f844 	bl	8000a78 <__aeabi_dcmple>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d004      	beq.n	8001a00 <calculate_three_phase_sine_wave_samples+0xb18>
		{
			sample_C= -2.5;
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <calculate_three_phase_sine_wave_samples+0xb7c>)
 80019fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		}
        wave_C[i] = (uint16_t)((65536 / (2 * VREF)) * (sample_C + VREF));
 8001a00:	f04f 0200 	mov.w	r2, #0
 8001a04:	4b16      	ldr	r3, [pc, #88]	; (8001a60 <calculate_three_phase_sine_wave_samples+0xb78>)
 8001a06:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a0a:	f7fe fc03 	bl	8000214 <__adddf3>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	a310      	add	r3, pc, #64	; (adr r3, 8001a58 <calculate_three_phase_sine_wave_samples+0xb70>)
 8001a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1c:	f7fe fdb0 	bl	8000580 <__aeabi_dmul>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	18d4      	adds	r4, r2, r3
 8001a30:	f7ff f868 	bl	8000b04 <__aeabi_d2uiz>
 8001a34:	4603      	mov	r3, r0
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	8023      	strh	r3, [r4, #0]
    for (int i = 0; i < NUM_SAMPLES; i++) {
 8001a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a42:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
 8001a46:	f6ff aa59 	blt.w	8000efc <calculate_three_phase_sine_wave_samples+0x14>
    }
}
 8001a4a:	bf00      	nop
 8001a4c:	bf00      	nop
 8001a4e:	3738      	adds	r7, #56	; 0x38
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bdb0      	pop	{r4, r5, r7, pc}
 8001a54:	f3af 8000 	nop.w
 8001a58:	9999999a 	.word	0x9999999a
 8001a5c:	40c99999 	.word	0x40c99999
 8001a60:	40040000 	.word	0x40040000
 8001a64:	c0040000 	.word	0xc0040000
 8001a68:	37db38a1 	.word	0x37db38a1
 8001a6c:	4010c152 	.word	0x4010c152

08001a70 <select_test_scenario>:

////// Function to select the test scenario and calculate its samples
void select_test_scenario(int scenario_number) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
    switch (scenario_number) {
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	2b05      	cmp	r3, #5
 8001a7e:	f200 82ab 	bhi.w	8001fd8 <select_test_scenario+0x568>
 8001a82:	a201      	add	r2, pc, #4	; (adr r2, 8001a88 <select_test_scenario+0x18>)
 8001a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a88:	08001aa1 	.word	0x08001aa1
 8001a8c:	08001b0f 	.word	0x08001b0f
 8001a90:	08001b7d 	.word	0x08001b7d
 8001a94:	08001beb 	.word	0x08001beb
 8001a98:	08001d95 	.word	0x08001d95
 8001a9c:	08001eb7 	.word	0x08001eb7
		case 1:  // Stroom scenario 1
			AMPLITUDE = (stroom_s1 / 10000) *sqrt(2.0);
 8001aa0:	4b9d      	ldr	r3, [pc, #628]	; (8001d18 <select_test_scenario+0x2a8>)
 8001aa2:	edd3 7a00 	vldr	s15, [r3]
 8001aa6:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8001d1c <select_test_scenario+0x2ac>
 8001aaa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001aae:	ee16 0a90 	vmov	r0, s13
 8001ab2:	f7fe fd0d 	bl	80004d0 <__aeabi_f2d>
 8001ab6:	a396      	add	r3, pc, #600	; (adr r3, 8001d10 <select_test_scenario+0x2a0>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fd60 	bl	8000580 <__aeabi_dmul>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f7ff f83c 	bl	8000b44 <__aeabi_d2f>
 8001acc:	4603      	mov	r3, r0
 8001ace:	4a94      	ldr	r2, [pc, #592]	; (8001d20 <select_test_scenario+0x2b0>)
 8001ad0:	6013      	str	r3, [r2, #0]
			HARMONIC_3 = 0; HARMONIC_5 = 0; HARMONIC_7 = 0; HARMONIC_9 = 0;
 8001ad2:	4b94      	ldr	r3, [pc, #592]	; (8001d24 <select_test_scenario+0x2b4>)
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	4b93      	ldr	r3, [pc, #588]	; (8001d28 <select_test_scenario+0x2b8>)
 8001adc:	f04f 0200 	mov.w	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	4b92      	ldr	r3, [pc, #584]	; (8001d2c <select_test_scenario+0x2bc>)
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	4b91      	ldr	r3, [pc, #580]	; (8001d30 <select_test_scenario+0x2c0>)
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
			HARMONIC_11 = 0; HARMONIC_13 = 0;
 8001af2:	4b90      	ldr	r3, [pc, #576]	; (8001d34 <select_test_scenario+0x2c4>)
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	4b8f      	ldr	r3, [pc, #572]	; (8001d38 <select_test_scenario+0x2c8>)
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
			calculate_three_phase_sine_wave_samples(sine_wave_A_scenario[0], sine_wave_B_scenario[0], sine_wave_C_scenario[0]);
 8001b02:	4a8e      	ldr	r2, [pc, #568]	; (8001d3c <select_test_scenario+0x2cc>)
 8001b04:	498e      	ldr	r1, [pc, #568]	; (8001d40 <select_test_scenario+0x2d0>)
 8001b06:	488f      	ldr	r0, [pc, #572]	; (8001d44 <select_test_scenario+0x2d4>)
 8001b08:	f7ff f9ee 	bl	8000ee8 <calculate_three_phase_sine_wave_samples>
			break;
 8001b0c:	e264      	b.n	8001fd8 <select_test_scenario+0x568>
		case 2:  // Stroom scenario 2
			AMPLITUDE = (stroom_s2 / 10000) *sqrt(2.0);
 8001b0e:	4b8e      	ldr	r3, [pc, #568]	; (8001d48 <select_test_scenario+0x2d8>)
 8001b10:	edd3 7a00 	vldr	s15, [r3]
 8001b14:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001d1c <select_test_scenario+0x2ac>
 8001b18:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b1c:	ee16 0a90 	vmov	r0, s13
 8001b20:	f7fe fcd6 	bl	80004d0 <__aeabi_f2d>
 8001b24:	a37a      	add	r3, pc, #488	; (adr r3, 8001d10 <select_test_scenario+0x2a0>)
 8001b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2a:	f7fe fd29 	bl	8000580 <__aeabi_dmul>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	f7ff f805 	bl	8000b44 <__aeabi_d2f>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4a78      	ldr	r2, [pc, #480]	; (8001d20 <select_test_scenario+0x2b0>)
 8001b3e:	6013      	str	r3, [r2, #0]
			HARMONIC_3 = 0; HARMONIC_5 = 0; HARMONIC_7 = 0; HARMONIC_9 = 0;
 8001b40:	4b78      	ldr	r3, [pc, #480]	; (8001d24 <select_test_scenario+0x2b4>)
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	4b77      	ldr	r3, [pc, #476]	; (8001d28 <select_test_scenario+0x2b8>)
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	4b76      	ldr	r3, [pc, #472]	; (8001d2c <select_test_scenario+0x2bc>)
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	4b75      	ldr	r3, [pc, #468]	; (8001d30 <select_test_scenario+0x2c0>)
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
			HARMONIC_11 = 0; HARMONIC_13 = 0;
 8001b60:	4b74      	ldr	r3, [pc, #464]	; (8001d34 <select_test_scenario+0x2c4>)
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	4b73      	ldr	r3, [pc, #460]	; (8001d38 <select_test_scenario+0x2c8>)
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
			calculate_three_phase_sine_wave_samples(sine_wave_A_scenario[1], sine_wave_B_scenario[1], sine_wave_C_scenario[1]);
 8001b70:	4a76      	ldr	r2, [pc, #472]	; (8001d4c <select_test_scenario+0x2dc>)
 8001b72:	4977      	ldr	r1, [pc, #476]	; (8001d50 <select_test_scenario+0x2e0>)
 8001b74:	4877      	ldr	r0, [pc, #476]	; (8001d54 <select_test_scenario+0x2e4>)
 8001b76:	f7ff f9b7 	bl	8000ee8 <calculate_three_phase_sine_wave_samples>
			break;
 8001b7a:	e22d      	b.n	8001fd8 <select_test_scenario+0x568>
        case 3:  // Stroom scenario 3
            AMPLITUDE = (stroom_s3 / 10000) *sqrt(2.0);
 8001b7c:	4b76      	ldr	r3, [pc, #472]	; (8001d58 <select_test_scenario+0x2e8>)
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001d1c <select_test_scenario+0x2ac>
 8001b86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b8a:	ee16 0a90 	vmov	r0, s13
 8001b8e:	f7fe fc9f 	bl	80004d0 <__aeabi_f2d>
 8001b92:	a35f      	add	r3, pc, #380	; (adr r3, 8001d10 <select_test_scenario+0x2a0>)
 8001b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b98:	f7fe fcf2 	bl	8000580 <__aeabi_dmul>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f7fe ffce 	bl	8000b44 <__aeabi_d2f>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	4a5d      	ldr	r2, [pc, #372]	; (8001d20 <select_test_scenario+0x2b0>)
 8001bac:	6013      	str	r3, [r2, #0]
            HARMONIC_3 = 0; HARMONIC_5 = 0; HARMONIC_7 = 0; HARMONIC_9 = 0;
 8001bae:	4b5d      	ldr	r3, [pc, #372]	; (8001d24 <select_test_scenario+0x2b4>)
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	4b5c      	ldr	r3, [pc, #368]	; (8001d28 <select_test_scenario+0x2b8>)
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	4b5b      	ldr	r3, [pc, #364]	; (8001d2c <select_test_scenario+0x2bc>)
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	4b5a      	ldr	r3, [pc, #360]	; (8001d30 <select_test_scenario+0x2c0>)
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
            HARMONIC_11 = 0; HARMONIC_13 = 0;
 8001bce:	4b59      	ldr	r3, [pc, #356]	; (8001d34 <select_test_scenario+0x2c4>)
 8001bd0:	f04f 0200 	mov.w	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	4b58      	ldr	r3, [pc, #352]	; (8001d38 <select_test_scenario+0x2c8>)
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
            calculate_three_phase_sine_wave_samples(sine_wave_A_scenario[2], sine_wave_B_scenario[2], sine_wave_C_scenario[2]);
 8001bde:	4a5f      	ldr	r2, [pc, #380]	; (8001d5c <select_test_scenario+0x2ec>)
 8001be0:	495f      	ldr	r1, [pc, #380]	; (8001d60 <select_test_scenario+0x2f0>)
 8001be2:	4860      	ldr	r0, [pc, #384]	; (8001d64 <select_test_scenario+0x2f4>)
 8001be4:	f7ff f980 	bl	8000ee8 <calculate_three_phase_sine_wave_samples>
            break;
 8001be8:	e1f6      	b.n	8001fd8 <select_test_scenario+0x568>
        case 4:  // THD scenario 1
            AMPLITUDE = (thd_s1_rms / 10000) *sqrt(2.0);
 8001bea:	4b5f      	ldr	r3, [pc, #380]	; (8001d68 <select_test_scenario+0x2f8>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001d1c <select_test_scenario+0x2ac>
 8001bf4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001bf8:	ee16 0a90 	vmov	r0, s13
 8001bfc:	f7fe fc68 	bl	80004d0 <__aeabi_f2d>
 8001c00:	a343      	add	r3, pc, #268	; (adr r3, 8001d10 <select_test_scenario+0x2a0>)
 8001c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c06:	f7fe fcbb 	bl	8000580 <__aeabi_dmul>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4610      	mov	r0, r2
 8001c10:	4619      	mov	r1, r3
 8001c12:	f7fe ff97 	bl	8000b44 <__aeabi_d2f>
 8001c16:	4603      	mov	r3, r0
 8001c18:	4a41      	ldr	r2, [pc, #260]	; (8001d20 <select_test_scenario+0x2b0>)
 8001c1a:	6013      	str	r3, [r2, #0]
            HARMONIC_3 = thd_s1_3h / 100.0;
 8001c1c:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <select_test_scenario+0x2fc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fc43 	bl	80004ac <__aeabi_i2d>
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	4b51      	ldr	r3, [pc, #324]	; (8001d70 <select_test_scenario+0x300>)
 8001c2c:	f7fe fdd2 	bl	80007d4 <__aeabi_ddiv>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	4610      	mov	r0, r2
 8001c36:	4619      	mov	r1, r3
 8001c38:	f7fe ff84 	bl	8000b44 <__aeabi_d2f>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4a39      	ldr	r2, [pc, #228]	; (8001d24 <select_test_scenario+0x2b4>)
 8001c40:	6013      	str	r3, [r2, #0]
            HARMONIC_5 = thd_s1_5h / 100.0;
 8001c42:	4b4c      	ldr	r3, [pc, #304]	; (8001d74 <select_test_scenario+0x304>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe fc30 	bl	80004ac <__aeabi_i2d>
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	4b47      	ldr	r3, [pc, #284]	; (8001d70 <select_test_scenario+0x300>)
 8001c52:	f7fe fdbf 	bl	80007d4 <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f7fe ff71 	bl	8000b44 <__aeabi_d2f>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a30      	ldr	r2, [pc, #192]	; (8001d28 <select_test_scenario+0x2b8>)
 8001c66:	6013      	str	r3, [r2, #0]
            HARMONIC_7 = thd_s1_7h / 100.0;
 8001c68:	4b43      	ldr	r3, [pc, #268]	; (8001d78 <select_test_scenario+0x308>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fc1d 	bl	80004ac <__aeabi_i2d>
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	4b3e      	ldr	r3, [pc, #248]	; (8001d70 <select_test_scenario+0x300>)
 8001c78:	f7fe fdac 	bl	80007d4 <__aeabi_ddiv>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4610      	mov	r0, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	f7fe ff5e 	bl	8000b44 <__aeabi_d2f>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	4a28      	ldr	r2, [pc, #160]	; (8001d2c <select_test_scenario+0x2bc>)
 8001c8c:	6013      	str	r3, [r2, #0]
            HARMONIC_9 = thd_s1_9h / 100.0;
 8001c8e:	4b3b      	ldr	r3, [pc, #236]	; (8001d7c <select_test_scenario+0x30c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc0a 	bl	80004ac <__aeabi_i2d>
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	4b34      	ldr	r3, [pc, #208]	; (8001d70 <select_test_scenario+0x300>)
 8001c9e:	f7fe fd99 	bl	80007d4 <__aeabi_ddiv>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f7fe ff4b 	bl	8000b44 <__aeabi_d2f>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4a1f      	ldr	r2, [pc, #124]	; (8001d30 <select_test_scenario+0x2c0>)
 8001cb2:	6013      	str	r3, [r2, #0]
            HARMONIC_11 = thd_s1_11h / 100.0;
 8001cb4:	4b32      	ldr	r3, [pc, #200]	; (8001d80 <select_test_scenario+0x310>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fbf7 	bl	80004ac <__aeabi_i2d>
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	4b2b      	ldr	r3, [pc, #172]	; (8001d70 <select_test_scenario+0x300>)
 8001cc4:	f7fe fd86 	bl	80007d4 <__aeabi_ddiv>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7fe ff38 	bl	8000b44 <__aeabi_d2f>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4a17      	ldr	r2, [pc, #92]	; (8001d34 <select_test_scenario+0x2c4>)
 8001cd8:	6013      	str	r3, [r2, #0]
            HARMONIC_13 = thd_s1_13h / 100.0;
 8001cda:	4b2a      	ldr	r3, [pc, #168]	; (8001d84 <select_test_scenario+0x314>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe fbe4 	bl	80004ac <__aeabi_i2d>
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <select_test_scenario+0x300>)
 8001cea:	f7fe fd73 	bl	80007d4 <__aeabi_ddiv>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f7fe ff25 	bl	8000b44 <__aeabi_d2f>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	4a0e      	ldr	r2, [pc, #56]	; (8001d38 <select_test_scenario+0x2c8>)
 8001cfe:	6013      	str	r3, [r2, #0]
            calculate_three_phase_sine_wave_samples(sine_wave_A_scenario[3], sine_wave_B_scenario[3], sine_wave_C_scenario[3]);
 8001d00:	4a21      	ldr	r2, [pc, #132]	; (8001d88 <select_test_scenario+0x318>)
 8001d02:	4922      	ldr	r1, [pc, #136]	; (8001d8c <select_test_scenario+0x31c>)
 8001d04:	4822      	ldr	r0, [pc, #136]	; (8001d90 <select_test_scenario+0x320>)
 8001d06:	f7ff f8ef 	bl	8000ee8 <calculate_three_phase_sine_wave_samples>
            break;
 8001d0a:	e165      	b.n	8001fd8 <select_test_scenario+0x568>
 8001d0c:	f3af 8000 	nop.w
 8001d10:	667f3bcd 	.word	0x667f3bcd
 8001d14:	3ff6a09e 	.word	0x3ff6a09e
 8001d18:	200089d0 	.word	0x200089d0
 8001d1c:	461c4000 	.word	0x461c4000
 8001d20:	200002a8 	.word	0x200002a8
 8001d24:	200002ac 	.word	0x200002ac
 8001d28:	200002b0 	.word	0x200002b0
 8001d2c:	200002b4 	.word	0x200002b4
 8001d30:	200002b8 	.word	0x200002b8
 8001d34:	200002bc 	.word	0x200002bc
 8001d38:	200002c0 	.word	0x200002c0
 8001d3c:	20005cc4 	.word	0x20005cc4
 8001d40:	20002fc4 	.word	0x20002fc4
 8001d44:	200002c4 	.word	0x200002c4
 8001d48:	200089d4 	.word	0x200089d4
 8001d4c:	20006444 	.word	0x20006444
 8001d50:	20003744 	.word	0x20003744
 8001d54:	20000a44 	.word	0x20000a44
 8001d58:	200089d8 	.word	0x200089d8
 8001d5c:	20006bc4 	.word	0x20006bc4
 8001d60:	20003ec4 	.word	0x20003ec4
 8001d64:	200011c4 	.word	0x200011c4
 8001d68:	200089dc 	.word	0x200089dc
 8001d6c:	200089e8 	.word	0x200089e8
 8001d70:	40590000 	.word	0x40590000
 8001d74:	200089ec 	.word	0x200089ec
 8001d78:	200089f0 	.word	0x200089f0
 8001d7c:	200089f4 	.word	0x200089f4
 8001d80:	200089f8 	.word	0x200089f8
 8001d84:	200089fc 	.word	0x200089fc
 8001d88:	20007344 	.word	0x20007344
 8001d8c:	20004644 	.word	0x20004644
 8001d90:	20001944 	.word	0x20001944
        case 5:  // THD scenario 2
            AMPLITUDE = (thd_s2_rms / 10000) *sqrt(2.0);
 8001d94:	4b94      	ldr	r3, [pc, #592]	; (8001fe8 <select_test_scenario+0x578>)
 8001d96:	edd3 7a00 	vldr	s15, [r3]
 8001d9a:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8001fec <select_test_scenario+0x57c>
 8001d9e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001da2:	ee16 0a90 	vmov	r0, s13
 8001da6:	f7fe fb93 	bl	80004d0 <__aeabi_f2d>
 8001daa:	a38d      	add	r3, pc, #564	; (adr r3, 8001fe0 <select_test_scenario+0x570>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fbe6 	bl	8000580 <__aeabi_dmul>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f7fe fec2 	bl	8000b44 <__aeabi_d2f>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4a8b      	ldr	r2, [pc, #556]	; (8001ff0 <select_test_scenario+0x580>)
 8001dc4:	6013      	str	r3, [r2, #0]
            HARMONIC_3 = thd_s2_3h / 100.0;
 8001dc6:	4b8b      	ldr	r3, [pc, #556]	; (8001ff4 <select_test_scenario+0x584>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fb6e 	bl	80004ac <__aeabi_i2d>
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	4b88      	ldr	r3, [pc, #544]	; (8001ff8 <select_test_scenario+0x588>)
 8001dd6:	f7fe fcfd 	bl	80007d4 <__aeabi_ddiv>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4610      	mov	r0, r2
 8001de0:	4619      	mov	r1, r3
 8001de2:	f7fe feaf 	bl	8000b44 <__aeabi_d2f>
 8001de6:	4603      	mov	r3, r0
 8001de8:	4a84      	ldr	r2, [pc, #528]	; (8001ffc <select_test_scenario+0x58c>)
 8001dea:	6013      	str	r3, [r2, #0]
            HARMONIC_5 = thd_s2_5h / 100.0;
 8001dec:	4b84      	ldr	r3, [pc, #528]	; (8002000 <select_test_scenario+0x590>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fb5b 	bl	80004ac <__aeabi_i2d>
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b7f      	ldr	r3, [pc, #508]	; (8001ff8 <select_test_scenario+0x588>)
 8001dfc:	f7fe fcea 	bl	80007d4 <__aeabi_ddiv>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4610      	mov	r0, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	f7fe fe9c 	bl	8000b44 <__aeabi_d2f>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4a7d      	ldr	r2, [pc, #500]	; (8002004 <select_test_scenario+0x594>)
 8001e10:	6013      	str	r3, [r2, #0]
            HARMONIC_7 = thd_s2_7h / 100.0;
 8001e12:	4b7d      	ldr	r3, [pc, #500]	; (8002008 <select_test_scenario+0x598>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fb48 	bl	80004ac <__aeabi_i2d>
 8001e1c:	f04f 0200 	mov.w	r2, #0
 8001e20:	4b75      	ldr	r3, [pc, #468]	; (8001ff8 <select_test_scenario+0x588>)
 8001e22:	f7fe fcd7 	bl	80007d4 <__aeabi_ddiv>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f7fe fe89 	bl	8000b44 <__aeabi_d2f>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4a75      	ldr	r2, [pc, #468]	; (800200c <select_test_scenario+0x59c>)
 8001e36:	6013      	str	r3, [r2, #0]
            HARMONIC_9 = thd_s2_9h / 100.0;
 8001e38:	4b75      	ldr	r3, [pc, #468]	; (8002010 <select_test_scenario+0x5a0>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7fe fb35 	bl	80004ac <__aeabi_i2d>
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	4b6c      	ldr	r3, [pc, #432]	; (8001ff8 <select_test_scenario+0x588>)
 8001e48:	f7fe fcc4 	bl	80007d4 <__aeabi_ddiv>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe fe76 	bl	8000b44 <__aeabi_d2f>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	4a6e      	ldr	r2, [pc, #440]	; (8002014 <select_test_scenario+0x5a4>)
 8001e5c:	6013      	str	r3, [r2, #0]
            HARMONIC_11 = thd_s2_11h / 100.0;
 8001e5e:	4b6e      	ldr	r3, [pc, #440]	; (8002018 <select_test_scenario+0x5a8>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fb22 	bl	80004ac <__aeabi_i2d>
 8001e68:	f04f 0200 	mov.w	r2, #0
 8001e6c:	4b62      	ldr	r3, [pc, #392]	; (8001ff8 <select_test_scenario+0x588>)
 8001e6e:	f7fe fcb1 	bl	80007d4 <__aeabi_ddiv>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4610      	mov	r0, r2
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f7fe fe63 	bl	8000b44 <__aeabi_d2f>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	4a66      	ldr	r2, [pc, #408]	; (800201c <select_test_scenario+0x5ac>)
 8001e82:	6013      	str	r3, [r2, #0]
            HARMONIC_13 = thd_s2_13h / 100.0;
 8001e84:	4b66      	ldr	r3, [pc, #408]	; (8002020 <select_test_scenario+0x5b0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb0f 	bl	80004ac <__aeabi_i2d>
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	4b59      	ldr	r3, [pc, #356]	; (8001ff8 <select_test_scenario+0x588>)
 8001e94:	f7fe fc9e 	bl	80007d4 <__aeabi_ddiv>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4610      	mov	r0, r2
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f7fe fe50 	bl	8000b44 <__aeabi_d2f>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	4a5f      	ldr	r2, [pc, #380]	; (8002024 <select_test_scenario+0x5b4>)
 8001ea8:	6013      	str	r3, [r2, #0]
            calculate_three_phase_sine_wave_samples(sine_wave_A_scenario[4], sine_wave_B_scenario[4], sine_wave_C_scenario[4]);
 8001eaa:	4a5f      	ldr	r2, [pc, #380]	; (8002028 <select_test_scenario+0x5b8>)
 8001eac:	495f      	ldr	r1, [pc, #380]	; (800202c <select_test_scenario+0x5bc>)
 8001eae:	4860      	ldr	r0, [pc, #384]	; (8002030 <select_test_scenario+0x5c0>)
 8001eb0:	f7ff f81a 	bl	8000ee8 <calculate_three_phase_sine_wave_samples>
            break;
 8001eb4:	e090      	b.n	8001fd8 <select_test_scenario+0x568>
        case 6:  // THD scenario 3
            AMPLITUDE = (thd_s3_rms / 10000) *sqrt(2.0);
 8001eb6:	4b5f      	ldr	r3, [pc, #380]	; (8002034 <select_test_scenario+0x5c4>)
 8001eb8:	edd3 7a00 	vldr	s15, [r3]
 8001ebc:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8001fec <select_test_scenario+0x57c>
 8001ec0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001ec4:	ee16 0a90 	vmov	r0, s13
 8001ec8:	f7fe fb02 	bl	80004d0 <__aeabi_f2d>
 8001ecc:	a344      	add	r3, pc, #272	; (adr r3, 8001fe0 <select_test_scenario+0x570>)
 8001ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed2:	f7fe fb55 	bl	8000580 <__aeabi_dmul>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	4610      	mov	r0, r2
 8001edc:	4619      	mov	r1, r3
 8001ede:	f7fe fe31 	bl	8000b44 <__aeabi_d2f>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4a42      	ldr	r2, [pc, #264]	; (8001ff0 <select_test_scenario+0x580>)
 8001ee6:	6013      	str	r3, [r2, #0]
            HARMONIC_3 = thd_s3_3h / 100.0;
 8001ee8:	4b53      	ldr	r3, [pc, #332]	; (8002038 <select_test_scenario+0x5c8>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fadd 	bl	80004ac <__aeabi_i2d>
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	4b40      	ldr	r3, [pc, #256]	; (8001ff8 <select_test_scenario+0x588>)
 8001ef8:	f7fe fc6c 	bl	80007d4 <__aeabi_ddiv>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	f7fe fe1e 	bl	8000b44 <__aeabi_d2f>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	4a3c      	ldr	r2, [pc, #240]	; (8001ffc <select_test_scenario+0x58c>)
 8001f0c:	6013      	str	r3, [r2, #0]
            HARMONIC_5 = thd_s3_5h / 100.0;
 8001f0e:	4b4b      	ldr	r3, [pc, #300]	; (800203c <select_test_scenario+0x5cc>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe faca 	bl	80004ac <__aeabi_i2d>
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	4b36      	ldr	r3, [pc, #216]	; (8001ff8 <select_test_scenario+0x588>)
 8001f1e:	f7fe fc59 	bl	80007d4 <__aeabi_ddiv>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4610      	mov	r0, r2
 8001f28:	4619      	mov	r1, r3
 8001f2a:	f7fe fe0b 	bl	8000b44 <__aeabi_d2f>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	4a34      	ldr	r2, [pc, #208]	; (8002004 <select_test_scenario+0x594>)
 8001f32:	6013      	str	r3, [r2, #0]
            HARMONIC_7 = thd_s3_7h / 100.0;
 8001f34:	4b42      	ldr	r3, [pc, #264]	; (8002040 <select_test_scenario+0x5d0>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fab7 	bl	80004ac <__aeabi_i2d>
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <select_test_scenario+0x588>)
 8001f44:	f7fe fc46 	bl	80007d4 <__aeabi_ddiv>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f7fe fdf8 	bl	8000b44 <__aeabi_d2f>
 8001f54:	4603      	mov	r3, r0
 8001f56:	4a2d      	ldr	r2, [pc, #180]	; (800200c <select_test_scenario+0x59c>)
 8001f58:	6013      	str	r3, [r2, #0]
            HARMONIC_9 = thd_s3_9h / 100.0;
 8001f5a:	4b3a      	ldr	r3, [pc, #232]	; (8002044 <select_test_scenario+0x5d4>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe faa4 	bl	80004ac <__aeabi_i2d>
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <select_test_scenario+0x588>)
 8001f6a:	f7fe fc33 	bl	80007d4 <__aeabi_ddiv>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fde5 	bl	8000b44 <__aeabi_d2f>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4a25      	ldr	r2, [pc, #148]	; (8002014 <select_test_scenario+0x5a4>)
 8001f7e:	6013      	str	r3, [r2, #0]
            HARMONIC_11 = thd_s3_11h / 100.0;
 8001f80:	4b31      	ldr	r3, [pc, #196]	; (8002048 <select_test_scenario+0x5d8>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fa91 	bl	80004ac <__aeabi_i2d>
 8001f8a:	f04f 0200 	mov.w	r2, #0
 8001f8e:	4b1a      	ldr	r3, [pc, #104]	; (8001ff8 <select_test_scenario+0x588>)
 8001f90:	f7fe fc20 	bl	80007d4 <__aeabi_ddiv>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7fe fdd2 	bl	8000b44 <__aeabi_d2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4a1e      	ldr	r2, [pc, #120]	; (800201c <select_test_scenario+0x5ac>)
 8001fa4:	6013      	str	r3, [r2, #0]
            HARMONIC_13 = thd_s3_13h / 100.0;
 8001fa6:	4b29      	ldr	r3, [pc, #164]	; (800204c <select_test_scenario+0x5dc>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fa7e 	bl	80004ac <__aeabi_i2d>
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <select_test_scenario+0x588>)
 8001fb6:	f7fe fc0d 	bl	80007d4 <__aeabi_ddiv>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	4610      	mov	r0, r2
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f7fe fdbf 	bl	8000b44 <__aeabi_d2f>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	4a16      	ldr	r2, [pc, #88]	; (8002024 <select_test_scenario+0x5b4>)
 8001fca:	6013      	str	r3, [r2, #0]
            calculate_three_phase_sine_wave_samples(sine_wave_A_scenario[5], sine_wave_B_scenario[5], sine_wave_C_scenario[5]);
 8001fcc:	4a20      	ldr	r2, [pc, #128]	; (8002050 <select_test_scenario+0x5e0>)
 8001fce:	4921      	ldr	r1, [pc, #132]	; (8002054 <select_test_scenario+0x5e4>)
 8001fd0:	4821      	ldr	r0, [pc, #132]	; (8002058 <select_test_scenario+0x5e8>)
 8001fd2:	f7fe ff89 	bl	8000ee8 <calculate_three_phase_sine_wave_samples>
            break;
 8001fd6:	bf00      	nop
    }
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	667f3bcd 	.word	0x667f3bcd
 8001fe4:	3ff6a09e 	.word	0x3ff6a09e
 8001fe8:	200089e0 	.word	0x200089e0
 8001fec:	461c4000 	.word	0x461c4000
 8001ff0:	200002a8 	.word	0x200002a8
 8001ff4:	20008a00 	.word	0x20008a00
 8001ff8:	40590000 	.word	0x40590000
 8001ffc:	200002ac 	.word	0x200002ac
 8002000:	20008a04 	.word	0x20008a04
 8002004:	200002b0 	.word	0x200002b0
 8002008:	20008a08 	.word	0x20008a08
 800200c:	200002b4 	.word	0x200002b4
 8002010:	20008a0c 	.word	0x20008a0c
 8002014:	200002b8 	.word	0x200002b8
 8002018:	20008a10 	.word	0x20008a10
 800201c:	200002bc 	.word	0x200002bc
 8002020:	20008a14 	.word	0x20008a14
 8002024:	200002c0 	.word	0x200002c0
 8002028:	20007ac4 	.word	0x20007ac4
 800202c:	20004dc4 	.word	0x20004dc4
 8002030:	200020c4 	.word	0x200020c4
 8002034:	200089e4 	.word	0x200089e4
 8002038:	20008a18 	.word	0x20008a18
 800203c:	20008a1c 	.word	0x20008a1c
 8002040:	20008a20 	.word	0x20008a20
 8002044:	20008a24 	.word	0x20008a24
 8002048:	20008a28 	.word	0x20008a28
 800204c:	20008a2c 	.word	0x20008a2c
 8002050:	20008244 	.word	0x20008244
 8002054:	20005544 	.word	0x20005544
 8002058:	20002844 	.word	0x20002844

0800205c <DAC8564_Write>:
//        double sample_C = AMPLITUDE * sin(2 * PI * FREQUENCY * t + PHASE_SHIFT_240_DEG)*sqrt(2.0);
//        sine_wave_C[i] = (uint16_t)((65536 / (2 * VREF)) * (sample_C + VREF));
//    }
//}

void DAC8564_Write(uint16_t channel, uint16_t value) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	460a      	mov	r2, r1
 8002066:	80fb      	strh	r3, [r7, #6]
 8002068:	4613      	mov	r3, r2
 800206a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = DAC8564_SEQUENTIANALY_WRITE_UPDATE | (channel << 1);  // Set command and channel
 800206c:	88fb      	ldrh	r3, [r7, #6]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	b25b      	sxtb	r3, r3
 8002072:	f043 0310 	orr.w	r3, r3, #16
 8002076:	b25b      	sxtb	r3, r3
 8002078:	b2db      	uxtb	r3, r3
 800207a:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF;  // MSB
 800207c:	88bb      	ldrh	r3, [r7, #4]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	b29b      	uxth	r3, r3
 8002082:	b2db      	uxtb	r3, r3
 8002084:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;  // LSB
 8002086:	88bb      	ldrh	r3, [r7, #4]
 8002088:	b2db      	uxtb	r3, r3
 800208a:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin, GPIO_PIN_RESET);  // CS Low
 800208c:	2200      	movs	r2, #0
 800208e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002092:	480a      	ldr	r0, [pc, #40]	; (80020bc <DAC8564_Write+0x60>)
 8002094:	f001 f92a 	bl	80032ec <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, data, 3, SPI_TIMEOUT);
 8002098:	f107 010c 	add.w	r1, r7, #12
 800209c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020a0:	2203      	movs	r2, #3
 80020a2:	4807      	ldr	r0, [pc, #28]	; (80020c0 <DAC8564_Write+0x64>)
 80020a4:	f004 f95f 	bl	8006366 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin, GPIO_PIN_SET);  // CS High
 80020a8:	2201      	movs	r2, #1
 80020aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ae:	4803      	ldr	r0, [pc, #12]	; (80020bc <DAC8564_Write+0x60>)
 80020b0:	f001 f91c 	bl	80032ec <HAL_GPIO_WritePin>
}
 80020b4:	bf00      	nop
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40020400 	.word	0x40020400
 80020c0:	20000174 	.word	0x20000174

080020c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d4:	f040 8088 	bne.w	80021e8 <HAL_TIM_PeriodElapsedCallback+0x124>
    	sample_counter++;
 80020d8:	4b45      	ldr	r3, [pc, #276]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	3301      	adds	r3, #1
 80020de:	4a44      	ldr	r2, [pc, #272]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80020e0:	6013      	str	r3, [r2, #0]
    	if (sample_counter== 48000) {
 80020e2:	4b43      	ldr	r3, [pc, #268]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d145      	bne.n	800217a <HAL_TIM_PeriodElapsedCallback+0xb6>
    	        seconds_elapsed++;
 80020ee:	4b41      	ldr	r3, [pc, #260]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	3301      	adds	r3, #1
 80020f4:	4a3f      	ldr	r2, [pc, #252]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80020f6:	6013      	str	r3, [r2, #0]
                sample_counter=0;
 80020f8:	4b3d      	ldr	r3, [pc, #244]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
    	        // Wissel scenario na 120 seconden
    	        if (seconds_elapsed >=5) {
 80020fe:	4b3d      	ldr	r3, [pc, #244]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b04      	cmp	r3, #4
 8002104:	d939      	bls.n	800217a <HAL_TIM_PeriodElapsedCallback+0xb6>
    	            seconds_elapsed = 0;
 8002106:	4b3b      	ldr	r3, [pc, #236]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]

//    	             Ga door naar het volgende scenario
    	            current_scenario++;
 800210c:	4b3a      	ldr	r3, [pc, #232]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	3301      	adds	r3, #1
 8002114:	b2da      	uxtb	r2, r3
 8002116:	4b38      	ldr	r3, [pc, #224]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002118:	701a      	strb	r2, [r3, #0]
    	            if (current_scenario > 6) {
 800211a:	4b37      	ldr	r3, [pc, #220]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b06      	cmp	r3, #6
 8002122:	d903      	bls.n	800212c <HAL_TIM_PeriodElapsedCallback+0x68>
    	                current_scenario = 6;
 8002124:	4b34      	ldr	r3, [pc, #208]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002126:	2206      	movs	r2, #6
 8002128:	701a      	strb	r2, [r3, #0]
 800212a:	e026      	b.n	800217a <HAL_TIM_PeriodElapsedCallback+0xb6>

    	            }else {

    					// Wissel de actieve buffers naar de nieuwe berekende golfvormen
    					current_sine_wave_A = sine_wave_A_scenario[current_scenario - 1];
 800212c:	4b32      	ldr	r3, [pc, #200]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	b2db      	uxtb	r3, r3
 8002132:	1e5a      	subs	r2, r3, #1
 8002134:	4613      	mov	r3, r2
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	1a9b      	subs	r3, r3, r2
 800213a:	01db      	lsls	r3, r3, #7
 800213c:	4a2f      	ldr	r2, [pc, #188]	; (80021fc <HAL_TIM_PeriodElapsedCallback+0x138>)
 800213e:	4413      	add	r3, r2
 8002140:	4a2f      	ldr	r2, [pc, #188]	; (8002200 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002142:	6013      	str	r3, [r2, #0]
    					current_sine_wave_B = sine_wave_B_scenario[current_scenario - 1];
 8002144:	4b2c      	ldr	r3, [pc, #176]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	1e5a      	subs	r2, r3, #1
 800214c:	4613      	mov	r3, r2
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	1a9b      	subs	r3, r3, r2
 8002152:	01db      	lsls	r3, r3, #7
 8002154:	4a2b      	ldr	r2, [pc, #172]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002156:	4413      	add	r3, r2
 8002158:	4a2b      	ldr	r2, [pc, #172]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800215a:	6013      	str	r3, [r2, #0]
    					current_sine_wave_C = sine_wave_C_scenario[current_scenario - 1];
 800215c:	4b26      	ldr	r3, [pc, #152]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	1e5a      	subs	r2, r3, #1
 8002164:	4613      	mov	r3, r2
 8002166:	011b      	lsls	r3, r3, #4
 8002168:	1a9b      	subs	r3, r3, r2
 800216a:	01db      	lsls	r3, r3, #7
 800216c:	4a27      	ldr	r2, [pc, #156]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x148>)
 800216e:	4413      	add	r3, r2
 8002170:	4a27      	ldr	r2, [pc, #156]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002172:	6013      	str	r3, [r2, #0]
    					sample_index =0;
 8002174:	4b27      	ldr	r3, [pc, #156]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002176:	2200      	movs	r2, #0
 8002178:	801a      	strh	r2, [r3, #0]
//           DAC8564_Write(2, sine_wave_C_S2[sample_index]);  // Phase C on DAC C
//
//           sample_index = (sample_index + 1) % NUM_SAMPLES;
//
//    		   }
        DAC8564_Write(0, current_sine_wave_A[sample_index]);  // Phase A on DAC A
 800217a:	4b21      	ldr	r3, [pc, #132]	; (8002200 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b25      	ldr	r3, [pc, #148]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	b29b      	uxth	r3, r3
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4413      	add	r3, r2
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	4619      	mov	r1, r3
 800218c:	2000      	movs	r0, #0
 800218e:	f7ff ff65 	bl	800205c <DAC8564_Write>
        DAC8564_Write(1, current_sine_wave_B[sample_index]);  // Phase B on DAC B
 8002192:	4b1d      	ldr	r3, [pc, #116]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	4b1f      	ldr	r3, [pc, #124]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002198:	881b      	ldrh	r3, [r3, #0]
 800219a:	b29b      	uxth	r3, r3
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	4413      	add	r3, r2
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	4619      	mov	r1, r3
 80021a4:	2001      	movs	r0, #1
 80021a6:	f7ff ff59 	bl	800205c <DAC8564_Write>
        DAC8564_Write(2, current_sine_wave_C[sample_index]);  // Phase C on DAC C
 80021aa:	4b19      	ldr	r3, [pc, #100]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	4b19      	ldr	r3, [pc, #100]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	4413      	add	r3, r2
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	4619      	mov	r1, r3
 80021bc:	2002      	movs	r0, #2
 80021be:	f7ff ff4d 	bl	800205c <DAC8564_Write>

        // Verhoog de sample index
        sample_index = (sample_index + 1) % NUM_SAMPLES;
 80021c2:	4b14      	ldr	r3, [pc, #80]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	4b13      	ldr	r3, [pc, #76]	; (8002218 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80021cc:	fb83 1302 	smull	r1, r3, r3, r2
 80021d0:	4413      	add	r3, r2
 80021d2:	1259      	asrs	r1, r3, #9
 80021d4:	17d3      	asrs	r3, r2, #31
 80021d6:	1ac9      	subs	r1, r1, r3
 80021d8:	460b      	mov	r3, r1
 80021da:	011b      	lsls	r3, r3, #4
 80021dc:	1a5b      	subs	r3, r3, r1
 80021de:	019b      	lsls	r3, r3, #6
 80021e0:	1ad1      	subs	r1, r2, r3
 80021e2:	b28a      	uxth	r2, r1
 80021e4:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80021e6:	801a      	strh	r2, [r3, #0]

        // Verhoog de sample index


    }
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	200002a4 	.word	0x200002a4
 80021f4:	200002a0 	.word	0x200002a0
 80021f8:	20000000 	.word	0x20000000
 80021fc:	200002c4 	.word	0x200002c4
 8002200:	200089c4 	.word	0x200089c4
 8002204:	20002fc4 	.word	0x20002fc4
 8002208:	200089c8 	.word	0x200089c8
 800220c:	20005cc4 	.word	0x20005cc4
 8002210:	200089cc 	.word	0x200089cc
 8002214:	2000029c 	.word	0x2000029c
 8002218:	88888889 	.word	0x88888889

0800221c <SET_refference>:

void SET_refference() {
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
    uint8_t data[3];
    data[0] = 0x01;
 8002222:	2301      	movs	r3, #1
 8002224:	713b      	strb	r3, [r7, #4]
    data[1] = 0x10;
 8002226:	2310      	movs	r3, #16
 8002228:	717b      	strb	r3, [r7, #5]
    data[2] = 0x00;
 800222a:	2300      	movs	r3, #0
 800222c:	71bb      	strb	r3, [r7, #6]

    HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin, GPIO_PIN_RESET);
 800222e:	2200      	movs	r2, #0
 8002230:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002234:	4809      	ldr	r0, [pc, #36]	; (800225c <SET_refference+0x40>)
 8002236:	f001 f859 	bl	80032ec <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, data, 3, SPI_TIMEOUT);
 800223a:	1d39      	adds	r1, r7, #4
 800223c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002240:	2203      	movs	r2, #3
 8002242:	4807      	ldr	r0, [pc, #28]	; (8002260 <SET_refference+0x44>)
 8002244:	f004 f88f 	bl	8006366 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin, GPIO_PIN_SET);
 8002248:	2201      	movs	r2, #1
 800224a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800224e:	4803      	ldr	r0, [pc, #12]	; (800225c <SET_refference+0x40>)
 8002250:	f001 f84c 	bl	80032ec <HAL_GPIO_WritePin>
}
 8002254:	bf00      	nop
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40020400 	.word	0x40020400
 8002260:	20000174 	.word	0x20000174

08002264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800226a:	f000 fd03 	bl	8002c74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800226e:	f000 f879 	bl	8002364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002272:	f000 f9e7 	bl	8002644 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002276:	f000 f991 	bl	800259c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800227a:	f000 f9b9 	bl	80025f0 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 800227e:	f008 fdb1 	bl	800ade4 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8002282:	f000 f93f 	bl	8002504 <MX_TIM2_Init>
  MX_I2S1_Init();
 8002286:	f000 f8d9 	bl	800243c <MX_I2S1_Init>
  MX_SPI2_Init();
 800228a:	f000 f905 	bl	8002498 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  stroom_s1 = 10000.0;
 800228e:	4b20      	ldr	r3, [pc, #128]	; (8002310 <main+0xac>)
 8002290:	4a20      	ldr	r2, [pc, #128]	; (8002314 <main+0xb0>)
 8002292:	601a      	str	r2, [r3, #0]
  stroom_s2 = 7500.0;
 8002294:	4b20      	ldr	r3, [pc, #128]	; (8002318 <main+0xb4>)
 8002296:	4a21      	ldr	r2, [pc, #132]	; (800231c <main+0xb8>)
 8002298:	601a      	str	r2, [r3, #0]
  stroom_s3 = 5000.0;
 800229a:	4b21      	ldr	r3, [pc, #132]	; (8002320 <main+0xbc>)
 800229c:	4a21      	ldr	r2, [pc, #132]	; (8002324 <main+0xc0>)
 800229e:	601a      	str	r2, [r3, #0]

 // Globale variabelen voor THD scenario's
 thd_s1_rms = 4000.0, thd_s2_rms =3000.0, thd_s3_rms =2000.0;
 80022a0:	4b21      	ldr	r3, [pc, #132]	; (8002328 <main+0xc4>)
 80022a2:	4a22      	ldr	r2, [pc, #136]	; (800232c <main+0xc8>)
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	4b22      	ldr	r3, [pc, #136]	; (8002330 <main+0xcc>)
 80022a8:	4a22      	ldr	r2, [pc, #136]	; (8002334 <main+0xd0>)
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	4b22      	ldr	r3, [pc, #136]	; (8002338 <main+0xd4>)
 80022ae:	4a23      	ldr	r2, [pc, #140]	; (800233c <main+0xd8>)
 80022b0:	601a      	str	r2, [r3, #0]

 for (int i = 1; i <= 6; i++) {
 80022b2:	2301      	movs	r3, #1
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	e005      	b.n	80022c4 <main+0x60>
     select_test_scenario(i);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f7ff fbd9 	bl	8001a70 <select_test_scenario>
 for (int i = 1; i <= 6; i++) {
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	3301      	adds	r3, #1
 80022c2:	607b      	str	r3, [r7, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b06      	cmp	r3, #6
 80022c8:	ddf6      	ble.n	80022b8 <main+0x54>
 }

 // Zet het eerste scenario klaar

 current_sine_wave_A = sine_wave_A_scenario[0];
 80022ca:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <main+0xdc>)
 80022cc:	4a1d      	ldr	r2, [pc, #116]	; (8002344 <main+0xe0>)
 80022ce:	601a      	str	r2, [r3, #0]
 current_sine_wave_B = sine_wave_B_scenario[0];
 80022d0:	4b1d      	ldr	r3, [pc, #116]	; (8002348 <main+0xe4>)
 80022d2:	4a1e      	ldr	r2, [pc, #120]	; (800234c <main+0xe8>)
 80022d4:	601a      	str	r2, [r3, #0]
 current_sine_wave_C = sine_wave_C_scenario[0];
 80022d6:	4b1e      	ldr	r3, [pc, #120]	; (8002350 <main+0xec>)
 80022d8:	4a1e      	ldr	r2, [pc, #120]	; (8002354 <main+0xf0>)
 80022da:	601a      	str	r2, [r3, #0]
 current_scenario = 1;
 80022dc:	4b1e      	ldr	r3, [pc, #120]	; (8002358 <main+0xf4>)
 80022de:	2201      	movs	r2, #1
 80022e0:	701a      	strb	r2, [r3, #0]




  HAL_Delay(150);
 80022e2:	2096      	movs	r0, #150	; 0x96
 80022e4:	f000 fd38 	bl	8002d58 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin, GPIO_PIN_SET);
 80022e8:	2201      	movs	r2, #1
 80022ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022ee:	481b      	ldr	r0, [pc, #108]	; (800235c <main+0xf8>)
 80022f0:	f000 fffc 	bl	80032ec <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80022f4:	200a      	movs	r0, #10
 80022f6:	f000 fd2f 	bl	8002d58 <HAL_Delay>
  SET_refference();
 80022fa:	f7ff ff8f 	bl	800221c <SET_refference>

  // Calculate samples for three-phase sine waves
//  calculate_three_phase_sine_wave_samples();

  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 80022fe:	4818      	ldr	r0, [pc, #96]	; (8002360 <main+0xfc>)
 8002300:	f004 fa88 	bl	8006814 <HAL_TIM_Base_Start_IT>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <main+0xaa>
      Error_Handler();
 800230a:	f000 fa75 	bl	80027f8 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800230e:	e7fe      	b.n	800230e <main+0xaa>
 8002310:	200089d0 	.word	0x200089d0
 8002314:	461c4000 	.word	0x461c4000
 8002318:	200089d4 	.word	0x200089d4
 800231c:	45ea6000 	.word	0x45ea6000
 8002320:	200089d8 	.word	0x200089d8
 8002324:	459c4000 	.word	0x459c4000
 8002328:	200089dc 	.word	0x200089dc
 800232c:	457a0000 	.word	0x457a0000
 8002330:	200089e0 	.word	0x200089e0
 8002334:	453b8000 	.word	0x453b8000
 8002338:	200089e4 	.word	0x200089e4
 800233c:	44fa0000 	.word	0x44fa0000
 8002340:	200089c4 	.word	0x200089c4
 8002344:	200002c4 	.word	0x200002c4
 8002348:	200089c8 	.word	0x200089c8
 800234c:	20002fc4 	.word	0x20002fc4
 8002350:	200089cc 	.word	0x200089cc
 8002354:	20005cc4 	.word	0x20005cc4
 8002358:	20000000 	.word	0x20000000
 800235c:	40020400 	.word	0x40020400
 8002360:	200001cc 	.word	0x200001cc

08002364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b094      	sub	sp, #80	; 0x50
 8002368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800236a:	f107 031c 	add.w	r3, r7, #28
 800236e:	2234      	movs	r2, #52	; 0x34
 8002370:	2100      	movs	r1, #0
 8002372:	4618      	mov	r0, r3
 8002374:	f009 fad2 	bl	800b91c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002378:	f107 0308 	add.w	r3, r7, #8
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002388:	2300      	movs	r3, #0
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	4b29      	ldr	r3, [pc, #164]	; (8002434 <SystemClock_Config+0xd0>)
 800238e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002390:	4a28      	ldr	r2, [pc, #160]	; (8002434 <SystemClock_Config+0xd0>)
 8002392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002396:	6413      	str	r3, [r2, #64]	; 0x40
 8002398:	4b26      	ldr	r3, [pc, #152]	; (8002434 <SystemClock_Config+0xd0>)
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a0:	607b      	str	r3, [r7, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023a4:	2300      	movs	r3, #0
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	4b23      	ldr	r3, [pc, #140]	; (8002438 <SystemClock_Config+0xd4>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a22      	ldr	r2, [pc, #136]	; (8002438 <SystemClock_Config+0xd4>)
 80023ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	4b20      	ldr	r3, [pc, #128]	; (8002438 <SystemClock_Config+0xd4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023bc:	603b      	str	r3, [r7, #0]
 80023be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023c0:	2301      	movs	r3, #1
 80023c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ca:	2302      	movs	r3, #2
 80023cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 6;
 80023d4:	2306      	movs	r3, #6
 80023d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023d8:	23a8      	movs	r3, #168	; 0xa8
 80023da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023dc:	2302      	movs	r3, #2
 80023de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80023e0:	2307      	movs	r3, #7
 80023e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80023e4:	2302      	movs	r3, #2
 80023e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023e8:	f107 031c 	add.w	r3, r7, #28
 80023ec:	4618      	mov	r0, r3
 80023ee:	f003 fc93 	bl	8005d18 <HAL_RCC_OscConfig>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80023f8:	f000 f9fe 	bl	80027f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023fc:	230f      	movs	r3, #15
 80023fe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8002400:	2303      	movs	r3, #3
 8002402:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002404:	2300      	movs	r3, #0
 8002406:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002408:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800240c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800240e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002412:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002414:	f107 0308 	add.w	r3, r7, #8
 8002418:	2105      	movs	r1, #5
 800241a:	4618      	mov	r0, r3
 800241c:	f002 fc46 	bl	8004cac <HAL_RCC_ClockConfig>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002426:	f000 f9e7 	bl	80027f8 <Error_Handler>
  }
}
 800242a:	bf00      	nop
 800242c:	3750      	adds	r7, #80	; 0x50
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40007000 	.word	0x40007000

0800243c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002440:	4b13      	ldr	r3, [pc, #76]	; (8002490 <MX_I2S1_Init+0x54>)
 8002442:	4a14      	ldr	r2, [pc, #80]	; (8002494 <MX_I2S1_Init+0x58>)
 8002444:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8002446:	4b12      	ldr	r3, [pc, #72]	; (8002490 <MX_I2S1_Init+0x54>)
 8002448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800244c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800244e:	4b10      	ldr	r3, [pc, #64]	; (8002490 <MX_I2S1_Init+0x54>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002454:	4b0e      	ldr	r3, [pc, #56]	; (8002490 <MX_I2S1_Init+0x54>)
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800245a:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <MX_I2S1_Init+0x54>)
 800245c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002460:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8002462:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <MX_I2S1_Init+0x54>)
 8002464:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002468:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <MX_I2S1_Init+0x54>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8002470:	4b07      	ldr	r3, [pc, #28]	; (8002490 <MX_I2S1_Init+0x54>)
 8002472:	2200      	movs	r2, #0
 8002474:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <MX_I2S1_Init+0x54>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800247c:	4804      	ldr	r0, [pc, #16]	; (8002490 <MX_I2S1_Init+0x54>)
 800247e:	f000 ff4f 	bl	8003320 <HAL_I2S_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_I2S1_Init+0x50>
  {
    Error_Handler();
 8002488:	f000 f9b6 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	2000012c 	.word	0x2000012c
 8002494:	40013000 	.word	0x40013000

08002498 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800249c:	4b17      	ldr	r3, [pc, #92]	; (80024fc <MX_SPI2_Init+0x64>)
 800249e:	4a18      	ldr	r2, [pc, #96]	; (8002500 <MX_SPI2_Init+0x68>)
 80024a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80024a2:	4b16      	ldr	r3, [pc, #88]	; (80024fc <MX_SPI2_Init+0x64>)
 80024a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80024a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80024aa:	4b14      	ldr	r3, [pc, #80]	; (80024fc <MX_SPI2_Init+0x64>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80024b0:	4b12      	ldr	r3, [pc, #72]	; (80024fc <MX_SPI2_Init+0x64>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024b6:	4b11      	ldr	r3, [pc, #68]	; (80024fc <MX_SPI2_Init+0x64>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024bc:	4b0f      	ldr	r3, [pc, #60]	; (80024fc <MX_SPI2_Init+0x64>)
 80024be:	2200      	movs	r2, #0
 80024c0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <MX_SPI2_Init+0x64>)
 80024c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024c8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024ca:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <MX_SPI2_Init+0x64>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024d0:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <MX_SPI2_Init+0x64>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80024d6:	4b09      	ldr	r3, [pc, #36]	; (80024fc <MX_SPI2_Init+0x64>)
 80024d8:	2200      	movs	r2, #0
 80024da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024dc:	4b07      	ldr	r3, [pc, #28]	; (80024fc <MX_SPI2_Init+0x64>)
 80024de:	2200      	movs	r2, #0
 80024e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80024e2:	4b06      	ldr	r3, [pc, #24]	; (80024fc <MX_SPI2_Init+0x64>)
 80024e4:	220a      	movs	r2, #10
 80024e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024e8:	4804      	ldr	r0, [pc, #16]	; (80024fc <MX_SPI2_Init+0x64>)
 80024ea:	f003 feb3 	bl	8006254 <HAL_SPI_Init>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80024f4:	f000 f980 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80024f8:	bf00      	nop
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000174 	.word	0x20000174
 8002500:	40003800 	.word	0x40003800

08002504 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	f107 0308 	add.w	r3, r7, #8
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002518:	463b      	mov	r3, r7
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002520:	4b1d      	ldr	r3, [pc, #116]	; (8002598 <MX_TIM2_Init+0x94>)
 8002522:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002526:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002528:	4b1b      	ldr	r3, [pc, #108]	; (8002598 <MX_TIM2_Init+0x94>)
 800252a:	2200      	movs	r2, #0
 800252c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252e:	4b1a      	ldr	r3, [pc, #104]	; (8002598 <MX_TIM2_Init+0x94>)
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1749;
 8002534:	4b18      	ldr	r3, [pc, #96]	; (8002598 <MX_TIM2_Init+0x94>)
 8002536:	f240 62d5 	movw	r2, #1749	; 0x6d5
 800253a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800253c:	4b16      	ldr	r3, [pc, #88]	; (8002598 <MX_TIM2_Init+0x94>)
 800253e:	2200      	movs	r2, #0
 8002540:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002542:	4b15      	ldr	r3, [pc, #84]	; (8002598 <MX_TIM2_Init+0x94>)
 8002544:	2200      	movs	r2, #0
 8002546:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002548:	4813      	ldr	r0, [pc, #76]	; (8002598 <MX_TIM2_Init+0x94>)
 800254a:	f004 f913 	bl	8006774 <HAL_TIM_Base_Init>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002554:	f000 f950 	bl	80027f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002558:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800255c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800255e:	f107 0308 	add.w	r3, r7, #8
 8002562:	4619      	mov	r1, r3
 8002564:	480c      	ldr	r0, [pc, #48]	; (8002598 <MX_TIM2_Init+0x94>)
 8002566:	f004 facd 	bl	8006b04 <HAL_TIM_ConfigClockSource>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002570:	f000 f942 	bl	80027f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002574:	2300      	movs	r3, #0
 8002576:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002578:	2300      	movs	r3, #0
 800257a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800257c:	463b      	mov	r3, r7
 800257e:	4619      	mov	r1, r3
 8002580:	4805      	ldr	r0, [pc, #20]	; (8002598 <MX_TIM2_Init+0x94>)
 8002582:	f004 fce9 	bl	8006f58 <HAL_TIMEx_MasterConfigSynchronization>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800258c:	f000 f934 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002590:	bf00      	nop
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	200001cc 	.word	0x200001cc

0800259c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025a0:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025a2:	4a12      	ldr	r2, [pc, #72]	; (80025ec <MX_USART1_UART_Init+0x50>)
 80025a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025a6:	4b10      	ldr	r3, [pc, #64]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025b4:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025ba:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025c0:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025c2:	220c      	movs	r2, #12
 80025c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c6:	4b08      	ldr	r3, [pc, #32]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025d2:	4805      	ldr	r0, [pc, #20]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025d4:	f004 fd50 	bl	8007078 <HAL_UART_Init>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80025de:	f000 f90b 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000214 	.word	0x20000214
 80025ec:	40011000 	.word	0x40011000

080025f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025f4:	4b11      	ldr	r3, [pc, #68]	; (800263c <MX_USART3_UART_Init+0x4c>)
 80025f6:	4a12      	ldr	r2, [pc, #72]	; (8002640 <MX_USART3_UART_Init+0x50>)
 80025f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <MX_USART3_UART_Init+0x4c>)
 80025fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002600:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002602:	4b0e      	ldr	r3, [pc, #56]	; (800263c <MX_USART3_UART_Init+0x4c>)
 8002604:	2200      	movs	r2, #0
 8002606:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002608:	4b0c      	ldr	r3, [pc, #48]	; (800263c <MX_USART3_UART_Init+0x4c>)
 800260a:	2200      	movs	r2, #0
 800260c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800260e:	4b0b      	ldr	r3, [pc, #44]	; (800263c <MX_USART3_UART_Init+0x4c>)
 8002610:	2200      	movs	r2, #0
 8002612:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002614:	4b09      	ldr	r3, [pc, #36]	; (800263c <MX_USART3_UART_Init+0x4c>)
 8002616:	220c      	movs	r2, #12
 8002618:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800261a:	4b08      	ldr	r3, [pc, #32]	; (800263c <MX_USART3_UART_Init+0x4c>)
 800261c:	2200      	movs	r2, #0
 800261e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <MX_USART3_UART_Init+0x4c>)
 8002622:	2200      	movs	r2, #0
 8002624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002626:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_USART3_UART_Init+0x4c>)
 8002628:	f004 fd26 	bl	8007078 <HAL_UART_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002632:	f000 f8e1 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000258 	.word	0x20000258
 8002640:	40004800 	.word	0x40004800

08002644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08c      	sub	sp, #48	; 0x30
 8002648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	61bb      	str	r3, [r7, #24]
 800265e:	4b60      	ldr	r3, [pc, #384]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	4a5f      	ldr	r2, [pc, #380]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002664:	f043 0304 	orr.w	r3, r3, #4
 8002668:	6313      	str	r3, [r2, #48]	; 0x30
 800266a:	4b5d      	ldr	r3, [pc, #372]	; (80027e0 <MX_GPIO_Init+0x19c>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	f003 0304 	and.w	r3, r3, #4
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
 800267a:	4b59      	ldr	r3, [pc, #356]	; (80027e0 <MX_GPIO_Init+0x19c>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	4a58      	ldr	r2, [pc, #352]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002680:	f043 0320 	orr.w	r3, r3, #32
 8002684:	6313      	str	r3, [r2, #48]	; 0x30
 8002686:	4b56      	ldr	r3, [pc, #344]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f003 0320 	and.w	r3, r3, #32
 800268e:	617b      	str	r3, [r7, #20]
 8002690:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	4b52      	ldr	r3, [pc, #328]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a51      	ldr	r2, [pc, #324]	; (80027e0 <MX_GPIO_Init+0x19c>)
 800269c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b4f      	ldr	r3, [pc, #316]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	4b4b      	ldr	r3, [pc, #300]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	4a4a      	ldr	r2, [pc, #296]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026b8:	f043 0301 	orr.w	r3, r3, #1
 80026bc:	6313      	str	r3, [r2, #48]	; 0x30
 80026be:	4b48      	ldr	r3, [pc, #288]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	4b44      	ldr	r3, [pc, #272]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	4a43      	ldr	r2, [pc, #268]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026d4:	f043 0302 	orr.w	r3, r3, #2
 80026d8:	6313      	str	r3, [r2, #48]	; 0x30
 80026da:	4b41      	ldr	r3, [pc, #260]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	60bb      	str	r3, [r7, #8]
 80026e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
 80026ea:	4b3d      	ldr	r3, [pc, #244]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	4a3c      	ldr	r2, [pc, #240]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026f0:	f043 0308 	orr.w	r3, r3, #8
 80026f4:	6313      	str	r3, [r2, #48]	; 0x30
 80026f6:	4b3a      	ldr	r3, [pc, #232]	; (80027e0 <MX_GPIO_Init+0x19c>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	f003 0308 	and.w	r3, r3, #8
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	603b      	str	r3, [r7, #0]
 8002706:	4b36      	ldr	r3, [pc, #216]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	4a35      	ldr	r2, [pc, #212]	; (80027e0 <MX_GPIO_Init+0x19c>)
 800270c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002710:	6313      	str	r3, [r2, #48]	; 0x30
 8002712:	4b33      	ldr	r3, [pc, #204]	; (80027e0 <MX_GPIO_Init+0x19c>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271a:	603b      	str	r3, [r7, #0]
 800271c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Blauwe_LED_Pin|Groene_LED_Pin|Rode_LED_Pin, GPIO_PIN_RESET);
 800271e:	2200      	movs	r2, #0
 8002720:	210e      	movs	r1, #14
 8002722:	4830      	ldr	r0, [pc, #192]	; (80027e4 <MX_GPIO_Init+0x1a0>)
 8002724:	f000 fde2 	bl	80032ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin|RE_tranceiver_Pin|DE_tranceiver_Pin, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	f241 0130 	movw	r1, #4144	; 0x1030
 800272e:	482e      	ldr	r0, [pc, #184]	; (80027e8 <MX_GPIO_Init+0x1a4>)
 8002730:	f000 fddc 	bl	80032ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, GPIO_PIN_RESET);
 8002734:	2200      	movs	r2, #0
 8002736:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800273a:	482c      	ldr	r0, [pc, #176]	; (80027ec <MX_GPIO_Init+0x1a8>)
 800273c:	f000 fdd6 	bl	80032ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, RODE_LED_Pin|GROENE_LED_Pin|BLAUWE_LED_Pin, GPIO_PIN_RESET);
 8002740:	2200      	movs	r2, #0
 8002742:	211c      	movs	r1, #28
 8002744:	482a      	ldr	r0, [pc, #168]	; (80027f0 <MX_GPIO_Init+0x1ac>)
 8002746:	f000 fdd1 	bl	80032ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Start_knop_Pin Pauzeer_knop_Pin Stop_knop_Pin */
  GPIO_InitStruct.Pin = Start_knop_Pin|Pauzeer_knop_Pin|Stop_knop_Pin;
 800274a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800274e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002750:	2300      	movs	r3, #0
 8002752:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002754:	2301      	movs	r3, #1
 8002756:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002758:	f107 031c 	add.w	r3, r7, #28
 800275c:	4619      	mov	r1, r3
 800275e:	4825      	ldr	r0, [pc, #148]	; (80027f4 <MX_GPIO_Init+0x1b0>)
 8002760:	f000 fc30 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Blauwe_LED_Pin Groene_LED_Pin Rode_LED_Pin */
  GPIO_InitStruct.Pin = Blauwe_LED_Pin|Groene_LED_Pin|Rode_LED_Pin;
 8002764:	230e      	movs	r3, #14
 8002766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002768:	2301      	movs	r3, #1
 800276a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002770:	2300      	movs	r3, #0
 8002772:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002774:	f107 031c 	add.w	r3, r7, #28
 8002778:	4619      	mov	r1, r3
 800277a:	481a      	ldr	r0, [pc, #104]	; (80027e4 <MX_GPIO_Init+0x1a0>)
 800277c:	f000 fc22 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_SYNC_Pin RE_tranceiver_Pin DE_tranceiver_Pin */
  GPIO_InitStruct.Pin = SPI_SYNC_Pin|RE_tranceiver_Pin|DE_tranceiver_Pin;
 8002780:	f241 0330 	movw	r3, #4144	; 0x1030
 8002784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002786:	2301      	movs	r3, #1
 8002788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	2300      	movs	r3, #0
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278e:	2300      	movs	r3, #0
 8002790:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002792:	f107 031c 	add.w	r3, r7, #28
 8002796:	4619      	mov	r1, r3
 8002798:	4813      	ldr	r0, [pc, #76]	; (80027e8 <MX_GPIO_Init+0x1a4>)
 800279a:	f000 fc13 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LDAC_Pin */
  GPIO_InitStruct.Pin = LDAC_Pin;
 800279e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a4:	2301      	movs	r3, #1
 80027a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ac:	2300      	movs	r3, #0
 80027ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LDAC_GPIO_Port, &GPIO_InitStruct);
 80027b0:	f107 031c 	add.w	r3, r7, #28
 80027b4:	4619      	mov	r1, r3
 80027b6:	480d      	ldr	r0, [pc, #52]	; (80027ec <MX_GPIO_Init+0x1a8>)
 80027b8:	f000 fc04 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RODE_LED_Pin GROENE_LED_Pin BLAUWE_LED_Pin */
  GPIO_InitStruct.Pin = RODE_LED_Pin|GROENE_LED_Pin|BLAUWE_LED_Pin;
 80027bc:	231c      	movs	r3, #28
 80027be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c0:	2301      	movs	r3, #1
 80027c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c4:	2300      	movs	r3, #0
 80027c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c8:	2300      	movs	r3, #0
 80027ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027cc:	f107 031c 	add.w	r3, r7, #28
 80027d0:	4619      	mov	r1, r3
 80027d2:	4807      	ldr	r0, [pc, #28]	; (80027f0 <MX_GPIO_Init+0x1ac>)
 80027d4:	f000 fbf6 	bl	8002fc4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027d8:	bf00      	nop
 80027da:	3730      	adds	r7, #48	; 0x30
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40021400 	.word	0x40021400
 80027e8:	40020400 	.word	0x40020400
 80027ec:	40020c00 	.word	0x40020c00
 80027f0:	40021800 	.word	0x40021800
 80027f4:	40020800 	.word	0x40020800

080027f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027fc:	b672      	cpsid	i
}
 80027fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002800:	e7fe      	b.n	8002800 <Error_Handler+0x8>
	...

08002804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	4b10      	ldr	r3, [pc, #64]	; (8002850 <HAL_MspInit+0x4c>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a0f      	ldr	r2, [pc, #60]	; (8002850 <HAL_MspInit+0x4c>)
 8002814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <HAL_MspInit+0x4c>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	4b09      	ldr	r3, [pc, #36]	; (8002850 <HAL_MspInit+0x4c>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	4a08      	ldr	r2, [pc, #32]	; (8002850 <HAL_MspInit+0x4c>)
 8002830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002834:	6413      	str	r3, [r2, #64]	; 0x40
 8002836:	4b06      	ldr	r3, [pc, #24]	; (8002850 <HAL_MspInit+0x4c>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40023800 	.word	0x40023800

08002854 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b0a2      	sub	sp, #136	; 0x88
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800286c:	f107 0318 	add.w	r3, r7, #24
 8002870:	225c      	movs	r2, #92	; 0x5c
 8002872:	2100      	movs	r1, #0
 8002874:	4618      	mov	r0, r3
 8002876:	f009 f851 	bl	800b91c <memset>
  if(hi2s->Instance==SPI1)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a37      	ldr	r2, [pc, #220]	; (800295c <HAL_I2S_MspInit+0x108>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d167      	bne.n	8002954 <HAL_I2S_MspInit+0x100>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB2;
 8002884:	2302      	movs	r3, #2
 8002886:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8002888:	2332      	movs	r3, #50	; 0x32
 800288a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 800288c:	2302      	movs	r3, #2
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 6;
 8002890:	2306      	movs	r3, #6
 8002892:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002894:	2302      	movs	r3, #2
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002898:	2302      	movs	r3, #2
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800289c:	2301      	movs	r3, #1
 800289e:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.I2sApb2ClockSelection = RCC_I2SAPB2CLKSOURCE_PLLI2S;
 80028a0:	2300      	movs	r3, #0
 80028a2:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028a4:	f107 0318 	add.w	r3, r7, #24
 80028a8:	4618      	mov	r0, r3
 80028aa:	f002 fb19 	bl	8004ee0 <HAL_RCCEx_PeriphCLKConfig>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <HAL_I2S_MspInit+0x64>
    {
      Error_Handler();
 80028b4:	f7ff ffa0 	bl	80027f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	4b28      	ldr	r3, [pc, #160]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c0:	4a27      	ldr	r2, [pc, #156]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028c6:	6453      	str	r3, [r2, #68]	; 0x44
 80028c8:	4b25      	ldr	r3, [pc, #148]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d4:	2300      	movs	r3, #0
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	4b21      	ldr	r3, [pc, #132]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028dc:	4a20      	ldr	r2, [pc, #128]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6313      	str	r3, [r2, #48]	; 0x30
 80028e4:	4b1e      	ldr	r3, [pc, #120]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f8:	4a19      	ldr	r2, [pc, #100]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 80028fa:	f043 0304 	orr.w	r3, r3, #4
 80028fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002900:	4b17      	ldr	r3, [pc, #92]	; (8002960 <HAL_I2S_MspInit+0x10c>)
 8002902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    PC4     ------> I2S1_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 800290c:	23b0      	movs	r3, #176	; 0xb0
 800290e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002910:	2302      	movs	r3, #2
 8002912:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002918:	2300      	movs	r3, #0
 800291a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800291e:	2305      	movs	r3, #5
 8002920:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002924:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002928:	4619      	mov	r1, r3
 800292a:	480e      	ldr	r0, [pc, #56]	; (8002964 <HAL_I2S_MspInit+0x110>)
 800292c:	f000 fb4a 	bl	8002fc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002930:	2310      	movs	r3, #16
 8002932:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002934:	2302      	movs	r3, #2
 8002936:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293c:	2300      	movs	r3, #0
 800293e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002942:	2305      	movs	r3, #5
 8002944:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002948:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800294c:	4619      	mov	r1, r3
 800294e:	4806      	ldr	r0, [pc, #24]	; (8002968 <HAL_I2S_MspInit+0x114>)
 8002950:	f000 fb38 	bl	8002fc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002954:	bf00      	nop
 8002956:	3788      	adds	r7, #136	; 0x88
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40013000 	.word	0x40013000
 8002960:	40023800 	.word	0x40023800
 8002964:	40020000 	.word	0x40020000
 8002968:	40020800 	.word	0x40020800

0800296c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08a      	sub	sp, #40	; 0x28
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002974:	f107 0314 	add.w	r3, r7, #20
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a28      	ldr	r2, [pc, #160]	; (8002a2c <HAL_SPI_MspInit+0xc0>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d14a      	bne.n	8002a24 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	613b      	str	r3, [r7, #16]
 8002992:	4b27      	ldr	r3, [pc, #156]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	4a26      	ldr	r2, [pc, #152]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 8002998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800299c:	6413      	str	r3, [r2, #64]	; 0x40
 800299e:	4b24      	ldr	r3, [pc, #144]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b2:	4a1f      	ldr	r2, [pc, #124]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029b4:	f043 0304 	orr.w	r3, r3, #4
 80029b8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ba:	4b1d      	ldr	r3, [pc, #116]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	f003 0304 	and.w	r3, r3, #4
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	60bb      	str	r3, [r7, #8]
 80029ca:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	4a18      	ldr	r2, [pc, #96]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029d0:	f043 0302 	orr.w	r3, r3, #2
 80029d4:	6313      	str	r3, [r2, #48]	; 0x30
 80029d6:	4b16      	ldr	r3, [pc, #88]	; (8002a30 <HAL_SPI_MspInit+0xc4>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	60bb      	str	r3, [r7, #8]
 80029e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029e2:	2304      	movs	r3, #4
 80029e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e6:	2302      	movs	r3, #2
 80029e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ee:	2303      	movs	r3, #3
 80029f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029f2:	2305      	movs	r3, #5
 80029f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029f6:	f107 0314 	add.w	r3, r7, #20
 80029fa:	4619      	mov	r1, r3
 80029fc:	480d      	ldr	r0, [pc, #52]	; (8002a34 <HAL_SPI_MspInit+0xc8>)
 80029fe:	f000 fae1 	bl	8002fc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002a02:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a08:	2302      	movs	r3, #2
 8002a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a10:	2303      	movs	r3, #3
 8002a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a14:	2305      	movs	r3, #5
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4806      	ldr	r0, [pc, #24]	; (8002a38 <HAL_SPI_MspInit+0xcc>)
 8002a20:	f000 fad0 	bl	8002fc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a24:	bf00      	nop
 8002a26:	3728      	adds	r7, #40	; 0x28
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40003800 	.word	0x40003800
 8002a30:	40023800 	.word	0x40023800
 8002a34:	40020800 	.word	0x40020800
 8002a38:	40020400 	.word	0x40020400

08002a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a4c:	d115      	bne.n	8002a7a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <HAL_TIM_Base_MspInit+0x48>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	4a0b      	ldr	r2, [pc, #44]	; (8002a84 <HAL_TIM_Base_MspInit+0x48>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5e:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <HAL_TIM_Base_MspInit+0x48>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	201c      	movs	r0, #28
 8002a70:	f000 fa71 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a74:	201c      	movs	r0, #28
 8002a76:	f000 fa8a 	bl	8002f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a7a:	bf00      	nop
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800

08002a88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08c      	sub	sp, #48	; 0x30
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a90:	f107 031c 	add.w	r3, r7, #28
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a32      	ldr	r2, [pc, #200]	; (8002b70 <HAL_UART_MspInit+0xe8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d12c      	bne.n	8002b04 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
 8002aae:	4b31      	ldr	r3, [pc, #196]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab2:	4a30      	ldr	r2, [pc, #192]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002ab4:	f043 0310 	orr.w	r3, r3, #16
 8002ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aba:	4b2e      	ldr	r3, [pc, #184]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002abe:	f003 0310 	and.w	r3, r3, #16
 8002ac2:	61bb      	str	r3, [r7, #24]
 8002ac4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	617b      	str	r3, [r7, #20]
 8002aca:	4b2a      	ldr	r3, [pc, #168]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a29      	ldr	r2, [pc, #164]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002ad0:	f043 0302 	orr.w	r3, r3, #2
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b27      	ldr	r3, [pc, #156]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ae2:	23c0      	movs	r3, #192	; 0xc0
 8002ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aee:	2303      	movs	r3, #3
 8002af0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002af2:	2307      	movs	r3, #7
 8002af4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af6:	f107 031c 	add.w	r3, r7, #28
 8002afa:	4619      	mov	r1, r3
 8002afc:	481e      	ldr	r0, [pc, #120]	; (8002b78 <HAL_UART_MspInit+0xf0>)
 8002afe:	f000 fa61 	bl	8002fc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b02:	e031      	b.n	8002b68 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a1c      	ldr	r2, [pc, #112]	; (8002b7c <HAL_UART_MspInit+0xf4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d12c      	bne.n	8002b68 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	4b18      	ldr	r3, [pc, #96]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	4a17      	ldr	r2, [pc, #92]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002b18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b1e:	4b15      	ldr	r3, [pc, #84]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	4b11      	ldr	r3, [pc, #68]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	4a10      	ldr	r2, [pc, #64]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002b34:	f043 0302 	orr.w	r3, r3, #2
 8002b38:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	; (8002b74 <HAL_UART_MspInit+0xec>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCOM_TX_STLINK_Pin|VCOM_RX_ST_LINK_Pin;
 8002b46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b54:	2303      	movs	r3, #3
 8002b56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b58:	2307      	movs	r3, #7
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b5c:	f107 031c 	add.w	r3, r7, #28
 8002b60:	4619      	mov	r1, r3
 8002b62:	4805      	ldr	r0, [pc, #20]	; (8002b78 <HAL_UART_MspInit+0xf0>)
 8002b64:	f000 fa2e 	bl	8002fc4 <HAL_GPIO_Init>
}
 8002b68:	bf00      	nop
 8002b6a:	3730      	adds	r7, #48	; 0x30
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40011000 	.word	0x40011000
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40020400 	.word	0x40020400
 8002b7c:	40004800 	.word	0x40004800

08002b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b84:	e7fe      	b.n	8002b84 <NMI_Handler+0x4>

08002b86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b8a:	e7fe      	b.n	8002b8a <HardFault_Handler+0x4>

08002b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <MemManage_Handler+0x4>

08002b92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b96:	e7fe      	b.n	8002b96 <BusFault_Handler+0x4>

08002b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b9c:	e7fe      	b.n	8002b9c <UsageFault_Handler+0x4>

08002b9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ba2:	bf00      	nop
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bcc:	f000 f8a4 	bl	8002d18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bd0:	bf00      	nop
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <TIM2_IRQHandler+0x10>)
 8002bda:	f003 fe8b 	bl	80068f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	200001cc 	.word	0x200001cc

08002be8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002bec:	4802      	ldr	r0, [pc, #8]	; (8002bf8 <OTG_FS_IRQHandler+0x10>)
 8002bee:	f000 feeb 	bl	80039c8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20009f14 	.word	0x20009f14

08002bfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c00:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <SystemInit+0x20>)
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c06:	4a05      	ldr	r2, [pc, #20]	; (8002c1c <SystemInit+0x20>)
 8002c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c10:	bf00      	nop
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	e000ed00 	.word	0xe000ed00

08002c20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c24:	480d      	ldr	r0, [pc, #52]	; (8002c5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c26:	490e      	ldr	r1, [pc, #56]	; (8002c60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c28:	4a0e      	ldr	r2, [pc, #56]	; (8002c64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c2c:	e002      	b.n	8002c34 <LoopCopyDataInit>

08002c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c32:	3304      	adds	r3, #4

08002c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c38:	d3f9      	bcc.n	8002c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c3a:	4a0b      	ldr	r2, [pc, #44]	; (8002c68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c3c:	4c0b      	ldr	r4, [pc, #44]	; (8002c6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c40:	e001      	b.n	8002c46 <LoopFillZerobss>

08002c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c44:	3204      	adds	r2, #4

08002c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c48:	d3fb      	bcc.n	8002c42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c4a:	f7ff ffd7 	bl	8002bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c4e:	f008 fe41 	bl	800b8d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c52:	f7ff fb07 	bl	8002264 <main>
  bx  lr    
 8002c56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c60:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8002c64:	0800cc20 	.word	0x0800cc20
  ldr r2, =_sbss
 8002c68:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8002c6c:	2000a640 	.word	0x2000a640

08002c70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c70:	e7fe      	b.n	8002c70 <ADC_IRQHandler>
	...

08002c74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c78:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <HAL_Init+0x40>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a0d      	ldr	r2, [pc, #52]	; (8002cb4 <HAL_Init+0x40>)
 8002c7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c84:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <HAL_Init+0x40>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a0a      	ldr	r2, [pc, #40]	; (8002cb4 <HAL_Init+0x40>)
 8002c8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c90:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <HAL_Init+0x40>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a07      	ldr	r2, [pc, #28]	; (8002cb4 <HAL_Init+0x40>)
 8002c96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c9c:	2003      	movs	r0, #3
 8002c9e:	f000 f94f 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ca2:	200f      	movs	r0, #15
 8002ca4:	f000 f808 	bl	8002cb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ca8:	f7ff fdac 	bl	8002804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023c00 	.word	0x40023c00

08002cb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc0:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <HAL_InitTick+0x54>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_InitTick+0x58>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 f967 	bl	8002faa <HAL_SYSTICK_Config>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00e      	b.n	8002d04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b0f      	cmp	r3, #15
 8002cea:	d80a      	bhi.n	8002d02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cec:	2200      	movs	r2, #0
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	f000 f92f 	bl	8002f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf8:	4a06      	ldr	r2, [pc, #24]	; (8002d14 <HAL_InitTick+0x5c>)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	e000      	b.n	8002d04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000004 	.word	0x20000004
 8002d10:	2000000c 	.word	0x2000000c
 8002d14:	20000008 	.word	0x20000008

08002d18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d1c:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_IncTick+0x20>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_IncTick+0x24>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4413      	add	r3, r2
 8002d28:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <HAL_IncTick+0x24>)
 8002d2a:	6013      	str	r3, [r2, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	2000000c 	.word	0x2000000c
 8002d3c:	20008a30 	.word	0x20008a30

08002d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return uwTick;
 8002d44:	4b03      	ldr	r3, [pc, #12]	; (8002d54 <HAL_GetTick+0x14>)
 8002d46:	681b      	ldr	r3, [r3, #0]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	20008a30 	.word	0x20008a30

08002d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d60:	f7ff ffee 	bl	8002d40 <HAL_GetTick>
 8002d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d70:	d005      	beq.n	8002d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <HAL_Delay+0x44>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d7e:	bf00      	nop
 8002d80:	f7ff ffde 	bl	8002d40 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d8f7      	bhi.n	8002d80 <HAL_Delay+0x28>
  {
  }
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	2000000c 	.word	0x2000000c

08002da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dd2:	4a04      	ldr	r2, [pc, #16]	; (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	60d3      	str	r3, [r2, #12]
}
 8002dd8:	bf00      	nop
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dec:	4b04      	ldr	r3, [pc, #16]	; (8002e00 <__NVIC_GetPriorityGrouping+0x18>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	f003 0307 	and.w	r3, r3, #7
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	db0b      	blt.n	8002e2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	f003 021f 	and.w	r2, r3, #31
 8002e1c:	4907      	ldr	r1, [pc, #28]	; (8002e3c <__NVIC_EnableIRQ+0x38>)
 8002e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e22:	095b      	lsrs	r3, r3, #5
 8002e24:	2001      	movs	r0, #1
 8002e26:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	e000e100 	.word	0xe000e100

08002e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	db0a      	blt.n	8002e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	490c      	ldr	r1, [pc, #48]	; (8002e8c <__NVIC_SetPriority+0x4c>)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	440b      	add	r3, r1
 8002e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e68:	e00a      	b.n	8002e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4908      	ldr	r1, [pc, #32]	; (8002e90 <__NVIC_SetPriority+0x50>)
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	3b04      	subs	r3, #4
 8002e78:	0112      	lsls	r2, r2, #4
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	761a      	strb	r2, [r3, #24]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000e100 	.word	0xe000e100
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	; 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f1c3 0307 	rsb	r3, r3, #7
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf28      	it	cs
 8002eb2:	2304      	movcs	r3, #4
 8002eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d902      	bls.n	8002ec4 <NVIC_EncodePriority+0x30>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3b03      	subs	r3, #3
 8002ec2:	e000      	b.n	8002ec6 <NVIC_EncodePriority+0x32>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43d9      	mvns	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eec:	4313      	orrs	r3, r2
         );
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	; 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f0c:	d301      	bcc.n	8002f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00f      	b.n	8002f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f12:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <SysTick_Config+0x40>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f20:	f7ff ff8e 	bl	8002e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <SysTick_Config+0x40>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <SysTick_Config+0x40>)
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff29 	bl	8002da0 <__NVIC_SetPriorityGrouping>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f68:	f7ff ff3e 	bl	8002de8 <__NVIC_GetPriorityGrouping>
 8002f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	6978      	ldr	r0, [r7, #20]
 8002f74:	f7ff ff8e 	bl	8002e94 <NVIC_EncodePriority>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff5d 	bl	8002e40 <__NVIC_SetPriority>
}
 8002f86:	bf00      	nop
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	4603      	mov	r3, r0
 8002f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff ff31 	bl	8002e04 <__NVIC_EnableIRQ>
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff ffa2 	bl	8002efc <SysTick_Config>
 8002fb8:	4603      	mov	r3, r0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b089      	sub	sp, #36	; 0x24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61fb      	str	r3, [r7, #28]
 8002fde:	e165      	b.n	80032ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	f040 8154 	bne.w	80032a6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	2b01      	cmp	r3, #1
 8003008:	d005      	beq.n	8003016 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003012:	2b02      	cmp	r3, #2
 8003014:	d130      	bne.n	8003078 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	2203      	movs	r2, #3
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	68da      	ldr	r2, [r3, #12]
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800304c:	2201      	movs	r2, #1
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	43db      	mvns	r3, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4013      	ands	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	091b      	lsrs	r3, r3, #4
 8003062:	f003 0201 	and.w	r2, r3, #1
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	4313      	orrs	r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	2b03      	cmp	r3, #3
 8003082:	d017      	beq.n	80030b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	2203      	movs	r2, #3
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f003 0303 	and.w	r3, r3, #3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d123      	bne.n	8003108 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	08da      	lsrs	r2, r3, #3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3208      	adds	r2, #8
 80030c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	220f      	movs	r2, #15
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	43db      	mvns	r3, r3
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	4013      	ands	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	08da      	lsrs	r2, r3, #3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	3208      	adds	r2, #8
 8003102:	69b9      	ldr	r1, [r7, #24]
 8003104:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	2203      	movs	r2, #3
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	43db      	mvns	r3, r3
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	4013      	ands	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f003 0203 	and.w	r2, r3, #3
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	4313      	orrs	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80ae 	beq.w	80032a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	4b5d      	ldr	r3, [pc, #372]	; (80032c4 <HAL_GPIO_Init+0x300>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003152:	4a5c      	ldr	r2, [pc, #368]	; (80032c4 <HAL_GPIO_Init+0x300>)
 8003154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003158:	6453      	str	r3, [r2, #68]	; 0x44
 800315a:	4b5a      	ldr	r3, [pc, #360]	; (80032c4 <HAL_GPIO_Init+0x300>)
 800315c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003166:	4a58      	ldr	r2, [pc, #352]	; (80032c8 <HAL_GPIO_Init+0x304>)
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	089b      	lsrs	r3, r3, #2
 800316c:	3302      	adds	r3, #2
 800316e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003172:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	220f      	movs	r2, #15
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43db      	mvns	r3, r3
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	4013      	ands	r3, r2
 8003188:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a4f      	ldr	r2, [pc, #316]	; (80032cc <HAL_GPIO_Init+0x308>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d025      	beq.n	80031de <HAL_GPIO_Init+0x21a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a4e      	ldr	r2, [pc, #312]	; (80032d0 <HAL_GPIO_Init+0x30c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d01f      	beq.n	80031da <HAL_GPIO_Init+0x216>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a4d      	ldr	r2, [pc, #308]	; (80032d4 <HAL_GPIO_Init+0x310>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d019      	beq.n	80031d6 <HAL_GPIO_Init+0x212>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a4c      	ldr	r2, [pc, #304]	; (80032d8 <HAL_GPIO_Init+0x314>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d013      	beq.n	80031d2 <HAL_GPIO_Init+0x20e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a4b      	ldr	r2, [pc, #300]	; (80032dc <HAL_GPIO_Init+0x318>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00d      	beq.n	80031ce <HAL_GPIO_Init+0x20a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a4a      	ldr	r2, [pc, #296]	; (80032e0 <HAL_GPIO_Init+0x31c>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d007      	beq.n	80031ca <HAL_GPIO_Init+0x206>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a49      	ldr	r2, [pc, #292]	; (80032e4 <HAL_GPIO_Init+0x320>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d101      	bne.n	80031c6 <HAL_GPIO_Init+0x202>
 80031c2:	2306      	movs	r3, #6
 80031c4:	e00c      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031c6:	2307      	movs	r3, #7
 80031c8:	e00a      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031ca:	2305      	movs	r3, #5
 80031cc:	e008      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031ce:	2304      	movs	r3, #4
 80031d0:	e006      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031d2:	2303      	movs	r3, #3
 80031d4:	e004      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031d6:	2302      	movs	r3, #2
 80031d8:	e002      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <HAL_GPIO_Init+0x21c>
 80031de:	2300      	movs	r3, #0
 80031e0:	69fa      	ldr	r2, [r7, #28]
 80031e2:	f002 0203 	and.w	r2, r2, #3
 80031e6:	0092      	lsls	r2, r2, #2
 80031e8:	4093      	lsls	r3, r2
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031f0:	4935      	ldr	r1, [pc, #212]	; (80032c8 <HAL_GPIO_Init+0x304>)
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	089b      	lsrs	r3, r3, #2
 80031f6:	3302      	adds	r3, #2
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031fe:	4b3a      	ldr	r3, [pc, #232]	; (80032e8 <HAL_GPIO_Init+0x324>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	43db      	mvns	r3, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4013      	ands	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003222:	4a31      	ldr	r2, [pc, #196]	; (80032e8 <HAL_GPIO_Init+0x324>)
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003228:	4b2f      	ldr	r3, [pc, #188]	; (80032e8 <HAL_GPIO_Init+0x324>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	43db      	mvns	r3, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4013      	ands	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800324c:	4a26      	ldr	r2, [pc, #152]	; (80032e8 <HAL_GPIO_Init+0x324>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003252:	4b25      	ldr	r3, [pc, #148]	; (80032e8 <HAL_GPIO_Init+0x324>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	43db      	mvns	r3, r3
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	4013      	ands	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003276:	4a1c      	ldr	r2, [pc, #112]	; (80032e8 <HAL_GPIO_Init+0x324>)
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800327c:	4b1a      	ldr	r3, [pc, #104]	; (80032e8 <HAL_GPIO_Init+0x324>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	4313      	orrs	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032a0:	4a11      	ldr	r2, [pc, #68]	; (80032e8 <HAL_GPIO_Init+0x324>)
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3301      	adds	r3, #1
 80032aa:	61fb      	str	r3, [r7, #28]
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	2b0f      	cmp	r3, #15
 80032b0:	f67f ae96 	bls.w	8002fe0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032b4:	bf00      	nop
 80032b6:	bf00      	nop
 80032b8:	3724      	adds	r7, #36	; 0x24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40013800 	.word	0x40013800
 80032cc:	40020000 	.word	0x40020000
 80032d0:	40020400 	.word	0x40020400
 80032d4:	40020800 	.word	0x40020800
 80032d8:	40020c00 	.word	0x40020c00
 80032dc:	40021000 	.word	0x40021000
 80032e0:	40021400 	.word	0x40021400
 80032e4:	40021800 	.word	0x40021800
 80032e8:	40013c00 	.word	0x40013c00

080032ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	460b      	mov	r3, r1
 80032f6:	807b      	strh	r3, [r7, #2]
 80032f8:	4613      	mov	r3, r2
 80032fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032fc:	787b      	ldrb	r3, [r7, #1]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003302:	887a      	ldrh	r2, [r7, #2]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003308:	e003      	b.n	8003312 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800330a:	887b      	ldrh	r3, [r7, #2]
 800330c:	041a      	lsls	r2, r3, #16
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	619a      	str	r2, [r3, #24]
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
	...

08003320 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0e1      	b.n	80034f6 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d109      	bne.n	8003352 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a6d      	ldr	r2, [pc, #436]	; (8003500 <HAL_I2S_Init+0x1e0>)
 800334a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff fa81 	bl	8002854 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2202      	movs	r2, #2
 8003356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	69db      	ldr	r3, [r3, #28]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003368:	f023 030f 	bic.w	r3, r3, #15
 800336c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2202      	movs	r2, #2
 8003374:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d06f      	beq.n	800345e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003386:	2310      	movs	r3, #16
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	e001      	b.n	8003390 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800338c:	2320      	movs	r3, #32
 800338e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b20      	cmp	r3, #32
 8003396:	d802      	bhi.n	800339e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a58      	ldr	r2, [pc, #352]	; (8003504 <HAL_I2S_Init+0x1e4>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d004      	beq.n	80033b2 <HAL_I2S_Init+0x92>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a56      	ldr	r2, [pc, #344]	; (8003508 <HAL_I2S_Init+0x1e8>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d104      	bne.n	80033bc <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 80033b2:	2001      	movs	r0, #1
 80033b4:	f002 f8be 	bl	8005534 <HAL_RCCEx_GetPeriphCLKFreq>
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	e003      	b.n	80033c4 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80033bc:	2002      	movs	r0, #2
 80033be:	f002 f8b9 	bl	8005534 <HAL_RCCEx_GetPeriphCLKFreq>
 80033c2:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033cc:	d125      	bne.n	800341a <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d010      	beq.n	80033f8 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	461a      	mov	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f2:	3305      	adds	r3, #5
 80033f4:	613b      	str	r3, [r7, #16]
 80033f6:	e01f      	b.n	8003438 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	68fa      	ldr	r2, [r7, #12]
 80033fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003402:	4613      	mov	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	461a      	mov	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	fbb2 f3f3 	udiv	r3, r2, r3
 8003414:	3305      	adds	r3, #5
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	e00e      	b.n	8003438 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003422:	4613      	mov	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4413      	add	r3, r2
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	461a      	mov	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	fbb2 f3f3 	udiv	r3, r2, r3
 8003434:	3305      	adds	r3, #5
 8003436:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	4a34      	ldr	r2, [pc, #208]	; (800350c <HAL_I2S_Init+0x1ec>)
 800343c:	fba2 2303 	umull	r2, r3, r2, r3
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	085b      	lsrs	r3, r3, #1
 8003454:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	021b      	lsls	r3, r3, #8
 800345a:	61bb      	str	r3, [r7, #24]
 800345c:	e003      	b.n	8003466 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800345e:	2302      	movs	r3, #2
 8003460:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d902      	bls.n	8003472 <HAL_I2S_Init+0x152>
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	2bff      	cmp	r3, #255	; 0xff
 8003470:	d907      	bls.n	8003482 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003476:	f043 0210 	orr.w	r2, r3, #16
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e039      	b.n	80034f6 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	ea42 0103 	orr.w	r1, r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	69fa      	ldr	r2, [r7, #28]
 8003492:	430a      	orrs	r2, r1
 8003494:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80034a0:	f023 030f 	bic.w	r3, r3, #15
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	6851      	ldr	r1, [r2, #4]
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6892      	ldr	r2, [r2, #8]
 80034ac:	4311      	orrs	r1, r2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	68d2      	ldr	r2, [r2, #12]
 80034b2:	4311      	orrs	r1, r2
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6992      	ldr	r2, [r2, #24]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034c4:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	2b30      	cmp	r3, #48	; 0x30
 80034cc:	d003      	beq.n	80034d6 <HAL_I2S_Init+0x1b6>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	2bb0      	cmp	r3, #176	; 0xb0
 80034d4:	d107      	bne.n	80034e6 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	69da      	ldr	r2, [r3, #28]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034e4:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3720      	adds	r7, #32
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	08003607 	.word	0x08003607
 8003504:	40003800 	.word	0x40003800
 8003508:	40003c00 	.word	0x40003c00
 800350c:	cccccccd 	.word	0xcccccccd

08003510 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003558:	881a      	ldrh	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003564:	1c9a      	adds	r2, r3, #2
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356e:	b29b      	uxth	r3, r3
 8003570:	3b01      	subs	r3, #1
 8003572:	b29a      	uxth	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10e      	bne.n	80035a0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003590:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7ff ffb8 	bl	8003510 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80035a0:	bf00      	nop
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ba:	b292      	uxth	r2, r2
 80035bc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c2:	1c9a      	adds	r2, r3, #2
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035da:	b29b      	uxth	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10e      	bne.n	80035fe <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035ee:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7ff ff93 	bl	8003524 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b086      	sub	sp, #24
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b04      	cmp	r3, #4
 8003620:	d13a      	bne.n	8003698 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b01      	cmp	r3, #1
 800362a:	d109      	bne.n	8003640 <I2S_IRQHandler+0x3a>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003636:	2b40      	cmp	r3, #64	; 0x40
 8003638:	d102      	bne.n	8003640 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff ffb4 	bl	80035a8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003646:	2b40      	cmp	r3, #64	; 0x40
 8003648:	d126      	bne.n	8003698 <I2S_IRQHandler+0x92>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f003 0320 	and.w	r3, r3, #32
 8003654:	2b20      	cmp	r3, #32
 8003656:	d11f      	bne.n	8003698 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003666:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003668:	2300      	movs	r3, #0
 800366a:	613b      	str	r3, [r7, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	613b      	str	r3, [r7, #16]
 800367c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368a:	f043 0202 	orr.w	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff ff50 	bl	8003538 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b03      	cmp	r3, #3
 80036a2:	d136      	bne.n	8003712 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d109      	bne.n	80036c2 <I2S_IRQHandler+0xbc>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b8:	2b80      	cmp	r3, #128	; 0x80
 80036ba:	d102      	bne.n	80036c2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ff45 	bl	800354c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d122      	bne.n	8003712 <I2S_IRQHandler+0x10c>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 0320 	and.w	r3, r3, #32
 80036d6:	2b20      	cmp	r3, #32
 80036d8:	d11b      	bne.n	8003712 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036e8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	60fb      	str	r3, [r7, #12]
 80036f6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003704:	f043 0204 	orr.w	r2, r3, #4
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff ff13 	bl	8003538 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003712:	bf00      	nop
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800371a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800371c:	b08f      	sub	sp, #60	; 0x3c
 800371e:	af0a      	add	r7, sp, #40	; 0x28
 8003720:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e116      	b.n	800395a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d106      	bne.n	800374c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f007 fd3e 	bl	800b1c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2203      	movs	r2, #3
 8003750:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800375c:	2b00      	cmp	r3, #0
 800375e:	d102      	bne.n	8003766 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f004 f85b 	bl	8007826 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	603b      	str	r3, [r7, #0]
 8003776:	687e      	ldr	r6, [r7, #4]
 8003778:	466d      	mov	r5, sp
 800377a:	f106 0410 	add.w	r4, r6, #16
 800377e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003780:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003782:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003784:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003786:	e894 0003 	ldmia.w	r4, {r0, r1}
 800378a:	e885 0003 	stmia.w	r5, {r0, r1}
 800378e:	1d33      	adds	r3, r6, #4
 8003790:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003792:	6838      	ldr	r0, [r7, #0]
 8003794:	f003 ff32 	bl	80075fc <USB_CoreInit>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d005      	beq.n	80037aa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2202      	movs	r2, #2
 80037a2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0d7      	b.n	800395a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f004 f849 	bl	8007848 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037b6:	2300      	movs	r3, #0
 80037b8:	73fb      	strb	r3, [r7, #15]
 80037ba:	e04a      	b.n	8003852 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80037bc:	7bfa      	ldrb	r2, [r7, #15]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	4413      	add	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	333d      	adds	r3, #61	; 0x3d
 80037cc:	2201      	movs	r2, #1
 80037ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80037d0:	7bfa      	ldrb	r2, [r7, #15]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	333c      	adds	r3, #60	; 0x3c
 80037e0:	7bfa      	ldrb	r2, [r7, #15]
 80037e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80037e4:	7bfa      	ldrb	r2, [r7, #15]
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
 80037e8:	b298      	uxth	r0, r3
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	3344      	adds	r3, #68	; 0x44
 80037f8:	4602      	mov	r2, r0
 80037fa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80037fc:	7bfa      	ldrb	r2, [r7, #15]
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	4613      	mov	r3, r2
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	4413      	add	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	3340      	adds	r3, #64	; 0x40
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003810:	7bfa      	ldrb	r2, [r7, #15]
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	4613      	mov	r3, r2
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	4413      	add	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	3348      	adds	r3, #72	; 0x48
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003824:	7bfa      	ldrb	r2, [r7, #15]
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	334c      	adds	r3, #76	; 0x4c
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003838:	7bfa      	ldrb	r2, [r7, #15]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3354      	adds	r3, #84	; 0x54
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	3301      	adds	r3, #1
 8003850:	73fb      	strb	r3, [r7, #15]
 8003852:	7bfa      	ldrb	r2, [r7, #15]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	429a      	cmp	r2, r3
 800385a:	d3af      	bcc.n	80037bc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800385c:	2300      	movs	r3, #0
 800385e:	73fb      	strb	r3, [r7, #15]
 8003860:	e044      	b.n	80038ec <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003862:	7bfa      	ldrb	r2, [r7, #15]
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	00db      	lsls	r3, r3, #3
 800386a:	4413      	add	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003874:	2200      	movs	r2, #0
 8003876:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003878:	7bfa      	ldrb	r2, [r7, #15]
 800387a:	6879      	ldr	r1, [r7, #4]
 800387c:	4613      	mov	r3, r2
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	4413      	add	r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	440b      	add	r3, r1
 8003886:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800388a:	7bfa      	ldrb	r2, [r7, #15]
 800388c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800388e:	7bfa      	ldrb	r2, [r7, #15]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	4413      	add	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038a4:	7bfa      	ldrb	r2, [r7, #15]
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	4613      	mov	r3, r2
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	4413      	add	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038ba:	7bfa      	ldrb	r2, [r7, #15]
 80038bc:	6879      	ldr	r1, [r7, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	4413      	add	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	440b      	add	r3, r1
 80038c8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038d0:	7bfa      	ldrb	r2, [r7, #15]
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	4613      	mov	r3, r2
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	4413      	add	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80038e2:	2200      	movs	r2, #0
 80038e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
 80038e8:	3301      	adds	r3, #1
 80038ea:	73fb      	strb	r3, [r7, #15]
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d3b5      	bcc.n	8003862 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	687e      	ldr	r6, [r7, #4]
 80038fe:	466d      	mov	r5, sp
 8003900:	f106 0410 	add.w	r4, r6, #16
 8003904:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003906:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003908:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800390a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800390c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003910:	e885 0003 	stmia.w	r5, {r0, r1}
 8003914:	1d33      	adds	r3, r6, #4
 8003916:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003918:	6838      	ldr	r0, [r7, #0]
 800391a:	f003 ffe1 	bl	80078e0 <USB_DevInit>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e014      	b.n	800395a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003944:	2b01      	cmp	r3, #1
 8003946:	d102      	bne.n	800394e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f001 f98b 	bl	8004c64 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f005 f923 	bl	8008b9e <USB_DevDisconnect>

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3714      	adds	r7, #20
 800395e:	46bd      	mov	sp, r7
 8003960:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003962 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b084      	sub	sp, #16
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_PCD_Start+0x1c>
 800397a:	2302      	movs	r3, #2
 800397c:	e020      	b.n	80039c0 <HAL_PCD_Start+0x5e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	2b01      	cmp	r3, #1
 800398c:	d109      	bne.n	80039a2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003992:	2b01      	cmp	r3, #1
 8003994:	d005      	beq.n	80039a2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f003 ff2c 	bl	8007804 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f005 f8d3 	bl	8008b5c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80039c8:	b590      	push	{r4, r7, lr}
 80039ca:	b08d      	sub	sp, #52	; 0x34
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039d6:	6a3b      	ldr	r3, [r7, #32]
 80039d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f005 f991 	bl	8008d06 <USB_GetMode>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f040 84b7 	bne.w	800435a <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f005 f8f5 	bl	8008be0 <USB_ReadInterrupts>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f000 84ad 	beq.w	8004358 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	0a1b      	lsrs	r3, r3, #8
 8003a08:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f005 f8e2 	bl	8008be0 <USB_ReadInterrupts>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d107      	bne.n	8003a36 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695a      	ldr	r2, [r3, #20]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f002 0202 	and.w	r2, r2, #2
 8003a34:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f005 f8d0 	bl	8008be0 <USB_ReadInterrupts>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f003 0310 	and.w	r3, r3, #16
 8003a46:	2b10      	cmp	r3, #16
 8003a48:	d161      	bne.n	8003b0e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699a      	ldr	r2, [r3, #24]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0210 	bic.w	r2, r2, #16
 8003a58:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003a5a:	6a3b      	ldr	r3, [r7, #32]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f003 020f 	and.w	r2, r3, #15
 8003a66:	4613      	mov	r3, r2
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	4413      	add	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	4413      	add	r3, r2
 8003a76:	3304      	adds	r3, #4
 8003a78:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	0c5b      	lsrs	r3, r3, #17
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d124      	bne.n	8003ad0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d035      	beq.n	8003afe <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	091b      	lsrs	r3, r3, #4
 8003a9a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003a9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	6a38      	ldr	r0, [r7, #32]
 8003aa6:	f004 ff07 	bl	80088b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	691a      	ldr	r2, [r3, #16]
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	091b      	lsrs	r3, r3, #4
 8003ab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ab6:	441a      	add	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	6a1a      	ldr	r2, [r3, #32]
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	091b      	lsrs	r3, r3, #4
 8003ac4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ac8:	441a      	add	r2, r3
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	621a      	str	r2, [r3, #32]
 8003ace:	e016      	b.n	8003afe <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	0c5b      	lsrs	r3, r3, #17
 8003ad4:	f003 030f 	and.w	r3, r3, #15
 8003ad8:	2b06      	cmp	r3, #6
 8003ada:	d110      	bne.n	8003afe <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	6a38      	ldr	r0, [r7, #32]
 8003ae8:	f004 fee6 	bl	80088b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	6a1a      	ldr	r2, [r3, #32]
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	091b      	lsrs	r3, r3, #4
 8003af4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003af8:	441a      	add	r2, r3
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	699a      	ldr	r2, [r3, #24]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f042 0210 	orr.w	r2, r2, #16
 8003b0c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f005 f864 	bl	8008be0 <USB_ReadInterrupts>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b1e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b22:	f040 80a7 	bne.w	8003c74 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f005 f869 	bl	8008c06 <USB_ReadDevAllOutEpInterrupt>
 8003b34:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003b36:	e099      	b.n	8003c6c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f000 808e 	beq.w	8003c60 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	4611      	mov	r1, r2
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f005 f88d 	bl	8008c6e <USB_ReadDevOutEPInterrupt>
 8003b54:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00c      	beq.n	8003b7a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b62:	015a      	lsls	r2, r3, #5
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	4413      	add	r3, r2
 8003b68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	2301      	movs	r3, #1
 8003b70:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003b72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 feef 	bl	8004958 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00c      	beq.n	8003b9e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	015a      	lsls	r2, r3, #5
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b90:	461a      	mov	r2, r3
 8003b92:	2308      	movs	r3, #8
 8003b94:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003b96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 ffc5 	bl	8004b28 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d008      	beq.n	8003bba <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003baa:	015a      	lsls	r2, r3, #5
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	4413      	add	r3, r2
 8003bb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	2310      	movs	r3, #16
 8003bb8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d030      	beq.n	8003c26 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bcc:	2b80      	cmp	r3, #128	; 0x80
 8003bce:	d109      	bne.n	8003be4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	69fa      	ldr	r2, [r7, #28]
 8003bda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	78db      	ldrb	r3, [r3, #3]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d108      	bne.n	8003c14 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	2200      	movs	r2, #0
 8003c06:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f007 fc04 	bl	800b41c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c16:	015a      	lsls	r2, r3, #5
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c20:	461a      	mov	r2, r3
 8003c22:	2302      	movs	r3, #2
 8003c24:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	f003 0320 	and.w	r3, r3, #32
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	015a      	lsls	r2, r3, #5
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	4413      	add	r3, r2
 8003c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	2320      	movs	r3, #32
 8003c40:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d009      	beq.n	8003c60 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4e:	015a      	lsls	r2, r3, #5
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	4413      	add	r3, r2
 8003c54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c58:	461a      	mov	r2, r3
 8003c5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c5e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	3301      	adds	r3, #1
 8003c64:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c68:	085b      	lsrs	r3, r3, #1
 8003c6a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f47f af62 	bne.w	8003b38 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f004 ffb1 	bl	8008be0 <USB_ReadInterrupts>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c88:	f040 80db 	bne.w	8003e42 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f004 ffd2 	bl	8008c3a <USB_ReadDevAllInEpInterrupt>
 8003c96:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003c9c:	e0cd      	b.n	8003e3a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80c2 	beq.w	8003e2e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb0:	b2d2      	uxtb	r2, r2
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f004 fff8 	bl	8008caa <USB_ReadDevInEPInterrupt>
 8003cba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d057      	beq.n	8003d76 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	2201      	movs	r2, #1
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	69f9      	ldr	r1, [r7, #28]
 8003ce2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	015a      	lsls	r2, r3, #5
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d132      	bne.n	8003d6a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d08:	4613      	mov	r3, r2
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	4413      	add	r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	440b      	add	r3, r1
 8003d12:	334c      	adds	r3, #76	; 0x4c
 8003d14:	6819      	ldr	r1, [r3, #0]
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4403      	add	r3, r0
 8003d24:	3348      	adds	r3, #72	; 0x48
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4419      	add	r1, r3
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d2e:	4613      	mov	r3, r2
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4403      	add	r3, r0
 8003d38:	334c      	adds	r3, #76	; 0x4c
 8003d3a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d113      	bne.n	8003d6a <HAL_PCD_IRQHandler+0x3a2>
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d46:	4613      	mov	r3, r2
 8003d48:	00db      	lsls	r3, r3, #3
 8003d4a:	4413      	add	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	440b      	add	r3, r1
 8003d50:	3354      	adds	r3, #84	; 0x54
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d108      	bne.n	8003d6a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6818      	ldr	r0, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d62:	461a      	mov	r2, r3
 8003d64:	2101      	movs	r1, #1
 8003d66:	f004 ffff 	bl	8008d68 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	4619      	mov	r1, r3
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f007 face 	bl	800b312 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	f003 0308 	and.w	r3, r3, #8
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2308      	movs	r3, #8
 8003d90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	f003 0310 	and.w	r3, r3, #16
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d008      	beq.n	8003dae <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9e:	015a      	lsls	r2, r3, #5
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003da8:	461a      	mov	r2, r3
 8003daa:	2310      	movs	r3, #16
 8003dac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d008      	beq.n	8003dca <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	015a      	lsls	r2, r3, #5
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	2340      	movs	r3, #64	; 0x40
 8003dc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d023      	beq.n	8003e1c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003dd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dd6:	6a38      	ldr	r0, [r7, #32]
 8003dd8:	f003 fee0 	bl	8007b9c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dde:	4613      	mov	r3, r2
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	4413      	add	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	3338      	adds	r3, #56	; 0x38
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	4413      	add	r3, r2
 8003dec:	3304      	adds	r3, #4
 8003dee:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	78db      	ldrb	r3, [r3, #3]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d108      	bne.n	8003e0a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	4619      	mov	r1, r3
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f007 fb1b 	bl	800b440 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	015a      	lsls	r2, r3, #5
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	4413      	add	r3, r2
 8003e12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e16:	461a      	mov	r2, r3
 8003e18:	2302      	movs	r3, #2
 8003e1a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003e26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fd08 	bl	800483e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e30:	3301      	adds	r3, #1
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e36:	085b      	lsrs	r3, r3, #1
 8003e38:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f47f af2e 	bne.w	8003c9e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f004 feca 	bl	8008be0 <USB_ReadInterrupts>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e56:	d122      	bne.n	8003e9e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	69fa      	ldr	r2, [r7, #28]
 8003e62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e66:	f023 0301 	bic.w	r3, r3, #1
 8003e6a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d108      	bne.n	8003e88 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003e7e:	2100      	movs	r1, #0
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f007 fc95 	bl	800b7b0 <HAL_PCDEx_LPM_Callback>
 8003e86:	e002      	b.n	8003e8e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f007 fab9 	bl	800b400 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	695a      	ldr	r2, [r3, #20]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003e9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f004 fe9c 	bl	8008be0 <USB_ReadInterrupts>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003eae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003eb2:	d112      	bne.n	8003eda <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d102      	bne.n	8003eca <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f007 fa75 	bl	800b3b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695a      	ldr	r2, [r3, #20]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003ed8:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f004 fe7e 	bl	8008be0 <USB_ReadInterrupts>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003eee:	d121      	bne.n	8003f34 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695a      	ldr	r2, [r3, #20]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003efe:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d111      	bne.n	8003f2e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f18:	089b      	lsrs	r3, r3, #2
 8003f1a:	f003 020f 	and.w	r2, r3, #15
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003f24:	2101      	movs	r1, #1
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f007 fc42 	bl	800b7b0 <HAL_PCDEx_LPM_Callback>
 8003f2c:	e002      	b.n	8003f34 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f007 fa40 	bl	800b3b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f004 fe51 	bl	8008be0 <USB_ReadInterrupts>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f48:	f040 80b7 	bne.w	80040ba <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	69fa      	ldr	r2, [r7, #28]
 8003f56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f5a:	f023 0301 	bic.w	r3, r3, #1
 8003f5e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2110      	movs	r1, #16
 8003f66:	4618      	mov	r0, r3
 8003f68:	f003 fe18 	bl	8007b9c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f70:	e046      	b.n	8004000 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f74:	015a      	lsls	r2, r3, #5
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	4413      	add	r3, r2
 8003f7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f7e:	461a      	mov	r2, r3
 8003f80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f84:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f88:	015a      	lsls	r2, r3, #5
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f96:	0151      	lsls	r1, r2, #5
 8003f98:	69fa      	ldr	r2, [r7, #28]
 8003f9a:	440a      	add	r2, r1
 8003f9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fa0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003fa4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fa8:	015a      	lsls	r2, r3, #5
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003fb8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fbc:	015a      	lsls	r2, r3, #5
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fca:	0151      	lsls	r1, r2, #5
 8003fcc:	69fa      	ldr	r2, [r7, #28]
 8003fce:	440a      	add	r2, r1
 8003fd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003fd4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003fd8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fdc:	015a      	lsls	r2, r3, #5
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fea:	0151      	lsls	r1, r2, #5
 8003fec:	69fa      	ldr	r2, [r7, #28]
 8003fee:	440a      	add	r2, r1
 8003ff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ff4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003ff8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004006:	429a      	cmp	r2, r3
 8004008:	d3b3      	bcc.n	8003f72 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	69fa      	ldr	r2, [r7, #28]
 8004014:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004018:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800401c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	2b00      	cmp	r3, #0
 8004024:	d016      	beq.n	8004054 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800402c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004030:	69fa      	ldr	r2, [r7, #28]
 8004032:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004036:	f043 030b 	orr.w	r3, r3, #11
 800403a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004046:	69fa      	ldr	r2, [r7, #28]
 8004048:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800404c:	f043 030b 	orr.w	r3, r3, #11
 8004050:	6453      	str	r3, [r2, #68]	; 0x44
 8004052:	e015      	b.n	8004080 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	69fa      	ldr	r2, [r7, #28]
 800405e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004062:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004066:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800406a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	69fa      	ldr	r2, [r7, #28]
 8004076:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800407a:	f043 030b 	orr.w	r3, r3, #11
 800407e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	69fa      	ldr	r2, [r7, #28]
 800408a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800408e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004092:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80040a4:	461a      	mov	r2, r3
 80040a6:	f004 fe5f 	bl	8008d68 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695a      	ldr	r2, [r3, #20]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80040b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f004 fd8e 	bl	8008be0 <USB_ReadInterrupts>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040ce:	d124      	bne.n	800411a <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f004 fe24 	bl	8008d22 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f003 fdd9 	bl	8007c96 <USB_GetDevSpeed>
 80040e4:	4603      	mov	r3, r0
 80040e6:	461a      	mov	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681c      	ldr	r4, [r3, #0]
 80040f0:	f000 fec2 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 80040f4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	4620      	mov	r0, r4
 8004100:	f003 fade 	bl	80076c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f007 f92c 	bl	800b362 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695a      	ldr	r2, [r3, #20]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004118:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f004 fd5e 	bl	8008be0 <USB_ReadInterrupts>
 8004124:	4603      	mov	r3, r0
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b08      	cmp	r3, #8
 800412c:	d10a      	bne.n	8004144 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f007 f909 	bl	800b346 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695a      	ldr	r2, [r3, #20]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f002 0208 	and.w	r2, r2, #8
 8004142:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f004 fd49 	bl	8008be0 <USB_ReadInterrupts>
 800414e:	4603      	mov	r3, r0
 8004150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004154:	2b80      	cmp	r3, #128	; 0x80
 8004156:	d122      	bne.n	800419e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004160:	6a3b      	ldr	r3, [r7, #32]
 8004162:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004164:	2301      	movs	r3, #1
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
 8004168:	e014      	b.n	8004194 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800416e:	4613      	mov	r3, r2
 8004170:	00db      	lsls	r3, r3, #3
 8004172:	4413      	add	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	440b      	add	r3, r1
 8004178:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d105      	bne.n	800418e <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	b2db      	uxtb	r3, r3
 8004186:	4619      	mov	r1, r3
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 fb27 	bl	80047dc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800418e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004190:	3301      	adds	r3, #1
 8004192:	627b      	str	r3, [r7, #36]	; 0x24
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800419a:	429a      	cmp	r2, r3
 800419c:	d3e5      	bcc.n	800416a <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f004 fd1c 	bl	8008be0 <USB_ReadInterrupts>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041b2:	d13b      	bne.n	800422c <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041b4:	2301      	movs	r3, #1
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24
 80041b8:	e02b      	b.n	8004212 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80041ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041bc:	015a      	lsls	r2, r3, #5
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	4413      	add	r3, r2
 80041c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ce:	4613      	mov	r3, r2
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4413      	add	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	3340      	adds	r3, #64	; 0x40
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d115      	bne.n	800420c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80041e0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	da12      	bge.n	800420c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ea:	4613      	mov	r3, r2
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4413      	add	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	333f      	adds	r3, #63	; 0x3f
 80041f6:	2201      	movs	r2, #1
 80041f8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004202:	b2db      	uxtb	r3, r3
 8004204:	4619      	mov	r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 fae8 	bl	80047dc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800420c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420e:	3301      	adds	r3, #1
 8004210:	627b      	str	r3, [r7, #36]	; 0x24
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004218:	429a      	cmp	r2, r3
 800421a:	d3ce      	bcc.n	80041ba <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695a      	ldr	r2, [r3, #20]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800422a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f004 fcd5 	bl	8008be0 <USB_ReadInterrupts>
 8004236:	4603      	mov	r3, r0
 8004238:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800423c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004240:	d155      	bne.n	80042ee <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004242:	2301      	movs	r3, #1
 8004244:	627b      	str	r3, [r7, #36]	; 0x24
 8004246:	e045      	b.n	80042d4 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	015a      	lsls	r2, r3, #5
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	4413      	add	r3, r2
 8004250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004258:	6879      	ldr	r1, [r7, #4]
 800425a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800425c:	4613      	mov	r3, r2
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	4413      	add	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	440b      	add	r3, r1
 8004266:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d12e      	bne.n	80042ce <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004270:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004272:	2b00      	cmp	r3, #0
 8004274:	da2b      	bge.n	80042ce <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004282:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004286:	429a      	cmp	r2, r3
 8004288:	d121      	bne.n	80042ce <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800428e:	4613      	mov	r3, r2
 8004290:	00db      	lsls	r3, r3, #3
 8004292:	4413      	add	r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	440b      	add	r3, r1
 8004298:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	695b      	ldr	r3, [r3, #20]
 80042b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10a      	bne.n	80042ce <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	69fa      	ldr	r2, [r7, #28]
 80042c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80042c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042ca:	6053      	str	r3, [r2, #4]
            break;
 80042cc:	e007      	b.n	80042de <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	3301      	adds	r3, #1
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042da:	429a      	cmp	r2, r3
 80042dc:	d3b4      	bcc.n	8004248 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695a      	ldr	r2, [r3, #20]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80042ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f004 fc74 	bl	8008be0 <USB_ReadInterrupts>
 80042f8:	4603      	mov	r3, r0
 80042fa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004302:	d10a      	bne.n	800431a <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f007 f8ad 	bl	800b464 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695a      	ldr	r2, [r3, #20]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004318:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f004 fc5e 	bl	8008be0 <USB_ReadInterrupts>
 8004324:	4603      	mov	r3, r0
 8004326:	f003 0304 	and.w	r3, r3, #4
 800432a:	2b04      	cmp	r3, #4
 800432c:	d115      	bne.n	800435a <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	f003 0304 	and.w	r3, r3, #4
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f007 f89d 	bl	800b480 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6859      	ldr	r1, [r3, #4]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	430a      	orrs	r2, r1
 8004354:	605a      	str	r2, [r3, #4]
 8004356:	e000      	b.n	800435a <HAL_PCD_IRQHandler+0x992>
      return;
 8004358:	bf00      	nop
    }
  }
}
 800435a:	3734      	adds	r7, #52	; 0x34
 800435c:	46bd      	mov	sp, r7
 800435e:	bd90      	pop	{r4, r7, pc}

08004360 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	460b      	mov	r3, r1
 800436a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_PCD_SetAddress+0x1a>
 8004376:	2302      	movs	r3, #2
 8004378:	e013      	b.n	80043a2 <HAL_PCD_SetAddress+0x42>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	78fa      	ldrb	r2, [r7, #3]
 8004390:	4611      	mov	r1, r2
 8004392:	4618      	mov	r0, r3
 8004394:	f004 fbbc 	bl	8008b10 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3708      	adds	r7, #8
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b084      	sub	sp, #16
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	4608      	mov	r0, r1
 80043b4:	4611      	mov	r1, r2
 80043b6:	461a      	mov	r2, r3
 80043b8:	4603      	mov	r3, r0
 80043ba:	70fb      	strb	r3, [r7, #3]
 80043bc:	460b      	mov	r3, r1
 80043be:	803b      	strh	r3, [r7, #0]
 80043c0:	4613      	mov	r3, r2
 80043c2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80043c4:	2300      	movs	r3, #0
 80043c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	da0f      	bge.n	80043f0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	f003 020f 	and.w	r2, r3, #15
 80043d6:	4613      	mov	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	3338      	adds	r3, #56	; 0x38
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	4413      	add	r3, r2
 80043e4:	3304      	adds	r3, #4
 80043e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	705a      	strb	r2, [r3, #1]
 80043ee:	e00f      	b.n	8004410 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043f0:	78fb      	ldrb	r3, [r7, #3]
 80043f2:	f003 020f 	and.w	r2, r3, #15
 80043f6:	4613      	mov	r3, r2
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	4413      	add	r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	4413      	add	r3, r2
 8004406:	3304      	adds	r3, #4
 8004408:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004410:	78fb      	ldrb	r3, [r7, #3]
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	b2da      	uxtb	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800441c:	883a      	ldrh	r2, [r7, #0]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	78ba      	ldrb	r2, [r7, #2]
 8004426:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	785b      	ldrb	r3, [r3, #1]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d004      	beq.n	800443a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800443a:	78bb      	ldrb	r3, [r7, #2]
 800443c:	2b02      	cmp	r3, #2
 800443e:	d102      	bne.n	8004446 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_PCD_EP_Open+0xaa>
 8004450:	2302      	movs	r3, #2
 8004452:	e00e      	b.n	8004472 <HAL_PCD_EP_Open+0xc8>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68f9      	ldr	r1, [r7, #12]
 8004462:	4618      	mov	r0, r3
 8004464:	f003 fc3c 	bl	8007ce0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004470:	7afb      	ldrb	r3, [r7, #11]
}
 8004472:	4618      	mov	r0, r3
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}

0800447a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	b084      	sub	sp, #16
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
 8004482:	460b      	mov	r3, r1
 8004484:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004486:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800448a:	2b00      	cmp	r3, #0
 800448c:	da0f      	bge.n	80044ae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	f003 020f 	and.w	r2, r3, #15
 8004494:	4613      	mov	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4413      	add	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	3338      	adds	r3, #56	; 0x38
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	4413      	add	r3, r2
 80044a2:	3304      	adds	r3, #4
 80044a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	705a      	strb	r2, [r3, #1]
 80044ac:	e00f      	b.n	80044ce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044ae:	78fb      	ldrb	r3, [r7, #3]
 80044b0:	f003 020f 	and.w	r2, r3, #15
 80044b4:	4613      	mov	r3, r2
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	4413      	add	r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	4413      	add	r3, r2
 80044c4:	3304      	adds	r3, #4
 80044c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80044ce:	78fb      	ldrb	r3, [r7, #3]
 80044d0:	f003 030f 	and.w	r3, r3, #15
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d101      	bne.n	80044e8 <HAL_PCD_EP_Close+0x6e>
 80044e4:	2302      	movs	r3, #2
 80044e6:	e00e      	b.n	8004506 <HAL_PCD_EP_Close+0x8c>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68f9      	ldr	r1, [r7, #12]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f003 fc7a 	bl	8007df0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b086      	sub	sp, #24
 8004512:	af00      	add	r7, sp, #0
 8004514:	60f8      	str	r0, [r7, #12]
 8004516:	607a      	str	r2, [r7, #4]
 8004518:	603b      	str	r3, [r7, #0]
 800451a:	460b      	mov	r3, r1
 800451c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800451e:	7afb      	ldrb	r3, [r7, #11]
 8004520:	f003 020f 	and.w	r2, r3, #15
 8004524:	4613      	mov	r3, r2
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4413      	add	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	4413      	add	r3, r2
 8004534:	3304      	adds	r3, #4
 8004536:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2200      	movs	r2, #0
 8004548:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	2200      	movs	r2, #0
 800454e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004550:	7afb      	ldrb	r3, [r7, #11]
 8004552:	f003 030f 	and.w	r3, r3, #15
 8004556:	b2da      	uxtb	r2, r3
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d102      	bne.n	800456a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800456a:	7afb      	ldrb	r3, [r7, #11]
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	2b00      	cmp	r3, #0
 8004572:	d109      	bne.n	8004588 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	6979      	ldr	r1, [r7, #20]
 8004582:	f003 ff59 	bl	8008438 <USB_EP0StartXfer>
 8004586:	e008      	b.n	800459a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6818      	ldr	r0, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	461a      	mov	r2, r3
 8004594:	6979      	ldr	r1, [r7, #20]
 8004596:	f003 fd07 	bl	8007fa8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3718      	adds	r7, #24
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80045b0:	78fb      	ldrb	r3, [r7, #3]
 80045b2:	f003 020f 	and.w	r2, r3, #15
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4413      	add	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80045c6:	681b      	ldr	r3, [r3, #0]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	607a      	str	r2, [r7, #4]
 80045de:	603b      	str	r3, [r7, #0]
 80045e0:	460b      	mov	r3, r1
 80045e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045e4:	7afb      	ldrb	r3, [r7, #11]
 80045e6:	f003 020f 	and.w	r2, r3, #15
 80045ea:	4613      	mov	r3, r2
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	4413      	add	r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	3338      	adds	r3, #56	; 0x38
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	4413      	add	r3, r2
 80045f8:	3304      	adds	r3, #4
 80045fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	2200      	movs	r2, #0
 800460c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2201      	movs	r2, #1
 8004612:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004614:	7afb      	ldrb	r3, [r7, #11]
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	b2da      	uxtb	r2, r3
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d102      	bne.n	800462e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800462e:	7afb      	ldrb	r3, [r7, #11]
 8004630:	f003 030f 	and.w	r3, r3, #15
 8004634:	2b00      	cmp	r3, #0
 8004636:	d109      	bne.n	800464c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6818      	ldr	r0, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	461a      	mov	r2, r3
 8004644:	6979      	ldr	r1, [r7, #20]
 8004646:	f003 fef7 	bl	8008438 <USB_EP0StartXfer>
 800464a:	e008      	b.n	800465e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6818      	ldr	r0, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	b2db      	uxtb	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	6979      	ldr	r1, [r7, #20]
 800465a:	f003 fca5 	bl	8007fa8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	460b      	mov	r3, r1
 8004672:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004674:	78fb      	ldrb	r3, [r7, #3]
 8004676:	f003 020f 	and.w	r2, r3, #15
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	429a      	cmp	r2, r3
 8004680:	d901      	bls.n	8004686 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e050      	b.n	8004728 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004686:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800468a:	2b00      	cmp	r3, #0
 800468c:	da0f      	bge.n	80046ae <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800468e:	78fb      	ldrb	r3, [r7, #3]
 8004690:	f003 020f 	and.w	r2, r3, #15
 8004694:	4613      	mov	r3, r2
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4413      	add	r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	3338      	adds	r3, #56	; 0x38
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	4413      	add	r3, r2
 80046a2:	3304      	adds	r3, #4
 80046a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	705a      	strb	r2, [r3, #1]
 80046ac:	e00d      	b.n	80046ca <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80046ae:	78fa      	ldrb	r2, [r7, #3]
 80046b0:	4613      	mov	r3, r2
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	4413      	add	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	4413      	add	r3, r2
 80046c0:	3304      	adds	r3, #4
 80046c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2201      	movs	r2, #1
 80046ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046d0:	78fb      	ldrb	r3, [r7, #3]
 80046d2:	f003 030f 	and.w	r3, r3, #15
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d101      	bne.n	80046ea <HAL_PCD_EP_SetStall+0x82>
 80046e6:	2302      	movs	r3, #2
 80046e8:	e01e      	b.n	8004728 <HAL_PCD_EP_SetStall+0xc0>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68f9      	ldr	r1, [r7, #12]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f004 f935 	bl	8008968 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80046fe:	78fb      	ldrb	r3, [r7, #3]
 8004700:	f003 030f 	and.w	r3, r3, #15
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10a      	bne.n	800471e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	b2d9      	uxtb	r1, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004718:	461a      	mov	r2, r3
 800471a:	f004 fb25 	bl	8008d68 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800473c:	78fb      	ldrb	r3, [r7, #3]
 800473e:	f003 020f 	and.w	r2, r3, #15
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	d901      	bls.n	800474e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e042      	b.n	80047d4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800474e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004752:	2b00      	cmp	r3, #0
 8004754:	da0f      	bge.n	8004776 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004756:	78fb      	ldrb	r3, [r7, #3]
 8004758:	f003 020f 	and.w	r2, r3, #15
 800475c:	4613      	mov	r3, r2
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	4413      	add	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	3338      	adds	r3, #56	; 0x38
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	4413      	add	r3, r2
 800476a:	3304      	adds	r3, #4
 800476c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	705a      	strb	r2, [r3, #1]
 8004774:	e00f      	b.n	8004796 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004776:	78fb      	ldrb	r3, [r7, #3]
 8004778:	f003 020f 	and.w	r2, r3, #15
 800477c:	4613      	mov	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	4413      	add	r3, r2
 800478c:	3304      	adds	r3, #4
 800478e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	f003 030f 	and.w	r3, r3, #15
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <HAL_PCD_EP_ClrStall+0x86>
 80047b2:	2302      	movs	r3, #2
 80047b4:	e00e      	b.n	80047d4 <HAL_PCD_EP_ClrStall+0xa4>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68f9      	ldr	r1, [r7, #12]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f004 f93d 	bl	8008a44 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80047e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	da0c      	bge.n	800480a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047f0:	78fb      	ldrb	r3, [r7, #3]
 80047f2:	f003 020f 	and.w	r2, r3, #15
 80047f6:	4613      	mov	r3, r2
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	4413      	add	r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	3338      	adds	r3, #56	; 0x38
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	4413      	add	r3, r2
 8004804:	3304      	adds	r3, #4
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	e00c      	b.n	8004824 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800480a:	78fb      	ldrb	r3, [r7, #3]
 800480c:	f003 020f 	and.w	r2, r3, #15
 8004810:	4613      	mov	r3, r2
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	4413      	add	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	4413      	add	r3, r2
 8004820:	3304      	adds	r3, #4
 8004822:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68f9      	ldr	r1, [r7, #12]
 800482a:	4618      	mov	r0, r3
 800482c:	f003 ff5c 	bl	80086e8 <USB_EPStopXfer>
 8004830:	4603      	mov	r3, r0
 8004832:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004834:	7afb      	ldrb	r3, [r7, #11]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b08a      	sub	sp, #40	; 0x28
 8004842:	af02      	add	r7, sp, #8
 8004844:	6078      	str	r0, [r7, #4]
 8004846:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	4613      	mov	r3, r2
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	4413      	add	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	3338      	adds	r3, #56	; 0x38
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	4413      	add	r3, r2
 8004862:	3304      	adds	r3, #4
 8004864:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1a      	ldr	r2, [r3, #32]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	429a      	cmp	r2, r3
 8004870:	d901      	bls.n	8004876 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e06c      	b.n	8004950 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	699a      	ldr	r2, [r3, #24]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	69fa      	ldr	r2, [r7, #28]
 8004888:	429a      	cmp	r2, r3
 800488a:	d902      	bls.n	8004892 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	3303      	adds	r3, #3
 8004896:	089b      	lsrs	r3, r3, #2
 8004898:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800489a:	e02b      	b.n	80048f4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	699a      	ldr	r2, [r3, #24]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	69fa      	ldr	r2, [r7, #28]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d902      	bls.n	80048b8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	3303      	adds	r3, #3
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6919      	ldr	r1, [r3, #16]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	4603      	mov	r3, r0
 80048d6:	6978      	ldr	r0, [r7, #20]
 80048d8:	f003 ffb0 	bl	800883c <USB_WritePacket>

    ep->xfer_buff  += len;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	691a      	ldr	r2, [r3, #16]
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	441a      	add	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a1a      	ldr	r2, [r3, #32]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	441a      	add	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	b29b      	uxth	r3, r3
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	429a      	cmp	r2, r3
 8004908:	d809      	bhi.n	800491e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a1a      	ldr	r2, [r3, #32]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004912:	429a      	cmp	r2, r3
 8004914:	d203      	bcs.n	800491e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1be      	bne.n	800489c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	699a      	ldr	r2, [r3, #24]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	429a      	cmp	r2, r3
 8004928:	d811      	bhi.n	800494e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	f003 030f 	and.w	r3, r3, #15
 8004930:	2201      	movs	r2, #1
 8004932:	fa02 f303 	lsl.w	r3, r2, r3
 8004936:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800493e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	43db      	mvns	r3, r3
 8004944:	6939      	ldr	r1, [r7, #16]
 8004946:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800494a:	4013      	ands	r3, r2
 800494c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3720      	adds	r7, #32
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b088      	sub	sp, #32
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	333c      	adds	r3, #60	; 0x3c
 8004970:	3304      	adds	r3, #4
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	015a      	lsls	r2, r3, #5
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	4413      	add	r3, r2
 800497e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d17b      	bne.n	8004a86 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b00      	cmp	r3, #0
 8004996:	d015      	beq.n	80049c4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	4a61      	ldr	r2, [pc, #388]	; (8004b20 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	f240 80b9 	bls.w	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 80b3 	beq.w	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	015a      	lsls	r2, r3, #5
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	4413      	add	r3, r2
 80049b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ba:	461a      	mov	r2, r3
 80049bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049c0:	6093      	str	r3, [r2, #8]
 80049c2:	e0a7      	b.n	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f003 0320 	and.w	r3, r3, #32
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d009      	beq.n	80049e2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049da:	461a      	mov	r2, r3
 80049dc:	2320      	movs	r3, #32
 80049de:	6093      	str	r3, [r2, #8]
 80049e0:	e098      	b.n	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f040 8093 	bne.w	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	4a4b      	ldr	r2, [pc, #300]	; (8004b20 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d90f      	bls.n	8004a16 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00a      	beq.n	8004a16 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	015a      	lsls	r2, r3, #5
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	4413      	add	r3, r2
 8004a08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a12:	6093      	str	r3, [r2, #8]
 8004a14:	e07e      	b.n	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	4413      	add	r3, r2
 8004a28:	3304      	adds	r3, #4
 8004a2a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	69da      	ldr	r2, [r3, #28]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	0159      	lsls	r1, r3, #5
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	440b      	add	r3, r1
 8004a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a42:	1ad2      	subs	r2, r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d114      	bne.n	8004a78 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d109      	bne.n	8004a6a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6818      	ldr	r0, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004a60:	461a      	mov	r2, r3
 8004a62:	2101      	movs	r1, #1
 8004a64:	f004 f980 	bl	8008d68 <USB_EP0_OutStart>
 8004a68:	e006      	b.n	8004a78 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	691a      	ldr	r2, [r3, #16]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	441a      	add	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f006 fc2c 	bl	800b2dc <HAL_PCD_DataOutStageCallback>
 8004a84:	e046      	b.n	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	4a26      	ldr	r2, [pc, #152]	; (8004b24 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d124      	bne.n	8004ad8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00a      	beq.n	8004aae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	015a      	lsls	r2, r3, #5
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aaa:	6093      	str	r3, [r2, #8]
 8004aac:	e032      	b.n	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f003 0320 	and.w	r3, r3, #32
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d008      	beq.n	8004aca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	2320      	movs	r3, #32
 8004ac8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	4619      	mov	r1, r3
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f006 fc03 	bl	800b2dc <HAL_PCD_DataOutStageCallback>
 8004ad6:	e01d      	b.n	8004b14 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d114      	bne.n	8004b08 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4413      	add	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	440b      	add	r3, r1
 8004aec:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d108      	bne.n	8004b08 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6818      	ldr	r0, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b00:	461a      	mov	r2, r3
 8004b02:	2100      	movs	r1, #0
 8004b04:	f004 f930 	bl	8008d68 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f006 fbe4 	bl	800b2dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3720      	adds	r7, #32
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	4f54300a 	.word	0x4f54300a
 8004b24:	4f54310a 	.word	0x4f54310a

08004b28 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	333c      	adds	r3, #60	; 0x3c
 8004b40:	3304      	adds	r3, #4
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	015a      	lsls	r2, r3, #5
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	4a15      	ldr	r2, [pc, #84]	; (8004bb0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d90e      	bls.n	8004b7c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d009      	beq.n	8004b7c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	015a      	lsls	r2, r3, #5
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	4413      	add	r3, r2
 8004b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b74:	461a      	mov	r2, r3
 8004b76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b7a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f006 fb9b 	bl	800b2b8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4a0a      	ldr	r2, [pc, #40]	; (8004bb0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d90c      	bls.n	8004ba4 <PCD_EP_OutSetupPacket_int+0x7c>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d108      	bne.n	8004ba4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	f004 f8e2 	bl	8008d68 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	4f54300a 	.word	0x4f54300a

08004bb4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	70fb      	strb	r3, [r7, #3]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004bcc:	78fb      	ldrb	r3, [r7, #3]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d107      	bne.n	8004be2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004bd2:	883b      	ldrh	r3, [r7, #0]
 8004bd4:	0419      	lsls	r1, r3, #16
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	629a      	str	r2, [r3, #40]	; 0x28
 8004be0:	e028      	b.n	8004c34 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be8:	0c1b      	lsrs	r3, r3, #16
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	4413      	add	r3, r2
 8004bee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	73fb      	strb	r3, [r7, #15]
 8004bf4:	e00d      	b.n	8004c12 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	7bfb      	ldrb	r3, [r7, #15]
 8004bfc:	3340      	adds	r3, #64	; 0x40
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4413      	add	r3, r2
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	0c1b      	lsrs	r3, r3, #16
 8004c06:	68ba      	ldr	r2, [r7, #8]
 8004c08:	4413      	add	r3, r2
 8004c0a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	73fb      	strb	r3, [r7, #15]
 8004c12:	7bfa      	ldrb	r2, [r7, #15]
 8004c14:	78fb      	ldrb	r3, [r7, #3]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d3ec      	bcc.n	8004bf6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004c1c:	883b      	ldrh	r3, [r7, #0]
 8004c1e:	0418      	lsls	r0, r3, #16
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6819      	ldr	r1, [r3, #0]
 8004c24:	78fb      	ldrb	r3, [r7, #3]
 8004c26:	3b01      	subs	r3, #1
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	4302      	orrs	r2, r0
 8004c2c:	3340      	adds	r3, #64	; 0x40
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	440b      	add	r3, r1
 8004c32:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004c42:	b480      	push	{r7}
 8004c44:	b083      	sub	sp, #12
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	887a      	ldrh	r2, [r7, #2]
 8004c54:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c96:	f043 0303 	orr.w	r3, r3, #3
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e0cc      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cc0:	4b68      	ldr	r3, [pc, #416]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 030f 	and.w	r3, r3, #15
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d90c      	bls.n	8004ce8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cce:	4b65      	ldr	r3, [pc, #404]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	b2d2      	uxtb	r2, r2
 8004cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b63      	ldr	r3, [pc, #396]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0b8      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d020      	beq.n	8004d36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d00:	4b59      	ldr	r3, [pc, #356]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	4a58      	ldr	r2, [pc, #352]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d18:	4b53      	ldr	r3, [pc, #332]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	4a52      	ldr	r2, [pc, #328]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d24:	4b50      	ldr	r3, [pc, #320]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	494d      	ldr	r1, [pc, #308]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d044      	beq.n	8004dcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d107      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4a:	4b47      	ldr	r3, [pc, #284]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d119      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e07f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d003      	beq.n	8004d6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d107      	bne.n	8004d7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d6a:	4b3f      	ldr	r3, [pc, #252]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d109      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e06f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d7a:	4b3b      	ldr	r3, [pc, #236]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e067      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d8a:	4b37      	ldr	r3, [pc, #220]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f023 0203 	bic.w	r2, r3, #3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	4934      	ldr	r1, [pc, #208]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d9c:	f7fd ffd0 	bl	8002d40 <HAL_GetTick>
 8004da0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da2:	e00a      	b.n	8004dba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da4:	f7fd ffcc 	bl	8002d40 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e04f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dba:	4b2b      	ldr	r3, [pc, #172]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 020c 	and.w	r2, r3, #12
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d1eb      	bne.n	8004da4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dcc:	4b25      	ldr	r3, [pc, #148]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 030f 	and.w	r3, r3, #15
 8004dd4:	683a      	ldr	r2, [r7, #0]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d20c      	bcs.n	8004df4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dda:	4b22      	ldr	r3, [pc, #136]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b20      	ldr	r3, [pc, #128]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e032      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e00:	4b19      	ldr	r3, [pc, #100]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	4916      	ldr	r1, [pc, #88]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e1e:	4b12      	ldr	r3, [pc, #72]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	490e      	ldr	r1, [pc, #56]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e32:	f000 fdc7 	bl	80059c4 <HAL_RCC_GetSysClockFreq>
 8004e36:	4602      	mov	r2, r0
 8004e38:	4b0b      	ldr	r3, [pc, #44]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	490a      	ldr	r1, [pc, #40]	; (8004e6c <HAL_RCC_ClockConfig+0x1c0>)
 8004e44:	5ccb      	ldrb	r3, [r1, r3]
 8004e46:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4a:	4a09      	ldr	r2, [pc, #36]	; (8004e70 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e4e:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <HAL_RCC_ClockConfig+0x1c8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fd ff30 	bl	8002cb8 <HAL_InitTick>

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40023c00 	.word	0x40023c00
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	0800ca20 	.word	0x0800ca20
 8004e70:	20000004 	.word	0x20000004
 8004e74:	20000008 	.word	0x20000008

08004e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e7c:	4b03      	ldr	r3, [pc, #12]	; (8004e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	20000004 	.word	0x20000004

08004e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e94:	f7ff fff0 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	4b05      	ldr	r3, [pc, #20]	; (8004eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	0a9b      	lsrs	r3, r3, #10
 8004ea0:	f003 0307 	and.w	r3, r3, #7
 8004ea4:	4903      	ldr	r1, [pc, #12]	; (8004eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ea6:	5ccb      	ldrb	r3, [r1, r3]
 8004ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	0800ca30 	.word	0x0800ca30

08004eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ebc:	f7ff ffdc 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	0b5b      	lsrs	r3, r3, #13
 8004ec8:	f003 0307 	and.w	r3, r3, #7
 8004ecc:	4903      	ldr	r1, [pc, #12]	; (8004edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ece:	5ccb      	ldrb	r3, [r1, r3]
 8004ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	40023800 	.word	0x40023800
 8004edc:	0800ca30 	.word	0x0800ca30

08004ee0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08c      	sub	sp, #48	; 0x30
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004f04:	2300      	movs	r3, #0
 8004f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d010      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004f18:	4b6f      	ldr	r3, [pc, #444]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f1e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f26:	496c      	ldr	r1, [pc, #432]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004f36:	2301      	movs	r3, #1
 8004f38:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d010      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004f46:	4b64      	ldr	r3, [pc, #400]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f4c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f54:	4960      	ldr	r1, [pc, #384]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004f64:	2301      	movs	r3, #1
 8004f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d017      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f74:	4b58      	ldr	r3, [pc, #352]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	4955      	ldr	r1, [pc, #340]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f92:	d101      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004f94:	2301      	movs	r3, #1
 8004f96:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d101      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0308 	and.w	r3, r3, #8
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d017      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004fb0:	4b49      	ldr	r3, [pc, #292]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004fb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fb6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fbe:	4946      	ldr	r1, [pc, #280]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fce:	d101      	bne.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0320 	and.w	r3, r3, #32
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 808a 	beq.w	8005102 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60bb      	str	r3, [r7, #8]
 8004ff2:	4b39      	ldr	r3, [pc, #228]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff6:	4a38      	ldr	r2, [pc, #224]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8004ffe:	4b36      	ldr	r3, [pc, #216]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005006:	60bb      	str	r3, [r7, #8]
 8005008:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800500a:	4b34      	ldr	r3, [pc, #208]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a33      	ldr	r2, [pc, #204]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005014:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005016:	f7fd fe93 	bl	8002d40 <HAL_GetTick>
 800501a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800501c:	e008      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800501e:	f7fd fe8f 	bl	8002d40 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d901      	bls.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e278      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005030:	4b2a      	ldr	r3, [pc, #168]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0f0      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800503c:	4b26      	ldr	r3, [pc, #152]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800503e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005040:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005044:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005046:	6a3b      	ldr	r3, [r7, #32]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d02f      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005054:	6a3a      	ldr	r2, [r7, #32]
 8005056:	429a      	cmp	r2, r3
 8005058:	d028      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800505a:	4b1f      	ldr	r3, [pc, #124]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800505c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800505e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005062:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005064:	4b1e      	ldr	r3, [pc, #120]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005066:	2201      	movs	r2, #1
 8005068:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800506a:	4b1d      	ldr	r3, [pc, #116]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800506c:	2200      	movs	r2, #0
 800506e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005070:	4a19      	ldr	r2, [pc, #100]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005076:	4b18      	ldr	r3, [pc, #96]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b01      	cmp	r3, #1
 8005080:	d114      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005082:	f7fd fe5d 	bl	8002d40 <HAL_GetTick>
 8005086:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005088:	e00a      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800508a:	f7fd fe59 	bl	8002d40 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	f241 3288 	movw	r2, #5000	; 0x1388
 8005098:	4293      	cmp	r3, r2
 800509a:	d901      	bls.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e240      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a0:	4b0d      	ldr	r3, [pc, #52]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80050a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d0ee      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050b8:	d114      	bne.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80050ba:	4b07      	ldr	r3, [pc, #28]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80050ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ce:	4902      	ldr	r1, [pc, #8]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	608b      	str	r3, [r1, #8]
 80050d4:	e00c      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80050d6:	bf00      	nop
 80050d8:	40023800 	.word	0x40023800
 80050dc:	40007000 	.word	0x40007000
 80050e0:	42470e40 	.word	0x42470e40
 80050e4:	4b4a      	ldr	r3, [pc, #296]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	4a49      	ldr	r2, [pc, #292]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050ea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80050ee:	6093      	str	r3, [r2, #8]
 80050f0:	4b47      	ldr	r3, [pc, #284]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050fc:	4944      	ldr	r1, [pc, #272]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0310 	and.w	r3, r3, #16
 800510a:	2b00      	cmp	r3, #0
 800510c:	d004      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8005114:	4b3f      	ldr	r3, [pc, #252]	; (8005214 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8005116:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00a      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005124:	4b3a      	ldr	r3, [pc, #232]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800512a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005132:	4937      	ldr	r1, [pc, #220]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005134:	4313      	orrs	r3, r2
 8005136:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00a      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005146:	4b32      	ldr	r3, [pc, #200]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005148:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800514c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005154:	492e      	ldr	r1, [pc, #184]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005156:	4313      	orrs	r3, r2
 8005158:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005164:	2b00      	cmp	r3, #0
 8005166:	d011      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005168:	4b29      	ldr	r3, [pc, #164]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800516a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800516e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005176:	4926      	ldr	r1, [pc, #152]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005178:	4313      	orrs	r3, r2
 800517a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005182:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005186:	d101      	bne.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005188:	2301      	movs	r3, #1
 800518a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00a      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005198:	4b1d      	ldr	r3, [pc, #116]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800519a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800519e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a6:	491a      	ldr	r1, [pc, #104]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d011      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80051ba:	4b15      	ldr	r3, [pc, #84]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80051bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051c0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051c8:	4911      	ldr	r1, [pc, #68]	; (8005210 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051d8:	d101      	bne.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80051da:	2301      	movs	r3, #1
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80051de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d005      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051ec:	f040 80ff 	bne.w	80053ee <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051f0:	4b09      	ldr	r3, [pc, #36]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051f6:	f7fd fda3 	bl	8002d40 <HAL_GetTick>
 80051fa:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051fc:	e00e      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051fe:	f7fd fd9f 	bl	8002d40 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d907      	bls.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e188      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005210:	40023800 	.word	0x40023800
 8005214:	424711e0 	.word	0x424711e0
 8005218:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800521c:	4b7e      	ldr	r3, [pc, #504]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1ea      	bne.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	2b00      	cmp	r3, #0
 8005232:	d003      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005238:	2b00      	cmp	r3, #0
 800523a:	d009      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005244:	2b00      	cmp	r3, #0
 8005246:	d028      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524c:	2b00      	cmp	r3, #0
 800524e:	d124      	bne.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005250:	4b71      	ldr	r3, [pc, #452]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005252:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005256:	0c1b      	lsrs	r3, r3, #16
 8005258:	f003 0303 	and.w	r3, r3, #3
 800525c:	3301      	adds	r3, #1
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005262:	4b6d      	ldr	r3, [pc, #436]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005264:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005268:	0e1b      	lsrs	r3, r3, #24
 800526a:	f003 030f 	and.w	r3, r3, #15
 800526e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	019b      	lsls	r3, r3, #6
 800527a:	431a      	orrs	r2, r3
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	085b      	lsrs	r3, r3, #1
 8005280:	3b01      	subs	r3, #1
 8005282:	041b      	lsls	r3, r3, #16
 8005284:	431a      	orrs	r2, r3
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	061b      	lsls	r3, r3, #24
 800528a:	431a      	orrs	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	071b      	lsls	r3, r3, #28
 8005292:	4961      	ldr	r1, [pc, #388]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0304 	and.w	r3, r3, #4
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d004      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052ae:	d00a      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d035      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052c4:	d130      	bne.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80052c6:	4b54      	ldr	r3, [pc, #336]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80052c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052cc:	0c1b      	lsrs	r3, r3, #16
 80052ce:	f003 0303 	and.w	r3, r3, #3
 80052d2:	3301      	adds	r3, #1
 80052d4:	005b      	lsls	r3, r3, #1
 80052d6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052d8:	4b4f      	ldr	r3, [pc, #316]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80052da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052de:	0f1b      	lsrs	r3, r3, #28
 80052e0:	f003 0307 	and.w	r3, r3, #7
 80052e4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	019b      	lsls	r3, r3, #6
 80052f0:	431a      	orrs	r2, r3
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	085b      	lsrs	r3, r3, #1
 80052f6:	3b01      	subs	r3, #1
 80052f8:	041b      	lsls	r3, r3, #16
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	061b      	lsls	r3, r3, #24
 8005302:	431a      	orrs	r2, r3
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	071b      	lsls	r3, r3, #28
 8005308:	4943      	ldr	r1, [pc, #268]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005310:	4b41      	ldr	r3, [pc, #260]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005312:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005316:	f023 021f 	bic.w	r2, r3, #31
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	3b01      	subs	r3, #1
 8005320:	493d      	ldr	r1, [pc, #244]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005322:	4313      	orrs	r3, r2
 8005324:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005330:	2b00      	cmp	r3, #0
 8005332:	d029      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005338:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800533c:	d124      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800533e:	4b36      	ldr	r3, [pc, #216]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005344:	0c1b      	lsrs	r3, r3, #16
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	3301      	adds	r3, #1
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005350:	4b31      	ldr	r3, [pc, #196]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005352:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005356:	0f1b      	lsrs	r3, r3, #28
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	019b      	lsls	r3, r3, #6
 8005368:	431a      	orrs	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	085b      	lsrs	r3, r3, #1
 8005370:	3b01      	subs	r3, #1
 8005372:	041b      	lsls	r3, r3, #16
 8005374:	431a      	orrs	r2, r3
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	061b      	lsls	r3, r3, #24
 800537a:	431a      	orrs	r2, r3
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	071b      	lsls	r3, r3, #28
 8005380:	4925      	ldr	r1, [pc, #148]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005382:	4313      	orrs	r3, r2
 8005384:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005390:	2b00      	cmp	r3, #0
 8005392:	d016      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	019b      	lsls	r3, r3, #6
 800539e:	431a      	orrs	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	085b      	lsrs	r3, r3, #1
 80053a6:	3b01      	subs	r3, #1
 80053a8:	041b      	lsls	r3, r3, #16
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	061b      	lsls	r3, r3, #24
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	071b      	lsls	r3, r3, #28
 80053ba:	4917      	ldr	r1, [pc, #92]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053c2:	4b16      	ldr	r3, [pc, #88]	; (800541c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80053c4:	2201      	movs	r2, #1
 80053c6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053c8:	f7fd fcba 	bl	8002d40 <HAL_GetTick>
 80053cc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053ce:	e008      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80053d0:	f7fd fcb6 	bl	8002d40 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d901      	bls.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e09f      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053e2:	4b0d      	ldr	r3, [pc, #52]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d0f0      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80053ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	f040 8095 	bne.w	8005520 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80053f6:	4b0a      	ldr	r3, [pc, #40]	; (8005420 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053fc:	f7fd fca0 	bl	8002d40 <HAL_GetTick>
 8005400:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005402:	e00f      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005404:	f7fd fc9c 	bl	8002d40 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d908      	bls.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e085      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005416:	bf00      	nop
 8005418:	40023800 	.word	0x40023800
 800541c:	42470068 	.word	0x42470068
 8005420:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005424:	4b41      	ldr	r3, [pc, #260]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800542c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005430:	d0e8      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0304 	and.w	r3, r3, #4
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005442:	2b00      	cmp	r3, #0
 8005444:	d009      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800544e:	2b00      	cmp	r3, #0
 8005450:	d02b      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005456:	2b00      	cmp	r3, #0
 8005458:	d127      	bne.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800545a:	4b34      	ldr	r3, [pc, #208]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005460:	0c1b      	lsrs	r3, r3, #16
 8005462:	f003 0303 	and.w	r3, r3, #3
 8005466:	3301      	adds	r3, #1
 8005468:	005b      	lsls	r3, r3, #1
 800546a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	699a      	ldr	r2, [r3, #24]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	019b      	lsls	r3, r3, #6
 8005476:	431a      	orrs	r2, r3
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	085b      	lsrs	r3, r3, #1
 800547c:	3b01      	subs	r3, #1
 800547e:	041b      	lsls	r3, r3, #16
 8005480:	431a      	orrs	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005486:	061b      	lsls	r3, r3, #24
 8005488:	4928      	ldr	r1, [pc, #160]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005490:	4b26      	ldr	r3, [pc, #152]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005492:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005496:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549e:	3b01      	subs	r3, #1
 80054a0:	021b      	lsls	r3, r3, #8
 80054a2:	4922      	ldr	r1, [pc, #136]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d01d      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054be:	d118      	bne.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054c0:	4b1a      	ldr	r3, [pc, #104]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c6:	0e1b      	lsrs	r3, r3, #24
 80054c8:	f003 030f 	and.w	r3, r3, #15
 80054cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	019b      	lsls	r3, r3, #6
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	085b      	lsrs	r3, r3, #1
 80054e0:	3b01      	subs	r3, #1
 80054e2:	041b      	lsls	r3, r3, #16
 80054e4:	431a      	orrs	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	061b      	lsls	r3, r3, #24
 80054ea:	4910      	ldr	r1, [pc, #64]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80054f2:	4b0f      	ldr	r3, [pc, #60]	; (8005530 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80054f4:	2201      	movs	r2, #1
 80054f6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054f8:	f7fd fc22 	bl	8002d40 <HAL_GetTick>
 80054fc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054fe:	e008      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005500:	f7fd fc1e 	bl	8002d40 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d901      	bls.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e007      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005512:	4b06      	ldr	r3, [pc, #24]	; (800552c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800551a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800551e:	d1ef      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3730      	adds	r7, #48	; 0x30
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	40023800 	.word	0x40023800
 8005530:	42470070 	.word	0x42470070

08005534 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005534:	b480      	push	{r7}
 8005536:	b089      	sub	sp, #36	; 0x24
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005544:	2300      	movs	r3, #0
 8005546:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8005548:	2300      	movs	r3, #0
 800554a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	3b01      	subs	r3, #1
 8005558:	2b07      	cmp	r3, #7
 800555a:	f200 8224 	bhi.w	80059a6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800555e:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005564:	08005767 	.word	0x08005767
 8005568:	08005891 	.word	0x08005891
 800556c:	080059a7 	.word	0x080059a7
 8005570:	08005585 	.word	0x08005585
 8005574:	080059a7 	.word	0x080059a7
 8005578:	080059a7 	.word	0x080059a7
 800557c:	080059a7 	.word	0x080059a7
 8005580:	08005585 	.word	0x08005585
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8005584:	4ba8      	ldr	r3, [pc, #672]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005586:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800558a:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8005592:	613b      	str	r3, [r7, #16]
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800559a:	f000 80d6 	beq.w	800574a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055a4:	f200 80dd 	bhi.w	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055ae:	f000 809f 	beq.w	80056f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055b8:	f200 80d3 	bhi.w	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055c2:	d05b      	beq.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055ca:	f200 80ca 	bhi.w	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80055d4:	f000 80b6 	beq.w	8005744 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80055de:	f200 80c0 	bhi.w	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80055e8:	f000 8082 	beq.w	80056f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80055f2:	f200 80b6 	bhi.w	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d004      	beq.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005602:	d03b      	beq.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8005604:	e0ad      	b.n	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005606:	4b88      	ldr	r3, [pc, #544]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d109      	bne.n	8005626 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8005612:	4b85      	ldr	r3, [pc, #532]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005614:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005618:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800561c:	4a83      	ldr	r2, [pc, #524]	; (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800561e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005622:	61bb      	str	r3, [r7, #24]
 8005624:	e008      	b.n	8005638 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8005626:	4b80      	ldr	r3, [pc, #512]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800562c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005630:	4a7f      	ldr	r2, [pc, #508]	; (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005632:	fbb2 f3f3 	udiv	r3, r2, r3
 8005636:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8005638:	4b7b      	ldr	r3, [pc, #492]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800563a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800563e:	0e1b      	lsrs	r3, r3, #24
 8005640:	f003 030f 	and.w	r3, r3, #15
 8005644:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 8005646:	4b78      	ldr	r3, [pc, #480]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005648:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800564c:	099b      	lsrs	r3, r3, #6
 800564e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005652:	69ba      	ldr	r2, [r7, #24]
 8005654:	fb03 f202 	mul.w	r2, r3, r2
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	fbb2 f3f3 	udiv	r3, r2, r3
 800565e:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8005660:	4b71      	ldr	r3, [pc, #452]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005662:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005666:	0a1b      	lsrs	r3, r3, #8
 8005668:	f003 031f 	and.w	r3, r3, #31
 800566c:	3301      	adds	r3, #1
 800566e:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8005670:	69fa      	ldr	r2, [r7, #28]
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	fbb2 f3f3 	udiv	r3, r2, r3
 8005678:	61fb      	str	r3, [r7, #28]
          break;
 800567a:	e073      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800567c:	4b6a      	ldr	r3, [pc, #424]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d109      	bne.n	800569c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005688:	4b67      	ldr	r3, [pc, #412]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800568a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800568e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005692:	4a66      	ldr	r2, [pc, #408]	; (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005694:	fbb2 f3f3 	udiv	r3, r2, r3
 8005698:	61bb      	str	r3, [r7, #24]
 800569a:	e008      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 800569c:	4b62      	ldr	r3, [pc, #392]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800569e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056a6:	4a62      	ldr	r2, [pc, #392]	; (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80056a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ac:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80056ae:	4b5e      	ldr	r3, [pc, #376]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80056b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056b4:	0e1b      	lsrs	r3, r3, #24
 80056b6:	f003 030f 	and.w	r3, r3, #15
 80056ba:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 80056bc:	4b5a      	ldr	r3, [pc, #360]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80056be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056c2:	099b      	lsrs	r3, r3, #6
 80056c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	fb03 f202 	mul.w	r2, r3, r2
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d4:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80056d6:	4b54      	ldr	r3, [pc, #336]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80056d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056dc:	f003 031f 	and.w	r3, r3, #31
 80056e0:	3301      	adds	r3, #1
 80056e2:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ec:	61fb      	str	r3, [r7, #28]
          break;
 80056ee:	e039      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80056f0:	4b4d      	ldr	r3, [pc, #308]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d108      	bne.n	800570e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80056fc:	4b4a      	ldr	r3, [pc, #296]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005704:	4a49      	ldr	r2, [pc, #292]	; (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005706:	fbb2 f3f3 	udiv	r3, r2, r3
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	e007      	b.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800570e:	4b46      	ldr	r3, [pc, #280]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005716:	4a46      	ldr	r2, [pc, #280]	; (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005718:	fbb2 f3f3 	udiv	r3, r2, r3
 800571c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 800571e:	4b42      	ldr	r3, [pc, #264]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	0f1b      	lsrs	r3, r3, #28
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 800572a:	4b3f      	ldr	r3, [pc, #252]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	099b      	lsrs	r3, r3, #6
 8005730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	fb03 f202 	mul.w	r2, r3, r2
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005740:	61fb      	str	r3, [r7, #28]
          break;
 8005742:	e00f      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005744:	4b3b      	ldr	r3, [pc, #236]	; (8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005746:	61fb      	str	r3, [r7, #28]
          break;
 8005748:	e00c      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800574a:	4b37      	ldr	r3, [pc, #220]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d102      	bne.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8005756:	4b35      	ldr	r3, [pc, #212]	; (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005758:	61fb      	str	r3, [r7, #28]
          break;
 800575a:	e003      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 800575c:	4b34      	ldr	r3, [pc, #208]	; (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800575e:	61fb      	str	r3, [r7, #28]
          break;
 8005760:	e000      	b.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8005762:	bf00      	nop
        }
      }
      break;
 8005764:	e11f      	b.n	80059a6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8005766:	4b30      	ldr	r3, [pc, #192]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005768:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800576c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8005770:	60fb      	str	r3, [r7, #12]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005778:	d079      	beq.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005780:	f200 8082 	bhi.w	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800578a:	d03c      	beq.n	8005806 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005792:	d879      	bhi.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d006      	beq.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80057a0:	d172      	bne.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80057a2:	4b24      	ldr	r3, [pc, #144]	; (8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80057a4:	61fb      	str	r3, [r7, #28]
          break;
 80057a6:	e072      	b.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80057a8:	4b1f      	ldr	r3, [pc, #124]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057b4:	d109      	bne.n	80057ca <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80057b6:	4b1c      	ldr	r3, [pc, #112]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057c0:	4a1b      	ldr	r2, [pc, #108]	; (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80057c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c6:	61bb      	str	r3, [r7, #24]
 80057c8:	e008      	b.n	80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80057ca:	4b17      	ldr	r3, [pc, #92]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057d4:	4a15      	ldr	r2, [pc, #84]	; (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80057d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057da:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80057dc:	4b12      	ldr	r3, [pc, #72]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057e2:	099b      	lsrs	r3, r3, #6
 80057e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	fb02 f303 	mul.w	r3, r2, r3
 80057ee:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80057f0:	4b0d      	ldr	r3, [pc, #52]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80057f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057f6:	0f1b      	lsrs	r3, r3, #28
 80057f8:	f003 0307 	and.w	r3, r3, #7
 80057fc:	68ba      	ldr	r2, [r7, #8]
 80057fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005802:	61fb      	str	r3, [r7, #28]
          break;
 8005804:	e043      	b.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005806:	4b08      	ldr	r3, [pc, #32]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800580e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005812:	d111      	bne.n	8005838 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005814:	4b04      	ldr	r3, [pc, #16]	; (8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800581c:	4a04      	ldr	r2, [pc, #16]	; (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800581e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005822:	61bb      	str	r3, [r7, #24]
 8005824:	e010      	b.n	8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8005826:	bf00      	nop
 8005828:	40023800 	.word	0x40023800
 800582c:	00f42400 	.word	0x00f42400
 8005830:	00b71b00 	.word	0x00b71b00
 8005834:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005838:	4b5e      	ldr	r3, [pc, #376]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005840:	4a5d      	ldr	r2, [pc, #372]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005842:	fbb2 f3f3 	udiv	r3, r2, r3
 8005846:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8005848:	4b5a      	ldr	r3, [pc, #360]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	099b      	lsrs	r3, r3, #6
 800584e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	fb02 f303 	mul.w	r3, r2, r3
 8005858:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800585a:	4b56      	ldr	r3, [pc, #344]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	0f1b      	lsrs	r3, r3, #28
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	fbb2 f3f3 	udiv	r3, r2, r3
 800586a:	61fb      	str	r3, [r7, #28]
          break;
 800586c:	e00f      	b.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800586e:	4b51      	ldr	r3, [pc, #324]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005876:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800587a:	d102      	bne.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 800587c:	4b4f      	ldr	r3, [pc, #316]	; (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800587e:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8005880:	e005      	b.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8005882:	4b4d      	ldr	r3, [pc, #308]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005884:	61fb      	str	r3, [r7, #28]
          break;
 8005886:	e002      	b.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	61fb      	str	r3, [r7, #28]
          break;
 800588c:	bf00      	nop
        }
      }
      break;
 800588e:	e08a      	b.n	80059a6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8005890:	4b48      	ldr	r3, [pc, #288]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005892:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005896:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80058a2:	d06f      	beq.n	8005984 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80058aa:	d878      	bhi.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058b2:	d03c      	beq.n	800592e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058ba:	d870      	bhi.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d006      	beq.n	80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058c8:	d169      	bne.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80058ca:	4b3d      	ldr	r3, [pc, #244]	; (80059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80058cc:	61fb      	str	r3, [r7, #28]
          break;
 80058ce:	e069      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80058d0:	4b38      	ldr	r3, [pc, #224]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058dc:	d109      	bne.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80058de:	4b35      	ldr	r3, [pc, #212]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80058e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058e8:	4a34      	ldr	r2, [pc, #208]	; (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80058ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ee:	61bb      	str	r3, [r7, #24]
 80058f0:	e008      	b.n	8005904 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80058f2:	4b30      	ldr	r3, [pc, #192]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80058f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058fc:	4a2e      	ldr	r2, [pc, #184]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80058fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005902:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005904:	4b2b      	ldr	r3, [pc, #172]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005906:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800590a:	099b      	lsrs	r3, r3, #6
 800590c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005918:	4b26      	ldr	r3, [pc, #152]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800591a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800591e:	0f1b      	lsrs	r3, r3, #28
 8005920:	f003 0307 	and.w	r3, r3, #7
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	fbb2 f3f3 	udiv	r3, r2, r3
 800592a:	61fb      	str	r3, [r7, #28]
          break;
 800592c:	e03a      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800592e:	4b21      	ldr	r3, [pc, #132]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005936:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800593a:	d108      	bne.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800593c:	4b1d      	ldr	r3, [pc, #116]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005944:	4a1d      	ldr	r2, [pc, #116]	; (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005946:	fbb2 f3f3 	udiv	r3, r2, r3
 800594a:	61bb      	str	r3, [r7, #24]
 800594c:	e007      	b.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800594e:	4b19      	ldr	r3, [pc, #100]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005956:	4a18      	ldr	r2, [pc, #96]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005958:	fbb2 f3f3 	udiv	r3, r2, r3
 800595c:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800595e:	4b15      	ldr	r3, [pc, #84]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	099b      	lsrs	r3, r3, #6
 8005964:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	fb02 f303 	mul.w	r3, r2, r3
 800596e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8005970:	4b10      	ldr	r3, [pc, #64]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	0f1b      	lsrs	r3, r3, #28
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	68ba      	ldr	r2, [r7, #8]
 800597c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005980:	61fb      	str	r3, [r7, #28]
          break;
 8005982:	e00f      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005984:	4b0b      	ldr	r3, [pc, #44]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800598c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005990:	d102      	bne.n	8005998 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8005992:	4b0a      	ldr	r3, [pc, #40]	; (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005994:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8005996:	e005      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8005998:	4b07      	ldr	r3, [pc, #28]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800599a:	61fb      	str	r3, [r7, #28]
          break;
 800599c:	e002      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	61fb      	str	r3, [r7, #28]
          break;
 80059a2:	bf00      	nop
        }
      }
      break;
 80059a4:	bf00      	nop
    }
  }
  return frequency;
 80059a6:	69fb      	ldr	r3, [r7, #28]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3724      	adds	r7, #36	; 0x24
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr
 80059b4:	40023800 	.word	0x40023800
 80059b8:	00f42400 	.word	0x00f42400
 80059bc:	00b71b00 	.word	0x00b71b00
 80059c0:	00bb8000 	.word	0x00bb8000

080059c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059c8:	b0a6      	sub	sp, #152	; 0x98
 80059ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80059de:	2300      	movs	r3, #0
 80059e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059ea:	4bc8      	ldr	r3, [pc, #800]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f003 030c 	and.w	r3, r3, #12
 80059f2:	2b0c      	cmp	r3, #12
 80059f4:	f200 817e 	bhi.w	8005cf4 <HAL_RCC_GetSysClockFreq+0x330>
 80059f8:	a201      	add	r2, pc, #4	; (adr r2, 8005a00 <HAL_RCC_GetSysClockFreq+0x3c>)
 80059fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fe:	bf00      	nop
 8005a00:	08005a35 	.word	0x08005a35
 8005a04:	08005cf5 	.word	0x08005cf5
 8005a08:	08005cf5 	.word	0x08005cf5
 8005a0c:	08005cf5 	.word	0x08005cf5
 8005a10:	08005a3d 	.word	0x08005a3d
 8005a14:	08005cf5 	.word	0x08005cf5
 8005a18:	08005cf5 	.word	0x08005cf5
 8005a1c:	08005cf5 	.word	0x08005cf5
 8005a20:	08005a45 	.word	0x08005a45
 8005a24:	08005cf5 	.word	0x08005cf5
 8005a28:	08005cf5 	.word	0x08005cf5
 8005a2c:	08005cf5 	.word	0x08005cf5
 8005a30:	08005baf 	.word	0x08005baf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a34:	4bb6      	ldr	r3, [pc, #728]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005a36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8005a3a:	e15f      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a3c:	4bb5      	ldr	r3, [pc, #724]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x350>)
 8005a3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005a42:	e15b      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a44:	4bb1      	ldr	r3, [pc, #708]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a4c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a50:	4bae      	ldr	r3, [pc, #696]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d031      	beq.n	8005ac0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a5c:	4bab      	ldr	r3, [pc, #684]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	099b      	lsrs	r3, r3, #6
 8005a62:	2200      	movs	r2, #0
 8005a64:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a66:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a6e:	663b      	str	r3, [r7, #96]	; 0x60
 8005a70:	2300      	movs	r3, #0
 8005a72:	667b      	str	r3, [r7, #100]	; 0x64
 8005a74:	4ba7      	ldr	r3, [pc, #668]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x350>)
 8005a76:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8005a7a:	462a      	mov	r2, r5
 8005a7c:	fb03 f202 	mul.w	r2, r3, r2
 8005a80:	2300      	movs	r3, #0
 8005a82:	4621      	mov	r1, r4
 8005a84:	fb01 f303 	mul.w	r3, r1, r3
 8005a88:	4413      	add	r3, r2
 8005a8a:	4aa2      	ldr	r2, [pc, #648]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x350>)
 8005a8c:	4621      	mov	r1, r4
 8005a8e:	fba1 1202 	umull	r1, r2, r1, r2
 8005a92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005a94:	460a      	mov	r2, r1
 8005a96:	67ba      	str	r2, [r7, #120]	; 0x78
 8005a98:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005a9a:	4413      	add	r3, r2
 8005a9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005a9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	65bb      	str	r3, [r7, #88]	; 0x58
 8005aa6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005aa8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005aac:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8005ab0:	f7fb f898 	bl	8000be4 <__aeabi_uldivmod>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4613      	mov	r3, r2
 8005aba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005abe:	e064      	b.n	8005b8a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ac0:	4b92      	ldr	r3, [pc, #584]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	099b      	lsrs	r3, r3, #6
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	653b      	str	r3, [r7, #80]	; 0x50
 8005aca:	657a      	str	r2, [r7, #84]	; 0x54
 8005acc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ad2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ad8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8005adc:	4622      	mov	r2, r4
 8005ade:	462b      	mov	r3, r5
 8005ae0:	f04f 0000 	mov.w	r0, #0
 8005ae4:	f04f 0100 	mov.w	r1, #0
 8005ae8:	0159      	lsls	r1, r3, #5
 8005aea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005aee:	0150      	lsls	r0, r2, #5
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	4621      	mov	r1, r4
 8005af6:	1a51      	subs	r1, r2, r1
 8005af8:	6139      	str	r1, [r7, #16]
 8005afa:	4629      	mov	r1, r5
 8005afc:	eb63 0301 	sbc.w	r3, r3, r1
 8005b00:	617b      	str	r3, [r7, #20]
 8005b02:	f04f 0200 	mov.w	r2, #0
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b0e:	4659      	mov	r1, fp
 8005b10:	018b      	lsls	r3, r1, #6
 8005b12:	4651      	mov	r1, sl
 8005b14:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b18:	4651      	mov	r1, sl
 8005b1a:	018a      	lsls	r2, r1, #6
 8005b1c:	4651      	mov	r1, sl
 8005b1e:	ebb2 0801 	subs.w	r8, r2, r1
 8005b22:	4659      	mov	r1, fp
 8005b24:	eb63 0901 	sbc.w	r9, r3, r1
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	f04f 0300 	mov.w	r3, #0
 8005b30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b3c:	4690      	mov	r8, r2
 8005b3e:	4699      	mov	r9, r3
 8005b40:	4623      	mov	r3, r4
 8005b42:	eb18 0303 	adds.w	r3, r8, r3
 8005b46:	60bb      	str	r3, [r7, #8]
 8005b48:	462b      	mov	r3, r5
 8005b4a:	eb49 0303 	adc.w	r3, r9, r3
 8005b4e:	60fb      	str	r3, [r7, #12]
 8005b50:	f04f 0200 	mov.w	r2, #0
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	028b      	lsls	r3, r1, #10
 8005b60:	4621      	mov	r1, r4
 8005b62:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b66:	4621      	mov	r1, r4
 8005b68:	028a      	lsls	r2, r1, #10
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005b72:	2200      	movs	r2, #0
 8005b74:	643b      	str	r3, [r7, #64]	; 0x40
 8005b76:	647a      	str	r2, [r7, #68]	; 0x44
 8005b78:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b7c:	f7fb f832 	bl	8000be4 <__aeabi_uldivmod>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4613      	mov	r3, r2
 8005b86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b8a:	4b60      	ldr	r3, [pc, #384]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	0c1b      	lsrs	r3, r3, #16
 8005b90:	f003 0303 	and.w	r3, r3, #3
 8005b94:	3301      	adds	r3, #1
 8005b96:	005b      	lsls	r3, r3, #1
 8005b98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8005b9c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005ba0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ba8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005bac:	e0a6      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005bae:	4b57      	ldr	r3, [pc, #348]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005bba:	4b54      	ldr	r3, [pc, #336]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d02a      	beq.n	8005c1c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bc6:	4b51      	ldr	r3, [pc, #324]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	099b      	lsrs	r3, r3, #6
 8005bcc:	2200      	movs	r2, #0
 8005bce:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bd0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005bd8:	2100      	movs	r1, #0
 8005bda:	4b4e      	ldr	r3, [pc, #312]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x350>)
 8005bdc:	fb03 f201 	mul.w	r2, r3, r1
 8005be0:	2300      	movs	r3, #0
 8005be2:	fb00 f303 	mul.w	r3, r0, r3
 8005be6:	4413      	add	r3, r2
 8005be8:	4a4a      	ldr	r2, [pc, #296]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x350>)
 8005bea:	fba0 1202 	umull	r1, r2, r0, r2
 8005bee:	677a      	str	r2, [r7, #116]	; 0x74
 8005bf0:	460a      	mov	r2, r1
 8005bf2:	673a      	str	r2, [r7, #112]	; 0x70
 8005bf4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005bf6:	4413      	add	r3, r2
 8005bf8:	677b      	str	r3, [r7, #116]	; 0x74
 8005bfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005bfe:	2200      	movs	r2, #0
 8005c00:	633b      	str	r3, [r7, #48]	; 0x30
 8005c02:	637a      	str	r2, [r7, #52]	; 0x34
 8005c04:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005c08:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8005c0c:	f7fa ffea 	bl	8000be4 <__aeabi_uldivmod>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	4613      	mov	r3, r2
 8005c16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005c1a:	e05b      	b.n	8005cd4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c1c:	4b3b      	ldr	r3, [pc, #236]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	099b      	lsrs	r3, r3, #6
 8005c22:	2200      	movs	r2, #0
 8005c24:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c2e:	623b      	str	r3, [r7, #32]
 8005c30:	2300      	movs	r3, #0
 8005c32:	627b      	str	r3, [r7, #36]	; 0x24
 8005c34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005c38:	4642      	mov	r2, r8
 8005c3a:	464b      	mov	r3, r9
 8005c3c:	f04f 0000 	mov.w	r0, #0
 8005c40:	f04f 0100 	mov.w	r1, #0
 8005c44:	0159      	lsls	r1, r3, #5
 8005c46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c4a:	0150      	lsls	r0, r2, #5
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	460b      	mov	r3, r1
 8005c50:	4641      	mov	r1, r8
 8005c52:	ebb2 0a01 	subs.w	sl, r2, r1
 8005c56:	4649      	mov	r1, r9
 8005c58:	eb63 0b01 	sbc.w	fp, r3, r1
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	f04f 0300 	mov.w	r3, #0
 8005c64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005c68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005c6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005c70:	ebb2 040a 	subs.w	r4, r2, sl
 8005c74:	eb63 050b 	sbc.w	r5, r3, fp
 8005c78:	f04f 0200 	mov.w	r2, #0
 8005c7c:	f04f 0300 	mov.w	r3, #0
 8005c80:	00eb      	lsls	r3, r5, #3
 8005c82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c86:	00e2      	lsls	r2, r4, #3
 8005c88:	4614      	mov	r4, r2
 8005c8a:	461d      	mov	r5, r3
 8005c8c:	4643      	mov	r3, r8
 8005c8e:	18e3      	adds	r3, r4, r3
 8005c90:	603b      	str	r3, [r7, #0]
 8005c92:	464b      	mov	r3, r9
 8005c94:	eb45 0303 	adc.w	r3, r5, r3
 8005c98:	607b      	str	r3, [r7, #4]
 8005c9a:	f04f 0200 	mov.w	r2, #0
 8005c9e:	f04f 0300 	mov.w	r3, #0
 8005ca2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ca6:	4629      	mov	r1, r5
 8005ca8:	028b      	lsls	r3, r1, #10
 8005caa:	4621      	mov	r1, r4
 8005cac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005cb0:	4621      	mov	r1, r4
 8005cb2:	028a      	lsls	r2, r1, #10
 8005cb4:	4610      	mov	r0, r2
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	61bb      	str	r3, [r7, #24]
 8005cc0:	61fa      	str	r2, [r7, #28]
 8005cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cc6:	f7fa ff8d 	bl	8000be4 <__aeabi_uldivmod>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4613      	mov	r3, r2
 8005cd0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005cd4:	4b0d      	ldr	r3, [pc, #52]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x348>)
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	0f1b      	lsrs	r3, r3, #28
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8005ce2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005ce6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005cf2:	e003      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cf4:	4b06      	ldr	r3, [pc, #24]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005cf6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005cfa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3798      	adds	r7, #152	; 0x98
 8005d04:	46bd      	mov	sp, r7
 8005d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d0a:	bf00      	nop
 8005d0c:	40023800 	.word	0x40023800
 8005d10:	00f42400 	.word	0x00f42400
 8005d14:	00b71b00 	.word	0x00b71b00

08005d18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e28d      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f000 8083 	beq.w	8005e3e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005d38:	4b94      	ldr	r3, [pc, #592]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 030c 	and.w	r3, r3, #12
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d019      	beq.n	8005d78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005d44:	4b91      	ldr	r3, [pc, #580]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d106      	bne.n	8005d5e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005d50:	4b8e      	ldr	r3, [pc, #568]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d5c:	d00c      	beq.n	8005d78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d5e:	4b8b      	ldr	r3, [pc, #556]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005d66:	2b0c      	cmp	r3, #12
 8005d68:	d112      	bne.n	8005d90 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d6a:	4b88      	ldr	r3, [pc, #544]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d76:	d10b      	bne.n	8005d90 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d78:	4b84      	ldr	r3, [pc, #528]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d05b      	beq.n	8005e3c <HAL_RCC_OscConfig+0x124>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d157      	bne.n	8005e3c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e25a      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d98:	d106      	bne.n	8005da8 <HAL_RCC_OscConfig+0x90>
 8005d9a:	4b7c      	ldr	r3, [pc, #496]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a7b      	ldr	r2, [pc, #492]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	e01d      	b.n	8005de4 <HAL_RCC_OscConfig+0xcc>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005db0:	d10c      	bne.n	8005dcc <HAL_RCC_OscConfig+0xb4>
 8005db2:	4b76      	ldr	r3, [pc, #472]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a75      	ldr	r2, [pc, #468]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005db8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	4b73      	ldr	r3, [pc, #460]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a72      	ldr	r2, [pc, #456]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dc8:	6013      	str	r3, [r2, #0]
 8005dca:	e00b      	b.n	8005de4 <HAL_RCC_OscConfig+0xcc>
 8005dcc:	4b6f      	ldr	r3, [pc, #444]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a6e      	ldr	r2, [pc, #440]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dd6:	6013      	str	r3, [r2, #0]
 8005dd8:	4b6c      	ldr	r3, [pc, #432]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a6b      	ldr	r2, [pc, #428]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d013      	beq.n	8005e14 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dec:	f7fc ffa8 	bl	8002d40 <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005df4:	f7fc ffa4 	bl	8002d40 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b64      	cmp	r3, #100	; 0x64
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e21f      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e06:	4b61      	ldr	r3, [pc, #388]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d0f0      	beq.n	8005df4 <HAL_RCC_OscConfig+0xdc>
 8005e12:	e014      	b.n	8005e3e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e14:	f7fc ff94 	bl	8002d40 <HAL_GetTick>
 8005e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e1a:	e008      	b.n	8005e2e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e1c:	f7fc ff90 	bl	8002d40 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	2b64      	cmp	r3, #100	; 0x64
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e20b      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e2e:	4b57      	ldr	r3, [pc, #348]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1f0      	bne.n	8005e1c <HAL_RCC_OscConfig+0x104>
 8005e3a:	e000      	b.n	8005e3e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d06f      	beq.n	8005f2a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005e4a:	4b50      	ldr	r3, [pc, #320]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f003 030c 	and.w	r3, r3, #12
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d017      	beq.n	8005e86 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005e56:	4b4d      	ldr	r3, [pc, #308]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d105      	bne.n	8005e6e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005e62:	4b4a      	ldr	r3, [pc, #296]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00b      	beq.n	8005e86 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e6e:	4b47      	ldr	r3, [pc, #284]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005e76:	2b0c      	cmp	r3, #12
 8005e78:	d11c      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e7a:	4b44      	ldr	r3, [pc, #272]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d116      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e86:	4b41      	ldr	r3, [pc, #260]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0302 	and.w	r3, r3, #2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d005      	beq.n	8005e9e <HAL_RCC_OscConfig+0x186>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d001      	beq.n	8005e9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e1d3      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e9e:	4b3b      	ldr	r3, [pc, #236]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	00db      	lsls	r3, r3, #3
 8005eac:	4937      	ldr	r1, [pc, #220]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eb2:	e03a      	b.n	8005f2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d020      	beq.n	8005efe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ebc:	4b34      	ldr	r3, [pc, #208]	; (8005f90 <HAL_RCC_OscConfig+0x278>)
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ec2:	f7fc ff3d 	bl	8002d40 <HAL_GetTick>
 8005ec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec8:	e008      	b.n	8005edc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eca:	f7fc ff39 	bl	8002d40 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d901      	bls.n	8005edc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e1b4      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005edc:	4b2b      	ldr	r3, [pc, #172]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0f0      	beq.n	8005eca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee8:	4b28      	ldr	r3, [pc, #160]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	00db      	lsls	r3, r3, #3
 8005ef6:	4925      	ldr	r1, [pc, #148]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	600b      	str	r3, [r1, #0]
 8005efc:	e015      	b.n	8005f2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005efe:	4b24      	ldr	r3, [pc, #144]	; (8005f90 <HAL_RCC_OscConfig+0x278>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f04:	f7fc ff1c 	bl	8002d40 <HAL_GetTick>
 8005f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f0a:	e008      	b.n	8005f1e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f0c:	f7fc ff18 	bl	8002d40 <HAL_GetTick>
 8005f10:	4602      	mov	r2, r0
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	2b02      	cmp	r3, #2
 8005f18:	d901      	bls.n	8005f1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e193      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f1e:	4b1b      	ldr	r3, [pc, #108]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1f0      	bne.n	8005f0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0308 	and.w	r3, r3, #8
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d036      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d016      	beq.n	8005f6c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f3e:	4b15      	ldr	r3, [pc, #84]	; (8005f94 <HAL_RCC_OscConfig+0x27c>)
 8005f40:	2201      	movs	r2, #1
 8005f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f44:	f7fc fefc 	bl	8002d40 <HAL_GetTick>
 8005f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f4a:	e008      	b.n	8005f5e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f4c:	f7fc fef8 	bl	8002d40 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d901      	bls.n	8005f5e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e173      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f5e:	4b0b      	ldr	r3, [pc, #44]	; (8005f8c <HAL_RCC_OscConfig+0x274>)
 8005f60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d0f0      	beq.n	8005f4c <HAL_RCC_OscConfig+0x234>
 8005f6a:	e01b      	b.n	8005fa4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f6c:	4b09      	ldr	r3, [pc, #36]	; (8005f94 <HAL_RCC_OscConfig+0x27c>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f72:	f7fc fee5 	bl	8002d40 <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f78:	e00e      	b.n	8005f98 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f7a:	f7fc fee1 	bl	8002d40 <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d907      	bls.n	8005f98 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e15c      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
 8005f8c:	40023800 	.word	0x40023800
 8005f90:	42470000 	.word	0x42470000
 8005f94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f98:	4b8a      	ldr	r3, [pc, #552]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8005f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1ea      	bne.n	8005f7a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0304 	and.w	r3, r3, #4
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 8097 	beq.w	80060e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fb6:	4b83      	ldr	r3, [pc, #524]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8005fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10f      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60bb      	str	r3, [r7, #8]
 8005fc6:	4b7f      	ldr	r3, [pc, #508]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fca:	4a7e      	ldr	r2, [pc, #504]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8005fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8005fd2:	4b7c      	ldr	r3, [pc, #496]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fda:	60bb      	str	r3, [r7, #8]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fe2:	4b79      	ldr	r3, [pc, #484]	; (80061c8 <HAL_RCC_OscConfig+0x4b0>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d118      	bne.n	8006020 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fee:	4b76      	ldr	r3, [pc, #472]	; (80061c8 <HAL_RCC_OscConfig+0x4b0>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a75      	ldr	r2, [pc, #468]	; (80061c8 <HAL_RCC_OscConfig+0x4b0>)
 8005ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ffa:	f7fc fea1 	bl	8002d40 <HAL_GetTick>
 8005ffe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006000:	e008      	b.n	8006014 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006002:	f7fc fe9d 	bl	8002d40 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d901      	bls.n	8006014 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e118      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006014:	4b6c      	ldr	r3, [pc, #432]	; (80061c8 <HAL_RCC_OscConfig+0x4b0>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800601c:	2b00      	cmp	r3, #0
 800601e:	d0f0      	beq.n	8006002 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d106      	bne.n	8006036 <HAL_RCC_OscConfig+0x31e>
 8006028:	4b66      	ldr	r3, [pc, #408]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800602a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800602c:	4a65      	ldr	r2, [pc, #404]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800602e:	f043 0301 	orr.w	r3, r3, #1
 8006032:	6713      	str	r3, [r2, #112]	; 0x70
 8006034:	e01c      	b.n	8006070 <HAL_RCC_OscConfig+0x358>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	2b05      	cmp	r3, #5
 800603c:	d10c      	bne.n	8006058 <HAL_RCC_OscConfig+0x340>
 800603e:	4b61      	ldr	r3, [pc, #388]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006042:	4a60      	ldr	r2, [pc, #384]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006044:	f043 0304 	orr.w	r3, r3, #4
 8006048:	6713      	str	r3, [r2, #112]	; 0x70
 800604a:	4b5e      	ldr	r3, [pc, #376]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800604c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604e:	4a5d      	ldr	r2, [pc, #372]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006050:	f043 0301 	orr.w	r3, r3, #1
 8006054:	6713      	str	r3, [r2, #112]	; 0x70
 8006056:	e00b      	b.n	8006070 <HAL_RCC_OscConfig+0x358>
 8006058:	4b5a      	ldr	r3, [pc, #360]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800605a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800605c:	4a59      	ldr	r2, [pc, #356]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800605e:	f023 0301 	bic.w	r3, r3, #1
 8006062:	6713      	str	r3, [r2, #112]	; 0x70
 8006064:	4b57      	ldr	r3, [pc, #348]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006068:	4a56      	ldr	r2, [pc, #344]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800606a:	f023 0304 	bic.w	r3, r3, #4
 800606e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d015      	beq.n	80060a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006078:	f7fc fe62 	bl	8002d40 <HAL_GetTick>
 800607c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800607e:	e00a      	b.n	8006096 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006080:	f7fc fe5e 	bl	8002d40 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	f241 3288 	movw	r2, #5000	; 0x1388
 800608e:	4293      	cmp	r3, r2
 8006090:	d901      	bls.n	8006096 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e0d7      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006096:	4b4b      	ldr	r3, [pc, #300]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d0ee      	beq.n	8006080 <HAL_RCC_OscConfig+0x368>
 80060a2:	e014      	b.n	80060ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060a4:	f7fc fe4c 	bl	8002d40 <HAL_GetTick>
 80060a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060aa:	e00a      	b.n	80060c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060ac:	f7fc fe48 	bl	8002d40 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d901      	bls.n	80060c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e0c1      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060c2:	4b40      	ldr	r3, [pc, #256]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 80060c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c6:	f003 0302 	and.w	r3, r3, #2
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1ee      	bne.n	80060ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060ce:	7dfb      	ldrb	r3, [r7, #23]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d105      	bne.n	80060e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060d4:	4b3b      	ldr	r3, [pc, #236]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 80060d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d8:	4a3a      	ldr	r2, [pc, #232]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 80060da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 80ad 	beq.w	8006244 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060ea:	4b36      	ldr	r3, [pc, #216]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 030c 	and.w	r3, r3, #12
 80060f2:	2b08      	cmp	r3, #8
 80060f4:	d060      	beq.n	80061b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d145      	bne.n	800618a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fe:	4b33      	ldr	r3, [pc, #204]	; (80061cc <HAL_RCC_OscConfig+0x4b4>)
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fc fe1c 	bl	8002d40 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800610c:	f7fc fe18 	bl	8002d40 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e093      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611e:	4b29      	ldr	r3, [pc, #164]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1f0      	bne.n	800610c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69da      	ldr	r2, [r3, #28]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006138:	019b      	lsls	r3, r3, #6
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006140:	085b      	lsrs	r3, r3, #1
 8006142:	3b01      	subs	r3, #1
 8006144:	041b      	lsls	r3, r3, #16
 8006146:	431a      	orrs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800614c:	061b      	lsls	r3, r3, #24
 800614e:	431a      	orrs	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006154:	071b      	lsls	r3, r3, #28
 8006156:	491b      	ldr	r1, [pc, #108]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 8006158:	4313      	orrs	r3, r2
 800615a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800615c:	4b1b      	ldr	r3, [pc, #108]	; (80061cc <HAL_RCC_OscConfig+0x4b4>)
 800615e:	2201      	movs	r2, #1
 8006160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006162:	f7fc fded 	bl	8002d40 <HAL_GetTick>
 8006166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006168:	e008      	b.n	800617c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800616a:	f7fc fde9 	bl	8002d40 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	2b02      	cmp	r3, #2
 8006176:	d901      	bls.n	800617c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e064      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800617c:	4b11      	ldr	r3, [pc, #68]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0f0      	beq.n	800616a <HAL_RCC_OscConfig+0x452>
 8006188:	e05c      	b.n	8006244 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800618a:	4b10      	ldr	r3, [pc, #64]	; (80061cc <HAL_RCC_OscConfig+0x4b4>)
 800618c:	2200      	movs	r2, #0
 800618e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006190:	f7fc fdd6 	bl	8002d40 <HAL_GetTick>
 8006194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006196:	e008      	b.n	80061aa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006198:	f7fc fdd2 	bl	8002d40 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d901      	bls.n	80061aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e04d      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061aa:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <HAL_RCC_OscConfig+0x4ac>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1f0      	bne.n	8006198 <HAL_RCC_OscConfig+0x480>
 80061b6:	e045      	b.n	8006244 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d107      	bne.n	80061d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e040      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
 80061c4:	40023800 	.word	0x40023800
 80061c8:	40007000 	.word	0x40007000
 80061cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061d0:	4b1f      	ldr	r3, [pc, #124]	; (8006250 <HAL_RCC_OscConfig+0x538>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d030      	beq.n	8006240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d129      	bne.n	8006240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d122      	bne.n	8006240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006200:	4013      	ands	r3, r2
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006206:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006208:	4293      	cmp	r3, r2
 800620a:	d119      	bne.n	8006240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006216:	085b      	lsrs	r3, r3, #1
 8006218:	3b01      	subs	r3, #1
 800621a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800621c:	429a      	cmp	r2, r3
 800621e:	d10f      	bne.n	8006240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800622c:	429a      	cmp	r2, r3
 800622e:	d107      	bne.n	8006240 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800623c:	429a      	cmp	r2, r3
 800623e:	d001      	beq.n	8006244 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e000      	b.n	8006246 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3718      	adds	r7, #24
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	40023800 	.word	0x40023800

08006254 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e07b      	b.n	800635e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626a:	2b00      	cmp	r3, #0
 800626c:	d108      	bne.n	8006280 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006276:	d009      	beq.n	800628c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	61da      	str	r2, [r3, #28]
 800627e:	e005      	b.n	800628c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d106      	bne.n	80062ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7fc fb60 	bl	800296c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2202      	movs	r2, #2
 80062b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80062d4:	431a      	orrs	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	431a      	orrs	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	431a      	orrs	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062fc:	431a      	orrs	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006306:	431a      	orrs	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a1b      	ldr	r3, [r3, #32]
 800630c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006310:	ea42 0103 	orr.w	r1, r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006318:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	430a      	orrs	r2, r1
 8006322:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	0c1b      	lsrs	r3, r3, #16
 800632a:	f003 0104 	and.w	r1, r3, #4
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006332:	f003 0210 	and.w	r2, r3, #16
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	430a      	orrs	r2, r1
 800633c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69da      	ldr	r2, [r3, #28]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800634c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b088      	sub	sp, #32
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	603b      	str	r3, [r7, #0]
 8006372:	4613      	mov	r3, r2
 8006374:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_SPI_Transmit+0x22>
 8006384:	2302      	movs	r3, #2
 8006386:	e126      	b.n	80065d6 <HAL_SPI_Transmit+0x270>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006390:	f7fc fcd6 	bl	8002d40 <HAL_GetTick>
 8006394:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d002      	beq.n	80063ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80063a6:	2302      	movs	r3, #2
 80063a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063aa:	e10b      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_SPI_Transmit+0x52>
 80063b2:	88fb      	ldrh	r3, [r7, #6]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d102      	bne.n	80063be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063bc:	e102      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2203      	movs	r2, #3
 80063c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	88fa      	ldrh	r2, [r7, #6]
 80063d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	88fa      	ldrh	r2, [r7, #6]
 80063dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006404:	d10f      	bne.n	8006426 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006414:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006424:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006430:	2b40      	cmp	r3, #64	; 0x40
 8006432:	d007      	beq.n	8006444 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006442:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800644c:	d14b      	bne.n	80064e6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <HAL_SPI_Transmit+0xf6>
 8006456:	8afb      	ldrh	r3, [r7, #22]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d13e      	bne.n	80064da <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006460:	881a      	ldrh	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646c:	1c9a      	adds	r2, r3, #2
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006476:	b29b      	uxth	r3, r3
 8006478:	3b01      	subs	r3, #1
 800647a:	b29a      	uxth	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006480:	e02b      	b.n	80064da <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0302 	and.w	r3, r3, #2
 800648c:	2b02      	cmp	r3, #2
 800648e:	d112      	bne.n	80064b6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006494:	881a      	ldrh	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a0:	1c9a      	adds	r2, r3, #2
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80064b4:	e011      	b.n	80064da <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064b6:	f7fc fc43 	bl	8002d40 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d803      	bhi.n	80064ce <HAL_SPI_Transmit+0x168>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064cc:	d102      	bne.n	80064d4 <HAL_SPI_Transmit+0x16e>
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d102      	bne.n	80064da <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064d8:	e074      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1ce      	bne.n	8006482 <HAL_SPI_Transmit+0x11c>
 80064e4:	e04c      	b.n	8006580 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <HAL_SPI_Transmit+0x18e>
 80064ee:	8afb      	ldrh	r3, [r7, #22]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d140      	bne.n	8006576 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	330c      	adds	r3, #12
 80064fe:	7812      	ldrb	r2, [r2, #0]
 8006500:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006510:	b29b      	uxth	r3, r3
 8006512:	3b01      	subs	r3, #1
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800651a:	e02c      	b.n	8006576 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b02      	cmp	r3, #2
 8006528:	d113      	bne.n	8006552 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	330c      	adds	r3, #12
 8006534:	7812      	ldrb	r2, [r2, #0]
 8006536:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006546:	b29b      	uxth	r3, r3
 8006548:	3b01      	subs	r3, #1
 800654a:	b29a      	uxth	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006550:	e011      	b.n	8006576 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006552:	f7fc fbf5 	bl	8002d40 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	429a      	cmp	r2, r3
 8006560:	d803      	bhi.n	800656a <HAL_SPI_Transmit+0x204>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006568:	d102      	bne.n	8006570 <HAL_SPI_Transmit+0x20a>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006574:	e026      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1cd      	bne.n	800651c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	6839      	ldr	r1, [r7, #0]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 f8b3 	bl	80066f0 <SPI_EndRxTxTransaction>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d002      	beq.n	8006596 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10a      	bne.n	80065b4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800659e:	2300      	movs	r3, #0
 80065a0:	613b      	str	r3, [r7, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	77fb      	strb	r3, [r7, #31]
 80065c0:	e000      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80065c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3720      	adds	r7, #32
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b088      	sub	sp, #32
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	603b      	str	r3, [r7, #0]
 80065ec:	4613      	mov	r3, r2
 80065ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065f0:	f7fc fba6 	bl	8002d40 <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f8:	1a9b      	subs	r3, r3, r2
 80065fa:	683a      	ldr	r2, [r7, #0]
 80065fc:	4413      	add	r3, r2
 80065fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006600:	f7fc fb9e 	bl	8002d40 <HAL_GetTick>
 8006604:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006606:	4b39      	ldr	r3, [pc, #228]	; (80066ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	015b      	lsls	r3, r3, #5
 800660c:	0d1b      	lsrs	r3, r3, #20
 800660e:	69fa      	ldr	r2, [r7, #28]
 8006610:	fb02 f303 	mul.w	r3, r2, r3
 8006614:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006616:	e054      	b.n	80066c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661e:	d050      	beq.n	80066c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006620:	f7fc fb8e 	bl	8002d40 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	69fa      	ldr	r2, [r7, #28]
 800662c:	429a      	cmp	r2, r3
 800662e:	d902      	bls.n	8006636 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d13d      	bne.n	80066b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006644:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800664e:	d111      	bne.n	8006674 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006658:	d004      	beq.n	8006664 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006662:	d107      	bne.n	8006674 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006672:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006678:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800667c:	d10f      	bne.n	800669e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800668c:	601a      	str	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800669c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2201      	movs	r2, #1
 80066a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e017      	b.n	80066e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d101      	bne.n	80066bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80066b8:	2300      	movs	r3, #0
 80066ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	3b01      	subs	r3, #1
 80066c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689a      	ldr	r2, [r3, #8]
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4013      	ands	r3, r2
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	bf0c      	ite	eq
 80066d2:	2301      	moveq	r3, #1
 80066d4:	2300      	movne	r3, #0
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	461a      	mov	r2, r3
 80066da:	79fb      	ldrb	r3, [r7, #7]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d19b      	bne.n	8006618 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3720      	adds	r7, #32
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	20000004 	.word	0x20000004

080066f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b088      	sub	sp, #32
 80066f4:	af02      	add	r7, sp, #8
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80066fc:	4b1b      	ldr	r3, [pc, #108]	; (800676c <SPI_EndRxTxTransaction+0x7c>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a1b      	ldr	r2, [pc, #108]	; (8006770 <SPI_EndRxTxTransaction+0x80>)
 8006702:	fba2 2303 	umull	r2, r3, r2, r3
 8006706:	0d5b      	lsrs	r3, r3, #21
 8006708:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800670c:	fb02 f303 	mul.w	r3, r2, r3
 8006710:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800671a:	d112      	bne.n	8006742 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2200      	movs	r2, #0
 8006724:	2180      	movs	r1, #128	; 0x80
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f7ff ff5a 	bl	80065e0 <SPI_WaitFlagStateUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d016      	beq.n	8006760 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006736:	f043 0220 	orr.w	r2, r3, #32
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e00f      	b.n	8006762 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00a      	beq.n	800675e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	3b01      	subs	r3, #1
 800674c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006758:	2b80      	cmp	r3, #128	; 0x80
 800675a:	d0f2      	beq.n	8006742 <SPI_EndRxTxTransaction+0x52>
 800675c:	e000      	b.n	8006760 <SPI_EndRxTxTransaction+0x70>
        break;
 800675e:	bf00      	nop
  }

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3718      	adds	r7, #24
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	20000004 	.word	0x20000004
 8006770:	165e9f81 	.word	0x165e9f81

08006774 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e041      	b.n	800680a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fc f94e 	bl	8002a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3304      	adds	r3, #4
 80067b0:	4619      	mov	r1, r3
 80067b2:	4610      	mov	r0, r2
 80067b4:	f000 fa96 	bl	8006ce4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b01      	cmp	r3, #1
 8006826:	d001      	beq.n	800682c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e04e      	b.n	80068ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2202      	movs	r2, #2
 8006830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0201 	orr.w	r2, r2, #1
 8006842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a23      	ldr	r2, [pc, #140]	; (80068d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d022      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006856:	d01d      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a1f      	ldr	r2, [pc, #124]	; (80068dc <HAL_TIM_Base_Start_IT+0xc8>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d018      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a1e      	ldr	r2, [pc, #120]	; (80068e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d013      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a1c      	ldr	r2, [pc, #112]	; (80068e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00e      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a1b      	ldr	r2, [pc, #108]	; (80068e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d009      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a19      	ldr	r2, [pc, #100]	; (80068ec <HAL_TIM_Base_Start_IT+0xd8>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d004      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x80>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a18      	ldr	r2, [pc, #96]	; (80068f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d111      	bne.n	80068b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 0307 	and.w	r3, r3, #7
 800689e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b06      	cmp	r3, #6
 80068a4:	d010      	beq.n	80068c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f042 0201 	orr.w	r2, r2, #1
 80068b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b6:	e007      	b.n	80068c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	40010000 	.word	0x40010000
 80068dc:	40000400 	.word	0x40000400
 80068e0:	40000800 	.word	0x40000800
 80068e4:	40000c00 	.word	0x40000c00
 80068e8:	40010400 	.word	0x40010400
 80068ec:	40014000 	.word	0x40014000
 80068f0:	40001800 	.word	0x40001800

080068f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d122      	bne.n	8006950 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b02      	cmp	r3, #2
 8006916:	d11b      	bne.n	8006950 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f06f 0202 	mvn.w	r2, #2
 8006920:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2201      	movs	r2, #1
 8006926:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	f003 0303 	and.w	r3, r3, #3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f9b5 	bl	8006ca6 <HAL_TIM_IC_CaptureCallback>
 800693c:	e005      	b.n	800694a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 f9a7 	bl	8006c92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 f9b8 	bl	8006cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	f003 0304 	and.w	r3, r3, #4
 800695a:	2b04      	cmp	r3, #4
 800695c:	d122      	bne.n	80069a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f003 0304 	and.w	r3, r3, #4
 8006968:	2b04      	cmp	r3, #4
 800696a:	d11b      	bne.n	80069a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f06f 0204 	mvn.w	r2, #4
 8006974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2202      	movs	r2, #2
 800697a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f98b 	bl	8006ca6 <HAL_TIM_IC_CaptureCallback>
 8006990:	e005      	b.n	800699e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f97d 	bl	8006c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f98e 	bl	8006cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	f003 0308 	and.w	r3, r3, #8
 80069ae:	2b08      	cmp	r3, #8
 80069b0:	d122      	bne.n	80069f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f003 0308 	and.w	r3, r3, #8
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d11b      	bne.n	80069f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f06f 0208 	mvn.w	r2, #8
 80069c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2204      	movs	r2, #4
 80069ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	69db      	ldr	r3, [r3, #28]
 80069d6:	f003 0303 	and.w	r3, r3, #3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d003      	beq.n	80069e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f961 	bl	8006ca6 <HAL_TIM_IC_CaptureCallback>
 80069e4:	e005      	b.n	80069f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f000 f953 	bl	8006c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f000 f964 	bl	8006cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	f003 0310 	and.w	r3, r3, #16
 8006a02:	2b10      	cmp	r3, #16
 8006a04:	d122      	bne.n	8006a4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	f003 0310 	and.w	r3, r3, #16
 8006a10:	2b10      	cmp	r3, #16
 8006a12:	d11b      	bne.n	8006a4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0210 	mvn.w	r2, #16
 8006a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2208      	movs	r2, #8
 8006a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d003      	beq.n	8006a3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 f937 	bl	8006ca6 <HAL_TIM_IC_CaptureCallback>
 8006a38:	e005      	b.n	8006a46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 f929 	bl	8006c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 f93a 	bl	8006cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d10e      	bne.n	8006a78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	f003 0301 	and.w	r3, r3, #1
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d107      	bne.n	8006a78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f06f 0201 	mvn.w	r2, #1
 8006a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fb fb26 	bl	80020c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a82:	2b80      	cmp	r3, #128	; 0x80
 8006a84:	d10e      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a90:	2b80      	cmp	r3, #128	; 0x80
 8006a92:	d107      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 fae0 	bl	8007064 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aae:	2b40      	cmp	r3, #64	; 0x40
 8006ab0:	d10e      	bne.n	8006ad0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006abc:	2b40      	cmp	r3, #64	; 0x40
 8006abe:	d107      	bne.n	8006ad0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 f8ff 	bl	8006cce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b20      	cmp	r3, #32
 8006adc:	d10e      	bne.n	8006afc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	f003 0320 	and.w	r3, r3, #32
 8006ae8:	2b20      	cmp	r3, #32
 8006aea:	d107      	bne.n	8006afc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0220 	mvn.w	r2, #32
 8006af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 faaa 	bl	8007050 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006afc:	bf00      	nop
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d101      	bne.n	8006b20 <HAL_TIM_ConfigClockSource+0x1c>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e0b4      	b.n	8006c8a <HAL_TIM_ConfigClockSource+0x186>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2202      	movs	r2, #2
 8006b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b58:	d03e      	beq.n	8006bd8 <HAL_TIM_ConfigClockSource+0xd4>
 8006b5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b5e:	f200 8087 	bhi.w	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b66:	f000 8086 	beq.w	8006c76 <HAL_TIM_ConfigClockSource+0x172>
 8006b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b6e:	d87f      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b70:	2b70      	cmp	r3, #112	; 0x70
 8006b72:	d01a      	beq.n	8006baa <HAL_TIM_ConfigClockSource+0xa6>
 8006b74:	2b70      	cmp	r3, #112	; 0x70
 8006b76:	d87b      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b78:	2b60      	cmp	r3, #96	; 0x60
 8006b7a:	d050      	beq.n	8006c1e <HAL_TIM_ConfigClockSource+0x11a>
 8006b7c:	2b60      	cmp	r3, #96	; 0x60
 8006b7e:	d877      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b80:	2b50      	cmp	r3, #80	; 0x50
 8006b82:	d03c      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0xfa>
 8006b84:	2b50      	cmp	r3, #80	; 0x50
 8006b86:	d873      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b88:	2b40      	cmp	r3, #64	; 0x40
 8006b8a:	d058      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x13a>
 8006b8c:	2b40      	cmp	r3, #64	; 0x40
 8006b8e:	d86f      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b90:	2b30      	cmp	r3, #48	; 0x30
 8006b92:	d064      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x15a>
 8006b94:	2b30      	cmp	r3, #48	; 0x30
 8006b96:	d86b      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	d060      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x15a>
 8006b9c:	2b20      	cmp	r3, #32
 8006b9e:	d867      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d05c      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x15a>
 8006ba4:	2b10      	cmp	r3, #16
 8006ba6:	d05a      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x15a>
 8006ba8:	e062      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	6899      	ldr	r1, [r3, #8]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	685a      	ldr	r2, [r3, #4]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	f000 f9ad 	bl	8006f18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	609a      	str	r2, [r3, #8]
      break;
 8006bd6:	e04f      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6818      	ldr	r0, [r3, #0]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	6899      	ldr	r1, [r3, #8]
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f000 f996 	bl	8006f18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689a      	ldr	r2, [r3, #8]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bfa:	609a      	str	r2, [r3, #8]
      break;
 8006bfc:	e03c      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	6859      	ldr	r1, [r3, #4]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	f000 f90a 	bl	8006e24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2150      	movs	r1, #80	; 0x50
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 f963 	bl	8006ee2 <TIM_ITRx_SetConfig>
      break;
 8006c1c:	e02c      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	6859      	ldr	r1, [r3, #4]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	f000 f929 	bl	8006e82 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2160      	movs	r1, #96	; 0x60
 8006c36:	4618      	mov	r0, r3
 8006c38:	f000 f953 	bl	8006ee2 <TIM_ITRx_SetConfig>
      break;
 8006c3c:	e01c      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6818      	ldr	r0, [r3, #0]
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	6859      	ldr	r1, [r3, #4]
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	f000 f8ea 	bl	8006e24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2140      	movs	r1, #64	; 0x40
 8006c56:	4618      	mov	r0, r3
 8006c58:	f000 f943 	bl	8006ee2 <TIM_ITRx_SetConfig>
      break;
 8006c5c:	e00c      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4619      	mov	r1, r3
 8006c68:	4610      	mov	r0, r2
 8006c6a:	f000 f93a 	bl	8006ee2 <TIM_ITRx_SetConfig>
      break;
 8006c6e:	e003      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	73fb      	strb	r3, [r7, #15]
      break;
 8006c74:	e000      	b.n	8006c78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c9a:	bf00      	nop
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cae:	bf00      	nop
 8006cb0:	370c      	adds	r7, #12
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr

08006cba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr

08006cce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cd6:	bf00      	nop
 8006cd8:	370c      	adds	r7, #12
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
	...

08006ce4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a40      	ldr	r2, [pc, #256]	; (8006df8 <TIM_Base_SetConfig+0x114>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d013      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d02:	d00f      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a3d      	ldr	r2, [pc, #244]	; (8006dfc <TIM_Base_SetConfig+0x118>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d00b      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a3c      	ldr	r2, [pc, #240]	; (8006e00 <TIM_Base_SetConfig+0x11c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d007      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a3b      	ldr	r2, [pc, #236]	; (8006e04 <TIM_Base_SetConfig+0x120>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d003      	beq.n	8006d24 <TIM_Base_SetConfig+0x40>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a3a      	ldr	r2, [pc, #232]	; (8006e08 <TIM_Base_SetConfig+0x124>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d108      	bne.n	8006d36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a2f      	ldr	r2, [pc, #188]	; (8006df8 <TIM_Base_SetConfig+0x114>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d02b      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d44:	d027      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a2c      	ldr	r2, [pc, #176]	; (8006dfc <TIM_Base_SetConfig+0x118>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d023      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a2b      	ldr	r2, [pc, #172]	; (8006e00 <TIM_Base_SetConfig+0x11c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d01f      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a2a      	ldr	r2, [pc, #168]	; (8006e04 <TIM_Base_SetConfig+0x120>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d01b      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a29      	ldr	r2, [pc, #164]	; (8006e08 <TIM_Base_SetConfig+0x124>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d017      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a28      	ldr	r2, [pc, #160]	; (8006e0c <TIM_Base_SetConfig+0x128>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d013      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a27      	ldr	r2, [pc, #156]	; (8006e10 <TIM_Base_SetConfig+0x12c>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d00f      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a26      	ldr	r2, [pc, #152]	; (8006e14 <TIM_Base_SetConfig+0x130>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d00b      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a25      	ldr	r2, [pc, #148]	; (8006e18 <TIM_Base_SetConfig+0x134>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d007      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a24      	ldr	r2, [pc, #144]	; (8006e1c <TIM_Base_SetConfig+0x138>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d003      	beq.n	8006d96 <TIM_Base_SetConfig+0xb2>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a23      	ldr	r2, [pc, #140]	; (8006e20 <TIM_Base_SetConfig+0x13c>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d108      	bne.n	8006da8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	689a      	ldr	r2, [r3, #8]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a0a      	ldr	r2, [pc, #40]	; (8006df8 <TIM_Base_SetConfig+0x114>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d003      	beq.n	8006ddc <TIM_Base_SetConfig+0xf8>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a0c      	ldr	r2, [pc, #48]	; (8006e08 <TIM_Base_SetConfig+0x124>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d103      	bne.n	8006de4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	691a      	ldr	r2, [r3, #16]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	615a      	str	r2, [r3, #20]
}
 8006dea:	bf00      	nop
 8006dec:	3714      	adds	r7, #20
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	40010000 	.word	0x40010000
 8006dfc:	40000400 	.word	0x40000400
 8006e00:	40000800 	.word	0x40000800
 8006e04:	40000c00 	.word	0x40000c00
 8006e08:	40010400 	.word	0x40010400
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40014400 	.word	0x40014400
 8006e14:	40014800 	.word	0x40014800
 8006e18:	40001800 	.word	0x40001800
 8006e1c:	40001c00 	.word	0x40001c00
 8006e20:	40002000 	.word	0x40002000

08006e24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6a1b      	ldr	r3, [r3, #32]
 8006e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	f023 0201 	bic.w	r2, r3, #1
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	011b      	lsls	r3, r3, #4
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f023 030a 	bic.w	r3, r3, #10
 8006e60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	621a      	str	r2, [r3, #32]
}
 8006e76:	bf00      	nop
 8006e78:	371c      	adds	r7, #28
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b087      	sub	sp, #28
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	60f8      	str	r0, [r7, #12]
 8006e8a:	60b9      	str	r1, [r7, #8]
 8006e8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	f023 0210 	bic.w	r2, r3, #16
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6a1b      	ldr	r3, [r3, #32]
 8006ea4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006eac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	031b      	lsls	r3, r3, #12
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ebe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	011b      	lsls	r3, r3, #4
 8006ec4:	693a      	ldr	r2, [r7, #16]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	697a      	ldr	r2, [r7, #20]
 8006ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	621a      	str	r2, [r3, #32]
}
 8006ed6:	bf00      	nop
 8006ed8:	371c      	adds	r7, #28
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b085      	sub	sp, #20
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
 8006eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006efa:	683a      	ldr	r2, [r7, #0]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	f043 0307 	orr.w	r3, r3, #7
 8006f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	609a      	str	r2, [r3, #8]
}
 8006f0c:	bf00      	nop
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
 8006f24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	021a      	lsls	r2, r3, #8
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	609a      	str	r2, [r3, #8]
}
 8006f4c:	bf00      	nop
 8006f4e:	371c      	adds	r7, #28
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d101      	bne.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	e05a      	b.n	8007026 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a21      	ldr	r2, [pc, #132]	; (8007034 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d022      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fbc:	d01d      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a1d      	ldr	r2, [pc, #116]	; (8007038 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d018      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a1b      	ldr	r2, [pc, #108]	; (800703c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d013      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a1a      	ldr	r2, [pc, #104]	; (8007040 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d00e      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a18      	ldr	r2, [pc, #96]	; (8007044 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d009      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a17      	ldr	r2, [pc, #92]	; (8007048 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d004      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a15      	ldr	r2, [pc, #84]	; (800704c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d10c      	bne.n	8007014 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007000:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	4313      	orrs	r3, r2
 800700a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68ba      	ldr	r2, [r7, #8]
 8007012:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3714      	adds	r7, #20
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	40010000 	.word	0x40010000
 8007038:	40000400 	.word	0x40000400
 800703c:	40000800 	.word	0x40000800
 8007040:	40000c00 	.word	0x40000c00
 8007044:	40010400 	.word	0x40010400
 8007048:	40014000 	.word	0x40014000
 800704c:	40001800 	.word	0x40001800

08007050 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e03f      	b.n	800710a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007090:	b2db      	uxtb	r3, r3
 8007092:	2b00      	cmp	r3, #0
 8007094:	d106      	bne.n	80070a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f7fb fcf2 	bl	8002a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2224      	movs	r2, #36	; 0x24
 80070a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68da      	ldr	r2, [r3, #12]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 f829 	bl	8007114 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	691a      	ldr	r2, [r3, #16]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	695a      	ldr	r2, [r3, #20]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68da      	ldr	r2, [r3, #12]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2220      	movs	r2, #32
 80070fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2220      	movs	r2, #32
 8007104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3708      	adds	r7, #8
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
	...

08007114 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007114:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007118:	b0c0      	sub	sp, #256	; 0x100
 800711a:	af00      	add	r7, sp, #0
 800711c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	691b      	ldr	r3, [r3, #16]
 8007128:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800712c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007130:	68d9      	ldr	r1, [r3, #12]
 8007132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	ea40 0301 	orr.w	r3, r0, r1
 800713c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800713e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	431a      	orrs	r2, r3
 800714c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	431a      	orrs	r2, r3
 8007154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007158:	69db      	ldr	r3, [r3, #28]
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800716c:	f021 010c 	bic.w	r1, r1, #12
 8007170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800717a:	430b      	orrs	r3, r1
 800717c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800717e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800718a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718e:	6999      	ldr	r1, [r3, #24]
 8007190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	ea40 0301 	orr.w	r3, r0, r1
 800719a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800719c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	4b8f      	ldr	r3, [pc, #572]	; (80073e0 <UART_SetConfig+0x2cc>)
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d005      	beq.n	80071b4 <UART_SetConfig+0xa0>
 80071a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	4b8d      	ldr	r3, [pc, #564]	; (80073e4 <UART_SetConfig+0x2d0>)
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d104      	bne.n	80071be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071b4:	f7fd fe80 	bl	8004eb8 <HAL_RCC_GetPCLK2Freq>
 80071b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071bc:	e003      	b.n	80071c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071be:	f7fd fe67 	bl	8004e90 <HAL_RCC_GetPCLK1Freq>
 80071c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ca:	69db      	ldr	r3, [r3, #28]
 80071cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071d0:	f040 810c 	bne.w	80073ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071d8:	2200      	movs	r2, #0
 80071da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071e6:	4622      	mov	r2, r4
 80071e8:	462b      	mov	r3, r5
 80071ea:	1891      	adds	r1, r2, r2
 80071ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80071ee:	415b      	adcs	r3, r3
 80071f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80071f6:	4621      	mov	r1, r4
 80071f8:	eb12 0801 	adds.w	r8, r2, r1
 80071fc:	4629      	mov	r1, r5
 80071fe:	eb43 0901 	adc.w	r9, r3, r1
 8007202:	f04f 0200 	mov.w	r2, #0
 8007206:	f04f 0300 	mov.w	r3, #0
 800720a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800720e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007212:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007216:	4690      	mov	r8, r2
 8007218:	4699      	mov	r9, r3
 800721a:	4623      	mov	r3, r4
 800721c:	eb18 0303 	adds.w	r3, r8, r3
 8007220:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007224:	462b      	mov	r3, r5
 8007226:	eb49 0303 	adc.w	r3, r9, r3
 800722a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800722e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800723a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800723e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007242:	460b      	mov	r3, r1
 8007244:	18db      	adds	r3, r3, r3
 8007246:	653b      	str	r3, [r7, #80]	; 0x50
 8007248:	4613      	mov	r3, r2
 800724a:	eb42 0303 	adc.w	r3, r2, r3
 800724e:	657b      	str	r3, [r7, #84]	; 0x54
 8007250:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007254:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007258:	f7f9 fcc4 	bl	8000be4 <__aeabi_uldivmod>
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	4b61      	ldr	r3, [pc, #388]	; (80073e8 <UART_SetConfig+0x2d4>)
 8007262:	fba3 2302 	umull	r2, r3, r3, r2
 8007266:	095b      	lsrs	r3, r3, #5
 8007268:	011c      	lsls	r4, r3, #4
 800726a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800726e:	2200      	movs	r2, #0
 8007270:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007274:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007278:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800727c:	4642      	mov	r2, r8
 800727e:	464b      	mov	r3, r9
 8007280:	1891      	adds	r1, r2, r2
 8007282:	64b9      	str	r1, [r7, #72]	; 0x48
 8007284:	415b      	adcs	r3, r3
 8007286:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007288:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800728c:	4641      	mov	r1, r8
 800728e:	eb12 0a01 	adds.w	sl, r2, r1
 8007292:	4649      	mov	r1, r9
 8007294:	eb43 0b01 	adc.w	fp, r3, r1
 8007298:	f04f 0200 	mov.w	r2, #0
 800729c:	f04f 0300 	mov.w	r3, #0
 80072a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072ac:	4692      	mov	sl, r2
 80072ae:	469b      	mov	fp, r3
 80072b0:	4643      	mov	r3, r8
 80072b2:	eb1a 0303 	adds.w	r3, sl, r3
 80072b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072ba:	464b      	mov	r3, r9
 80072bc:	eb4b 0303 	adc.w	r3, fp, r3
 80072c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072d8:	460b      	mov	r3, r1
 80072da:	18db      	adds	r3, r3, r3
 80072dc:	643b      	str	r3, [r7, #64]	; 0x40
 80072de:	4613      	mov	r3, r2
 80072e0:	eb42 0303 	adc.w	r3, r2, r3
 80072e4:	647b      	str	r3, [r7, #68]	; 0x44
 80072e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80072ee:	f7f9 fc79 	bl	8000be4 <__aeabi_uldivmod>
 80072f2:	4602      	mov	r2, r0
 80072f4:	460b      	mov	r3, r1
 80072f6:	4611      	mov	r1, r2
 80072f8:	4b3b      	ldr	r3, [pc, #236]	; (80073e8 <UART_SetConfig+0x2d4>)
 80072fa:	fba3 2301 	umull	r2, r3, r3, r1
 80072fe:	095b      	lsrs	r3, r3, #5
 8007300:	2264      	movs	r2, #100	; 0x64
 8007302:	fb02 f303 	mul.w	r3, r2, r3
 8007306:	1acb      	subs	r3, r1, r3
 8007308:	00db      	lsls	r3, r3, #3
 800730a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800730e:	4b36      	ldr	r3, [pc, #216]	; (80073e8 <UART_SetConfig+0x2d4>)
 8007310:	fba3 2302 	umull	r2, r3, r3, r2
 8007314:	095b      	lsrs	r3, r3, #5
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800731c:	441c      	add	r4, r3
 800731e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007322:	2200      	movs	r2, #0
 8007324:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007328:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800732c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007330:	4642      	mov	r2, r8
 8007332:	464b      	mov	r3, r9
 8007334:	1891      	adds	r1, r2, r2
 8007336:	63b9      	str	r1, [r7, #56]	; 0x38
 8007338:	415b      	adcs	r3, r3
 800733a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800733c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007340:	4641      	mov	r1, r8
 8007342:	1851      	adds	r1, r2, r1
 8007344:	6339      	str	r1, [r7, #48]	; 0x30
 8007346:	4649      	mov	r1, r9
 8007348:	414b      	adcs	r3, r1
 800734a:	637b      	str	r3, [r7, #52]	; 0x34
 800734c:	f04f 0200 	mov.w	r2, #0
 8007350:	f04f 0300 	mov.w	r3, #0
 8007354:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007358:	4659      	mov	r1, fp
 800735a:	00cb      	lsls	r3, r1, #3
 800735c:	4651      	mov	r1, sl
 800735e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007362:	4651      	mov	r1, sl
 8007364:	00ca      	lsls	r2, r1, #3
 8007366:	4610      	mov	r0, r2
 8007368:	4619      	mov	r1, r3
 800736a:	4603      	mov	r3, r0
 800736c:	4642      	mov	r2, r8
 800736e:	189b      	adds	r3, r3, r2
 8007370:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007374:	464b      	mov	r3, r9
 8007376:	460a      	mov	r2, r1
 8007378:	eb42 0303 	adc.w	r3, r2, r3
 800737c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800738c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007390:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007394:	460b      	mov	r3, r1
 8007396:	18db      	adds	r3, r3, r3
 8007398:	62bb      	str	r3, [r7, #40]	; 0x28
 800739a:	4613      	mov	r3, r2
 800739c:	eb42 0303 	adc.w	r3, r2, r3
 80073a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80073aa:	f7f9 fc1b 	bl	8000be4 <__aeabi_uldivmod>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4b0d      	ldr	r3, [pc, #52]	; (80073e8 <UART_SetConfig+0x2d4>)
 80073b4:	fba3 1302 	umull	r1, r3, r3, r2
 80073b8:	095b      	lsrs	r3, r3, #5
 80073ba:	2164      	movs	r1, #100	; 0x64
 80073bc:	fb01 f303 	mul.w	r3, r1, r3
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	00db      	lsls	r3, r3, #3
 80073c4:	3332      	adds	r3, #50	; 0x32
 80073c6:	4a08      	ldr	r2, [pc, #32]	; (80073e8 <UART_SetConfig+0x2d4>)
 80073c8:	fba2 2303 	umull	r2, r3, r2, r3
 80073cc:	095b      	lsrs	r3, r3, #5
 80073ce:	f003 0207 	and.w	r2, r3, #7
 80073d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4422      	add	r2, r4
 80073da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073dc:	e105      	b.n	80075ea <UART_SetConfig+0x4d6>
 80073de:	bf00      	nop
 80073e0:	40011000 	.word	0x40011000
 80073e4:	40011400 	.word	0x40011400
 80073e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073f0:	2200      	movs	r2, #0
 80073f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80073fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80073fe:	4642      	mov	r2, r8
 8007400:	464b      	mov	r3, r9
 8007402:	1891      	adds	r1, r2, r2
 8007404:	6239      	str	r1, [r7, #32]
 8007406:	415b      	adcs	r3, r3
 8007408:	627b      	str	r3, [r7, #36]	; 0x24
 800740a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800740e:	4641      	mov	r1, r8
 8007410:	1854      	adds	r4, r2, r1
 8007412:	4649      	mov	r1, r9
 8007414:	eb43 0501 	adc.w	r5, r3, r1
 8007418:	f04f 0200 	mov.w	r2, #0
 800741c:	f04f 0300 	mov.w	r3, #0
 8007420:	00eb      	lsls	r3, r5, #3
 8007422:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007426:	00e2      	lsls	r2, r4, #3
 8007428:	4614      	mov	r4, r2
 800742a:	461d      	mov	r5, r3
 800742c:	4643      	mov	r3, r8
 800742e:	18e3      	adds	r3, r4, r3
 8007430:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007434:	464b      	mov	r3, r9
 8007436:	eb45 0303 	adc.w	r3, r5, r3
 800743a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800743e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800744a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800744e:	f04f 0200 	mov.w	r2, #0
 8007452:	f04f 0300 	mov.w	r3, #0
 8007456:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800745a:	4629      	mov	r1, r5
 800745c:	008b      	lsls	r3, r1, #2
 800745e:	4621      	mov	r1, r4
 8007460:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007464:	4621      	mov	r1, r4
 8007466:	008a      	lsls	r2, r1, #2
 8007468:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800746c:	f7f9 fbba 	bl	8000be4 <__aeabi_uldivmod>
 8007470:	4602      	mov	r2, r0
 8007472:	460b      	mov	r3, r1
 8007474:	4b60      	ldr	r3, [pc, #384]	; (80075f8 <UART_SetConfig+0x4e4>)
 8007476:	fba3 2302 	umull	r2, r3, r3, r2
 800747a:	095b      	lsrs	r3, r3, #5
 800747c:	011c      	lsls	r4, r3, #4
 800747e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007482:	2200      	movs	r2, #0
 8007484:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007488:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800748c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007490:	4642      	mov	r2, r8
 8007492:	464b      	mov	r3, r9
 8007494:	1891      	adds	r1, r2, r2
 8007496:	61b9      	str	r1, [r7, #24]
 8007498:	415b      	adcs	r3, r3
 800749a:	61fb      	str	r3, [r7, #28]
 800749c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074a0:	4641      	mov	r1, r8
 80074a2:	1851      	adds	r1, r2, r1
 80074a4:	6139      	str	r1, [r7, #16]
 80074a6:	4649      	mov	r1, r9
 80074a8:	414b      	adcs	r3, r1
 80074aa:	617b      	str	r3, [r7, #20]
 80074ac:	f04f 0200 	mov.w	r2, #0
 80074b0:	f04f 0300 	mov.w	r3, #0
 80074b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074b8:	4659      	mov	r1, fp
 80074ba:	00cb      	lsls	r3, r1, #3
 80074bc:	4651      	mov	r1, sl
 80074be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074c2:	4651      	mov	r1, sl
 80074c4:	00ca      	lsls	r2, r1, #3
 80074c6:	4610      	mov	r0, r2
 80074c8:	4619      	mov	r1, r3
 80074ca:	4603      	mov	r3, r0
 80074cc:	4642      	mov	r2, r8
 80074ce:	189b      	adds	r3, r3, r2
 80074d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074d4:	464b      	mov	r3, r9
 80074d6:	460a      	mov	r2, r1
 80074d8:	eb42 0303 	adc.w	r3, r2, r3
 80074dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80074ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80074ec:	f04f 0200 	mov.w	r2, #0
 80074f0:	f04f 0300 	mov.w	r3, #0
 80074f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80074f8:	4649      	mov	r1, r9
 80074fa:	008b      	lsls	r3, r1, #2
 80074fc:	4641      	mov	r1, r8
 80074fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007502:	4641      	mov	r1, r8
 8007504:	008a      	lsls	r2, r1, #2
 8007506:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800750a:	f7f9 fb6b 	bl	8000be4 <__aeabi_uldivmod>
 800750e:	4602      	mov	r2, r0
 8007510:	460b      	mov	r3, r1
 8007512:	4b39      	ldr	r3, [pc, #228]	; (80075f8 <UART_SetConfig+0x4e4>)
 8007514:	fba3 1302 	umull	r1, r3, r3, r2
 8007518:	095b      	lsrs	r3, r3, #5
 800751a:	2164      	movs	r1, #100	; 0x64
 800751c:	fb01 f303 	mul.w	r3, r1, r3
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	011b      	lsls	r3, r3, #4
 8007524:	3332      	adds	r3, #50	; 0x32
 8007526:	4a34      	ldr	r2, [pc, #208]	; (80075f8 <UART_SetConfig+0x4e4>)
 8007528:	fba2 2303 	umull	r2, r3, r2, r3
 800752c:	095b      	lsrs	r3, r3, #5
 800752e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007532:	441c      	add	r4, r3
 8007534:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007538:	2200      	movs	r2, #0
 800753a:	673b      	str	r3, [r7, #112]	; 0x70
 800753c:	677a      	str	r2, [r7, #116]	; 0x74
 800753e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007542:	4642      	mov	r2, r8
 8007544:	464b      	mov	r3, r9
 8007546:	1891      	adds	r1, r2, r2
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	415b      	adcs	r3, r3
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007552:	4641      	mov	r1, r8
 8007554:	1851      	adds	r1, r2, r1
 8007556:	6039      	str	r1, [r7, #0]
 8007558:	4649      	mov	r1, r9
 800755a:	414b      	adcs	r3, r1
 800755c:	607b      	str	r3, [r7, #4]
 800755e:	f04f 0200 	mov.w	r2, #0
 8007562:	f04f 0300 	mov.w	r3, #0
 8007566:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800756a:	4659      	mov	r1, fp
 800756c:	00cb      	lsls	r3, r1, #3
 800756e:	4651      	mov	r1, sl
 8007570:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007574:	4651      	mov	r1, sl
 8007576:	00ca      	lsls	r2, r1, #3
 8007578:	4610      	mov	r0, r2
 800757a:	4619      	mov	r1, r3
 800757c:	4603      	mov	r3, r0
 800757e:	4642      	mov	r2, r8
 8007580:	189b      	adds	r3, r3, r2
 8007582:	66bb      	str	r3, [r7, #104]	; 0x68
 8007584:	464b      	mov	r3, r9
 8007586:	460a      	mov	r2, r1
 8007588:	eb42 0303 	adc.w	r3, r2, r3
 800758c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800758e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	663b      	str	r3, [r7, #96]	; 0x60
 8007598:	667a      	str	r2, [r7, #100]	; 0x64
 800759a:	f04f 0200 	mov.w	r2, #0
 800759e:	f04f 0300 	mov.w	r3, #0
 80075a2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80075a6:	4649      	mov	r1, r9
 80075a8:	008b      	lsls	r3, r1, #2
 80075aa:	4641      	mov	r1, r8
 80075ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075b0:	4641      	mov	r1, r8
 80075b2:	008a      	lsls	r2, r1, #2
 80075b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075b8:	f7f9 fb14 	bl	8000be4 <__aeabi_uldivmod>
 80075bc:	4602      	mov	r2, r0
 80075be:	460b      	mov	r3, r1
 80075c0:	4b0d      	ldr	r3, [pc, #52]	; (80075f8 <UART_SetConfig+0x4e4>)
 80075c2:	fba3 1302 	umull	r1, r3, r3, r2
 80075c6:	095b      	lsrs	r3, r3, #5
 80075c8:	2164      	movs	r1, #100	; 0x64
 80075ca:	fb01 f303 	mul.w	r3, r1, r3
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	011b      	lsls	r3, r3, #4
 80075d2:	3332      	adds	r3, #50	; 0x32
 80075d4:	4a08      	ldr	r2, [pc, #32]	; (80075f8 <UART_SetConfig+0x4e4>)
 80075d6:	fba2 2303 	umull	r2, r3, r2, r3
 80075da:	095b      	lsrs	r3, r3, #5
 80075dc:	f003 020f 	and.w	r2, r3, #15
 80075e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4422      	add	r2, r4
 80075e8:	609a      	str	r2, [r3, #8]
}
 80075ea:	bf00      	nop
 80075ec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075f0:	46bd      	mov	sp, r7
 80075f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075f6:	bf00      	nop
 80075f8:	51eb851f 	.word	0x51eb851f

080075fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075fc:	b084      	sub	sp, #16
 80075fe:	b580      	push	{r7, lr}
 8007600:	b084      	sub	sp, #16
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
 8007606:	f107 001c 	add.w	r0, r7, #28
 800760a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800760e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007610:	2b01      	cmp	r3, #1
 8007612:	d122      	bne.n	800765a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007618:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007628:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800763c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800763e:	2b01      	cmp	r3, #1
 8007640:	d105      	bne.n	800764e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f001 fbe8 	bl	8008e24 <USB_CoreReset>
 8007654:	4603      	mov	r3, r0
 8007656:	73fb      	strb	r3, [r7, #15]
 8007658:	e01a      	b.n	8007690 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f001 fbdc 	bl	8008e24 <USB_CoreReset>
 800766c:	4603      	mov	r3, r0
 800766e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007670:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007672:	2b00      	cmp	r3, #0
 8007674:	d106      	bne.n	8007684 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800767a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	639a      	str	r2, [r3, #56]	; 0x38
 8007682:	e005      	b.n	8007690 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007688:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007692:	2b01      	cmp	r3, #1
 8007694:	d10b      	bne.n	80076ae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f043 0206 	orr.w	r2, r3, #6
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f043 0220 	orr.w	r2, r3, #32
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076ba:	b004      	add	sp, #16
 80076bc:	4770      	bx	lr
	...

080076c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	4613      	mov	r3, r2
 80076cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80076ce:	79fb      	ldrb	r3, [r7, #7]
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d165      	bne.n	80077a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	4a41      	ldr	r2, [pc, #260]	; (80077dc <USB_SetTurnaroundTime+0x11c>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d906      	bls.n	80076ea <USB_SetTurnaroundTime+0x2a>
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4a40      	ldr	r2, [pc, #256]	; (80077e0 <USB_SetTurnaroundTime+0x120>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d202      	bcs.n	80076ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80076e4:	230f      	movs	r3, #15
 80076e6:	617b      	str	r3, [r7, #20]
 80076e8:	e062      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	4a3c      	ldr	r2, [pc, #240]	; (80077e0 <USB_SetTurnaroundTime+0x120>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d306      	bcc.n	8007700 <USB_SetTurnaroundTime+0x40>
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	4a3b      	ldr	r2, [pc, #236]	; (80077e4 <USB_SetTurnaroundTime+0x124>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d202      	bcs.n	8007700 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80076fa:	230e      	movs	r3, #14
 80076fc:	617b      	str	r3, [r7, #20]
 80076fe:	e057      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	4a38      	ldr	r2, [pc, #224]	; (80077e4 <USB_SetTurnaroundTime+0x124>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d306      	bcc.n	8007716 <USB_SetTurnaroundTime+0x56>
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	4a37      	ldr	r2, [pc, #220]	; (80077e8 <USB_SetTurnaroundTime+0x128>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d202      	bcs.n	8007716 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007710:	230d      	movs	r3, #13
 8007712:	617b      	str	r3, [r7, #20]
 8007714:	e04c      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	4a33      	ldr	r2, [pc, #204]	; (80077e8 <USB_SetTurnaroundTime+0x128>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d306      	bcc.n	800772c <USB_SetTurnaroundTime+0x6c>
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	4a32      	ldr	r2, [pc, #200]	; (80077ec <USB_SetTurnaroundTime+0x12c>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d802      	bhi.n	800772c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007726:	230c      	movs	r3, #12
 8007728:	617b      	str	r3, [r7, #20]
 800772a:	e041      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	4a2f      	ldr	r2, [pc, #188]	; (80077ec <USB_SetTurnaroundTime+0x12c>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d906      	bls.n	8007742 <USB_SetTurnaroundTime+0x82>
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	4a2e      	ldr	r2, [pc, #184]	; (80077f0 <USB_SetTurnaroundTime+0x130>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d802      	bhi.n	8007742 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800773c:	230b      	movs	r3, #11
 800773e:	617b      	str	r3, [r7, #20]
 8007740:	e036      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	4a2a      	ldr	r2, [pc, #168]	; (80077f0 <USB_SetTurnaroundTime+0x130>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d906      	bls.n	8007758 <USB_SetTurnaroundTime+0x98>
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	4a29      	ldr	r2, [pc, #164]	; (80077f4 <USB_SetTurnaroundTime+0x134>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d802      	bhi.n	8007758 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007752:	230a      	movs	r3, #10
 8007754:	617b      	str	r3, [r7, #20]
 8007756:	e02b      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	4a26      	ldr	r2, [pc, #152]	; (80077f4 <USB_SetTurnaroundTime+0x134>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d906      	bls.n	800776e <USB_SetTurnaroundTime+0xae>
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	4a25      	ldr	r2, [pc, #148]	; (80077f8 <USB_SetTurnaroundTime+0x138>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d202      	bcs.n	800776e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007768:	2309      	movs	r3, #9
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	e020      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	4a21      	ldr	r2, [pc, #132]	; (80077f8 <USB_SetTurnaroundTime+0x138>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d306      	bcc.n	8007784 <USB_SetTurnaroundTime+0xc4>
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	4a20      	ldr	r2, [pc, #128]	; (80077fc <USB_SetTurnaroundTime+0x13c>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d802      	bhi.n	8007784 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800777e:	2308      	movs	r3, #8
 8007780:	617b      	str	r3, [r7, #20]
 8007782:	e015      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	4a1d      	ldr	r2, [pc, #116]	; (80077fc <USB_SetTurnaroundTime+0x13c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d906      	bls.n	800779a <USB_SetTurnaroundTime+0xda>
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	4a1c      	ldr	r2, [pc, #112]	; (8007800 <USB_SetTurnaroundTime+0x140>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d202      	bcs.n	800779a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007794:	2307      	movs	r3, #7
 8007796:	617b      	str	r3, [r7, #20]
 8007798:	e00a      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800779a:	2306      	movs	r3, #6
 800779c:	617b      	str	r3, [r7, #20]
 800779e:	e007      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80077a0:	79fb      	ldrb	r3, [r7, #7]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d102      	bne.n	80077ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80077a6:	2309      	movs	r3, #9
 80077a8:	617b      	str	r3, [r7, #20]
 80077aa:	e001      	b.n	80077b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80077ac:	2309      	movs	r3, #9
 80077ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	68da      	ldr	r2, [r3, #12]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	029b      	lsls	r3, r3, #10
 80077c4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80077c8:	431a      	orrs	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	371c      	adds	r7, #28
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	00d8acbf 	.word	0x00d8acbf
 80077e0:	00e4e1c0 	.word	0x00e4e1c0
 80077e4:	00f42400 	.word	0x00f42400
 80077e8:	01067380 	.word	0x01067380
 80077ec:	011a499f 	.word	0x011a499f
 80077f0:	01312cff 	.word	0x01312cff
 80077f4:	014ca43f 	.word	0x014ca43f
 80077f8:	016e3600 	.word	0x016e3600
 80077fc:	01a6ab1f 	.word	0x01a6ab1f
 8007800:	01e84800 	.word	0x01e84800

08007804 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f043 0201 	orr.w	r2, r3, #1
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	370c      	adds	r7, #12
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr

08007826 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007826:	b480      	push	{r7}
 8007828:	b083      	sub	sp, #12
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	f023 0201 	bic.w	r2, r3, #1
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	460b      	mov	r3, r1
 8007852:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007854:	2300      	movs	r3, #0
 8007856:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007864:	78fb      	ldrb	r3, [r7, #3]
 8007866:	2b01      	cmp	r3, #1
 8007868:	d115      	bne.n	8007896 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007876:	2001      	movs	r0, #1
 8007878:	f7fb fa6e 	bl	8002d58 <HAL_Delay>
      ms++;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	3301      	adds	r3, #1
 8007880:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f001 fa3f 	bl	8008d06 <USB_GetMode>
 8007888:	4603      	mov	r3, r0
 800788a:	2b01      	cmp	r3, #1
 800788c:	d01e      	beq.n	80078cc <USB_SetCurrentMode+0x84>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2b31      	cmp	r3, #49	; 0x31
 8007892:	d9f0      	bls.n	8007876 <USB_SetCurrentMode+0x2e>
 8007894:	e01a      	b.n	80078cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007896:	78fb      	ldrb	r3, [r7, #3]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d115      	bne.n	80078c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078a8:	2001      	movs	r0, #1
 80078aa:	f7fb fa55 	bl	8002d58 <HAL_Delay>
      ms++;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	3301      	adds	r3, #1
 80078b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f001 fa26 	bl	8008d06 <USB_GetMode>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d005      	beq.n	80078cc <USB_SetCurrentMode+0x84>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2b31      	cmp	r3, #49	; 0x31
 80078c4:	d9f0      	bls.n	80078a8 <USB_SetCurrentMode+0x60>
 80078c6:	e001      	b.n	80078cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e005      	b.n	80078d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2b32      	cmp	r3, #50	; 0x32
 80078d0:	d101      	bne.n	80078d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e000      	b.n	80078d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80078d6:	2300      	movs	r3, #0
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3710      	adds	r7, #16
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078e0:	b084      	sub	sp, #16
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b086      	sub	sp, #24
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80078ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80078fa:	2300      	movs	r3, #0
 80078fc:	613b      	str	r3, [r7, #16]
 80078fe:	e009      	b.n	8007914 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	3340      	adds	r3, #64	; 0x40
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	4413      	add	r3, r2
 800790a:	2200      	movs	r2, #0
 800790c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	3301      	adds	r3, #1
 8007912:	613b      	str	r3, [r7, #16]
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	2b0e      	cmp	r3, #14
 8007918:	d9f2      	bls.n	8007900 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800791a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800791c:	2b00      	cmp	r3, #0
 800791e:	d11c      	bne.n	800795a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800792e:	f043 0302 	orr.w	r3, r3, #2
 8007932:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007938:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	601a      	str	r2, [r3, #0]
 8007958:	e005      	b.n	8007966 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800796c:	461a      	mov	r2, r3
 800796e:	2300      	movs	r3, #0
 8007970:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007978:	4619      	mov	r1, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007980:	461a      	mov	r2, r3
 8007982:	680b      	ldr	r3, [r1, #0]
 8007984:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007988:	2b01      	cmp	r3, #1
 800798a:	d10c      	bne.n	80079a6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800798c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800798e:	2b00      	cmp	r3, #0
 8007990:	d104      	bne.n	800799c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007992:	2100      	movs	r1, #0
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 f965 	bl	8007c64 <USB_SetDevSpeed>
 800799a:	e008      	b.n	80079ae <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800799c:	2101      	movs	r1, #1
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f960 	bl	8007c64 <USB_SetDevSpeed>
 80079a4:	e003      	b.n	80079ae <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079a6:	2103      	movs	r1, #3
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f95b 	bl	8007c64 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079ae:	2110      	movs	r1, #16
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 f8f3 	bl	8007b9c <USB_FlushTxFifo>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d001      	beq.n	80079c0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f91f 	bl	8007c04 <USB_FlushRxFifo>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d001      	beq.n	80079d0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079d6:	461a      	mov	r2, r3
 80079d8:	2300      	movs	r3, #0
 80079da:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e2:	461a      	mov	r2, r3
 80079e4:	2300      	movs	r3, #0
 80079e6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ee:	461a      	mov	r2, r3
 80079f0:	2300      	movs	r3, #0
 80079f2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079f4:	2300      	movs	r3, #0
 80079f6:	613b      	str	r3, [r7, #16]
 80079f8:	e043      	b.n	8007a82 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	015a      	lsls	r2, r3, #5
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	4413      	add	r3, r2
 8007a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a10:	d118      	bne.n	8007a44 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d10a      	bne.n	8007a2e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	015a      	lsls	r2, r3, #5
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	4413      	add	r3, r2
 8007a20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a24:	461a      	mov	r2, r3
 8007a26:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a2a:	6013      	str	r3, [r2, #0]
 8007a2c:	e013      	b.n	8007a56 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	015a      	lsls	r2, r3, #5
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	4413      	add	r3, r2
 8007a36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	e008      	b.n	8007a56 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a50:	461a      	mov	r2, r3
 8007a52:	2300      	movs	r3, #0
 8007a54:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	015a      	lsls	r2, r3, #5
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a62:	461a      	mov	r2, r3
 8007a64:	2300      	movs	r3, #0
 8007a66:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	015a      	lsls	r2, r3, #5
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	4413      	add	r3, r2
 8007a70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a74:	461a      	mov	r2, r3
 8007a76:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a7a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	613b      	str	r3, [r7, #16]
 8007a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d3b7      	bcc.n	80079fa <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	613b      	str	r3, [r7, #16]
 8007a8e:	e043      	b.n	8007b18 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007aa2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007aa6:	d118      	bne.n	8007ada <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d10a      	bne.n	8007ac4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	015a      	lsls	r2, r3, #5
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aba:	461a      	mov	r2, r3
 8007abc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ac0:	6013      	str	r3, [r2, #0]
 8007ac2:	e013      	b.n	8007aec <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	015a      	lsls	r2, r3, #5
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	4413      	add	r3, r2
 8007acc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	e008      	b.n	8007aec <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	015a      	lsls	r2, r3, #5
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	2300      	movs	r3, #0
 8007aea:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007af8:	461a      	mov	r2, r3
 8007afa:	2300      	movs	r3, #0
 8007afc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	015a      	lsls	r2, r3, #5
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	4413      	add	r3, r2
 8007b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b10:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	3301      	adds	r3, #1
 8007b16:	613b      	str	r3, [r7, #16]
 8007b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d3b7      	bcc.n	8007a90 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b32:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007b40:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d105      	bne.n	8007b54 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	699b      	ldr	r3, [r3, #24]
 8007b4c:	f043 0210 	orr.w	r2, r3, #16
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	699a      	ldr	r2, [r3, #24]
 8007b58:	4b0f      	ldr	r3, [pc, #60]	; (8007b98 <USB_DevInit+0x2b8>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d005      	beq.n	8007b72 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	f043 0208 	orr.w	r2, r3, #8
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d107      	bne.n	8007b88 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b80:	f043 0304 	orr.w	r3, r3, #4
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b94:	b004      	add	sp, #16
 8007b96:	4770      	bx	lr
 8007b98:	803c3800 	.word	0x803c3800

08007b9c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	3301      	adds	r3, #1
 8007bae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4a13      	ldr	r2, [pc, #76]	; (8007c00 <USB_FlushTxFifo+0x64>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d901      	bls.n	8007bbc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bb8:	2303      	movs	r3, #3
 8007bba:	e01b      	b.n	8007bf4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	daf2      	bge.n	8007baa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	019b      	lsls	r3, r3, #6
 8007bcc:	f043 0220 	orr.w	r2, r3, #32
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	4a08      	ldr	r2, [pc, #32]	; (8007c00 <USB_FlushTxFifo+0x64>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d901      	bls.n	8007be6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	e006      	b.n	8007bf4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	f003 0320 	and.w	r3, r3, #32
 8007bee:	2b20      	cmp	r3, #32
 8007bf0:	d0f0      	beq.n	8007bd4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3714      	adds	r7, #20
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr
 8007c00:	00030d40 	.word	0x00030d40

08007c04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	3301      	adds	r3, #1
 8007c14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	4a11      	ldr	r2, [pc, #68]	; (8007c60 <USB_FlushRxFifo+0x5c>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d901      	bls.n	8007c22 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	e018      	b.n	8007c54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	daf2      	bge.n	8007c10 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2210      	movs	r2, #16
 8007c32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	3301      	adds	r3, #1
 8007c38:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	4a08      	ldr	r2, [pc, #32]	; (8007c60 <USB_FlushRxFifo+0x5c>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d901      	bls.n	8007c46 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e006      	b.n	8007c54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	f003 0310 	and.w	r3, r3, #16
 8007c4e:	2b10      	cmp	r3, #16
 8007c50:	d0f0      	beq.n	8007c34 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3714      	adds	r7, #20
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr
 8007c60:	00030d40 	.word	0x00030d40

08007c64 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	78fb      	ldrb	r3, [r7, #3]
 8007c7e:	68f9      	ldr	r1, [r7, #12]
 8007c80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c84:	4313      	orrs	r3, r2
 8007c86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3714      	adds	r7, #20
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr

08007c96 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007c96:	b480      	push	{r7}
 8007c98:	b087      	sub	sp, #28
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	f003 0306 	and.w	r3, r3, #6
 8007cae:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d102      	bne.n	8007cbc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	75fb      	strb	r3, [r7, #23]
 8007cba:	e00a      	b.n	8007cd2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2b02      	cmp	r3, #2
 8007cc0:	d002      	beq.n	8007cc8 <USB_GetDevSpeed+0x32>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2b06      	cmp	r3, #6
 8007cc6:	d102      	bne.n	8007cce <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007cc8:	2302      	movs	r3, #2
 8007cca:	75fb      	strb	r3, [r7, #23]
 8007ccc:	e001      	b.n	8007cd2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007cce:	230f      	movs	r3, #15
 8007cd0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007cd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	371c      	adds	r7, #28
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	785b      	ldrb	r3, [r3, #1]
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d13a      	bne.n	8007d72 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d02:	69da      	ldr	r2, [r3, #28]
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	f003 030f 	and.w	r3, r3, #15
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	68f9      	ldr	r1, [r7, #12]
 8007d16:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	015a      	lsls	r2, r3, #5
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	4413      	add	r3, r2
 8007d26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d155      	bne.n	8007de0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	015a      	lsls	r2, r3, #5
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	4413      	add	r3, r2
 8007d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	791b      	ldrb	r3, [r3, #4]
 8007d4e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d50:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	059b      	lsls	r3, r3, #22
 8007d56:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	68ba      	ldr	r2, [r7, #8]
 8007d5c:	0151      	lsls	r1, r2, #5
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	440a      	add	r2, r1
 8007d62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	e036      	b.n	8007de0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d78:	69da      	ldr	r2, [r3, #28]
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	f003 030f 	and.w	r3, r3, #15
 8007d82:	2101      	movs	r1, #1
 8007d84:	fa01 f303 	lsl.w	r3, r1, r3
 8007d88:	041b      	lsls	r3, r3, #16
 8007d8a:	68f9      	ldr	r1, [r7, #12]
 8007d8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d90:	4313      	orrs	r3, r2
 8007d92:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	015a      	lsls	r2, r3, #5
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d11a      	bne.n	8007de0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	015a      	lsls	r2, r3, #5
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	4413      	add	r3, r2
 8007db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	791b      	ldrb	r3, [r3, #4]
 8007dc4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dc6:	430b      	orrs	r3, r1
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	68ba      	ldr	r2, [r7, #8]
 8007dcc:	0151      	lsls	r1, r2, #5
 8007dce:	68fa      	ldr	r2, [r7, #12]
 8007dd0:	440a      	add	r2, r1
 8007dd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007dd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dde:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
	...

08007df0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b085      	sub	sp, #20
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	785b      	ldrb	r3, [r3, #1]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d161      	bne.n	8007ed0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	015a      	lsls	r2, r3, #5
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	4413      	add	r3, r2
 8007e14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e22:	d11f      	bne.n	8007e64 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	0151      	lsls	r1, r2, #5
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	440a      	add	r2, r1
 8007e3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e42:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	015a      	lsls	r2, r3, #5
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	0151      	lsls	r1, r2, #5
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	440a      	add	r2, r1
 8007e5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e62:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	f003 030f 	and.w	r3, r3, #15
 8007e74:	2101      	movs	r1, #1
 8007e76:	fa01 f303 	lsl.w	r3, r1, r3
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	43db      	mvns	r3, r3
 8007e7e:	68f9      	ldr	r1, [r7, #12]
 8007e80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e84:	4013      	ands	r3, r2
 8007e86:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e8e:	69da      	ldr	r2, [r3, #28]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	f003 030f 	and.w	r3, r3, #15
 8007e98:	2101      	movs	r1, #1
 8007e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	43db      	mvns	r3, r3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	015a      	lsls	r2, r3, #5
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	0159      	lsls	r1, r3, #5
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	440b      	add	r3, r1
 8007ec2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4b35      	ldr	r3, [pc, #212]	; (8007fa0 <USB_DeactivateEndpoint+0x1b0>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	600b      	str	r3, [r1, #0]
 8007ece:	e060      	b.n	8007f92 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	015a      	lsls	r2, r3, #5
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ee2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ee6:	d11f      	bne.n	8007f28 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	015a      	lsls	r2, r3, #5
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	4413      	add	r3, r2
 8007ef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	0151      	lsls	r1, r2, #5
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	440a      	add	r2, r1
 8007efe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f02:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f06:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	015a      	lsls	r2, r3, #5
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	4413      	add	r3, r2
 8007f10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	0151      	lsls	r1, r2, #5
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	440a      	add	r2, r1
 8007f1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f22:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f26:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	f003 030f 	and.w	r3, r3, #15
 8007f38:	2101      	movs	r1, #1
 8007f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f3e:	041b      	lsls	r3, r3, #16
 8007f40:	43db      	mvns	r3, r3
 8007f42:	68f9      	ldr	r1, [r7, #12]
 8007f44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f48:	4013      	ands	r3, r2
 8007f4a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f52:	69da      	ldr	r2, [r3, #28]
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	f003 030f 	and.w	r3, r3, #15
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f62:	041b      	lsls	r3, r3, #16
 8007f64:	43db      	mvns	r3, r3
 8007f66:	68f9      	ldr	r1, [r7, #12]
 8007f68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	015a      	lsls	r2, r3, #5
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	4413      	add	r3, r2
 8007f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	0159      	lsls	r1, r3, #5
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	440b      	add	r3, r1
 8007f86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	4b05      	ldr	r3, [pc, #20]	; (8007fa4 <USB_DeactivateEndpoint+0x1b4>)
 8007f8e:	4013      	ands	r3, r2
 8007f90:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3714      	adds	r7, #20
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr
 8007fa0:	ec337800 	.word	0xec337800
 8007fa4:	eff37800 	.word	0xeff37800

08007fa8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b08a      	sub	sp, #40	; 0x28
 8007fac:	af02      	add	r7, sp, #8
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	781b      	ldrb	r3, [r3, #0]
 8007fbe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	785b      	ldrb	r3, [r3, #1]
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	f040 815c 	bne.w	8008282 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d132      	bne.n	8008038 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	015a      	lsls	r2, r3, #5
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	4413      	add	r3, r2
 8007fda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	0151      	lsls	r1, r2, #5
 8007fe4:	69fa      	ldr	r2, [r7, #28]
 8007fe6:	440a      	add	r2, r1
 8007fe8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007ff0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007ff4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	69ba      	ldr	r2, [r7, #24]
 8008006:	0151      	lsls	r1, r2, #5
 8008008:	69fa      	ldr	r2, [r7, #28]
 800800a:	440a      	add	r2, r1
 800800c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008010:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008014:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	4413      	add	r3, r2
 800801e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	69ba      	ldr	r2, [r7, #24]
 8008026:	0151      	lsls	r1, r2, #5
 8008028:	69fa      	ldr	r2, [r7, #28]
 800802a:	440a      	add	r2, r1
 800802c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008030:	0cdb      	lsrs	r3, r3, #19
 8008032:	04db      	lsls	r3, r3, #19
 8008034:	6113      	str	r3, [r2, #16]
 8008036:	e074      	b.n	8008122 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	0151      	lsls	r1, r2, #5
 800804a:	69fa      	ldr	r2, [r7, #28]
 800804c:	440a      	add	r2, r1
 800804e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008052:	0cdb      	lsrs	r3, r3, #19
 8008054:	04db      	lsls	r3, r3, #19
 8008056:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	015a      	lsls	r2, r3, #5
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	4413      	add	r3, r2
 8008060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008064:	691b      	ldr	r3, [r3, #16]
 8008066:	69ba      	ldr	r2, [r7, #24]
 8008068:	0151      	lsls	r1, r2, #5
 800806a:	69fa      	ldr	r2, [r7, #28]
 800806c:	440a      	add	r2, r1
 800806e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008072:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008076:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800807a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	69fb      	ldr	r3, [r7, #28]
 8008082:	4413      	add	r3, r2
 8008084:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008088:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	6999      	ldr	r1, [r3, #24]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	440b      	add	r3, r1
 8008094:	1e59      	subs	r1, r3, #1
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	fbb1 f3f3 	udiv	r3, r1, r3
 800809e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80080a0:	4b9d      	ldr	r3, [pc, #628]	; (8008318 <USB_EPStartXfer+0x370>)
 80080a2:	400b      	ands	r3, r1
 80080a4:	69b9      	ldr	r1, [r7, #24]
 80080a6:	0148      	lsls	r0, r1, #5
 80080a8:	69f9      	ldr	r1, [r7, #28]
 80080aa:	4401      	add	r1, r0
 80080ac:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80080b0:	4313      	orrs	r3, r2
 80080b2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080c0:	691a      	ldr	r2, [r3, #16]
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080ca:	69b9      	ldr	r1, [r7, #24]
 80080cc:	0148      	lsls	r0, r1, #5
 80080ce:	69f9      	ldr	r1, [r7, #28]
 80080d0:	4401      	add	r1, r0
 80080d2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80080d6:	4313      	orrs	r3, r2
 80080d8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	791b      	ldrb	r3, [r3, #4]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d11f      	bne.n	8008122 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	0151      	lsls	r1, r2, #5
 80080f4:	69fa      	ldr	r2, [r7, #28]
 80080f6:	440a      	add	r2, r1
 80080f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080fc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008100:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	4413      	add	r3, r2
 800810a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	0151      	lsls	r1, r2, #5
 8008114:	69fa      	ldr	r2, [r7, #28]
 8008116:	440a      	add	r2, r1
 8008118:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800811c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008120:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008122:	79fb      	ldrb	r3, [r7, #7]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d14b      	bne.n	80081c0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d009      	beq.n	8008144 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	4413      	add	r3, r2
 8008138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800813c:	461a      	mov	r2, r3
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	695b      	ldr	r3, [r3, #20]
 8008142:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	791b      	ldrb	r3, [r3, #4]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d128      	bne.n	800819e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008158:	2b00      	cmp	r3, #0
 800815a:	d110      	bne.n	800817e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	4413      	add	r3, r2
 8008164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	0151      	lsls	r1, r2, #5
 800816e:	69fa      	ldr	r2, [r7, #28]
 8008170:	440a      	add	r2, r1
 8008172:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008176:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800817a:	6013      	str	r3, [r2, #0]
 800817c:	e00f      	b.n	800819e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	015a      	lsls	r2, r3, #5
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	4413      	add	r3, r2
 8008186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	69ba      	ldr	r2, [r7, #24]
 800818e:	0151      	lsls	r1, r2, #5
 8008190:	69fa      	ldr	r2, [r7, #28]
 8008192:	440a      	add	r2, r1
 8008194:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800819c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	015a      	lsls	r2, r3, #5
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	4413      	add	r3, r2
 80081a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	69ba      	ldr	r2, [r7, #24]
 80081ae:	0151      	lsls	r1, r2, #5
 80081b0:	69fa      	ldr	r2, [r7, #28]
 80081b2:	440a      	add	r2, r1
 80081b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081b8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	e133      	b.n	8008428 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	69ba      	ldr	r2, [r7, #24]
 80081d0:	0151      	lsls	r1, r2, #5
 80081d2:	69fa      	ldr	r2, [r7, #28]
 80081d4:	440a      	add	r2, r1
 80081d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081da:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80081de:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	791b      	ldrb	r3, [r3, #4]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d015      	beq.n	8008214 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	699b      	ldr	r3, [r3, #24]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f000 811b 	beq.w	8008428 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	f003 030f 	and.w	r3, r3, #15
 8008202:	2101      	movs	r1, #1
 8008204:	fa01 f303 	lsl.w	r3, r1, r3
 8008208:	69f9      	ldr	r1, [r7, #28]
 800820a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800820e:	4313      	orrs	r3, r2
 8008210:	634b      	str	r3, [r1, #52]	; 0x34
 8008212:	e109      	b.n	8008428 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008220:	2b00      	cmp	r3, #0
 8008222:	d110      	bne.n	8008246 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	4413      	add	r3, r2
 800822c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	0151      	lsls	r1, r2, #5
 8008236:	69fa      	ldr	r2, [r7, #28]
 8008238:	440a      	add	r2, r1
 800823a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800823e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008242:	6013      	str	r3, [r2, #0]
 8008244:	e00f      	b.n	8008266 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	015a      	lsls	r2, r3, #5
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	4413      	add	r3, r2
 800824e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	69ba      	ldr	r2, [r7, #24]
 8008256:	0151      	lsls	r1, r2, #5
 8008258:	69fa      	ldr	r2, [r7, #28]
 800825a:	440a      	add	r2, r1
 800825c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008264:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	6919      	ldr	r1, [r3, #16]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	781a      	ldrb	r2, [r3, #0]
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	699b      	ldr	r3, [r3, #24]
 8008272:	b298      	uxth	r0, r3
 8008274:	79fb      	ldrb	r3, [r7, #7]
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	4603      	mov	r3, r0
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f000 fade 	bl	800883c <USB_WritePacket>
 8008280:	e0d2      	b.n	8008428 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	4413      	add	r3, r2
 800828a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800828e:	691b      	ldr	r3, [r3, #16]
 8008290:	69ba      	ldr	r2, [r7, #24]
 8008292:	0151      	lsls	r1, r2, #5
 8008294:	69fa      	ldr	r2, [r7, #28]
 8008296:	440a      	add	r2, r1
 8008298:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800829c:	0cdb      	lsrs	r3, r3, #19
 800829e:	04db      	lsls	r3, r3, #19
 80082a0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	015a      	lsls	r2, r3, #5
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	4413      	add	r3, r2
 80082aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	69ba      	ldr	r2, [r7, #24]
 80082b2:	0151      	lsls	r1, r2, #5
 80082b4:	69fa      	ldr	r2, [r7, #28]
 80082b6:	440a      	add	r2, r1
 80082b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082bc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80082c0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80082c4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d126      	bne.n	800831c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082da:	691a      	ldr	r2, [r3, #16]
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082e4:	69b9      	ldr	r1, [r7, #24]
 80082e6:	0148      	lsls	r0, r1, #5
 80082e8:	69f9      	ldr	r1, [r7, #28]
 80082ea:	4401      	add	r1, r0
 80082ec:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80082f0:	4313      	orrs	r3, r2
 80082f2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	015a      	lsls	r2, r3, #5
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	4413      	add	r3, r2
 80082fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	69ba      	ldr	r2, [r7, #24]
 8008304:	0151      	lsls	r1, r2, #5
 8008306:	69fa      	ldr	r2, [r7, #28]
 8008308:	440a      	add	r2, r1
 800830a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800830e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008312:	6113      	str	r3, [r2, #16]
 8008314:	e03a      	b.n	800838c <USB_EPStartXfer+0x3e4>
 8008316:	bf00      	nop
 8008318:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	699a      	ldr	r2, [r3, #24]
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	4413      	add	r3, r2
 8008326:	1e5a      	subs	r2, r3, #1
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008330:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	8afa      	ldrh	r2, [r7, #22]
 8008338:	fb03 f202 	mul.w	r2, r3, r2
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008340:	69bb      	ldr	r3, [r7, #24]
 8008342:	015a      	lsls	r2, r3, #5
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	4413      	add	r3, r2
 8008348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800834c:	691a      	ldr	r2, [r3, #16]
 800834e:	8afb      	ldrh	r3, [r7, #22]
 8008350:	04d9      	lsls	r1, r3, #19
 8008352:	4b38      	ldr	r3, [pc, #224]	; (8008434 <USB_EPStartXfer+0x48c>)
 8008354:	400b      	ands	r3, r1
 8008356:	69b9      	ldr	r1, [r7, #24]
 8008358:	0148      	lsls	r0, r1, #5
 800835a:	69f9      	ldr	r1, [r7, #28]
 800835c:	4401      	add	r1, r0
 800835e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008362:	4313      	orrs	r3, r2
 8008364:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	4413      	add	r3, r2
 800836e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008372:	691a      	ldr	r2, [r3, #16]
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	69db      	ldr	r3, [r3, #28]
 8008378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800837c:	69b9      	ldr	r1, [r7, #24]
 800837e:	0148      	lsls	r0, r1, #5
 8008380:	69f9      	ldr	r1, [r7, #28]
 8008382:	4401      	add	r1, r0
 8008384:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008388:	4313      	orrs	r3, r2
 800838a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800838c:	79fb      	ldrb	r3, [r7, #7]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d10d      	bne.n	80083ae <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	691b      	ldr	r3, [r3, #16]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d009      	beq.n	80083ae <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	6919      	ldr	r1, [r3, #16]
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	015a      	lsls	r2, r3, #5
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	4413      	add	r3, r2
 80083a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083aa:	460a      	mov	r2, r1
 80083ac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	791b      	ldrb	r3, [r3, #4]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d128      	bne.n	8008408 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d110      	bne.n	80083e8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69ba      	ldr	r2, [r7, #24]
 80083d6:	0151      	lsls	r1, r2, #5
 80083d8:	69fa      	ldr	r2, [r7, #28]
 80083da:	440a      	add	r2, r1
 80083dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	e00f      	b.n	8008408 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	015a      	lsls	r2, r3, #5
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	4413      	add	r3, r2
 80083f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69ba      	ldr	r2, [r7, #24]
 80083f8:	0151      	lsls	r1, r2, #5
 80083fa:	69fa      	ldr	r2, [r7, #28]
 80083fc:	440a      	add	r2, r1
 80083fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008406:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	015a      	lsls	r2, r3, #5
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	4413      	add	r3, r2
 8008410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	69ba      	ldr	r2, [r7, #24]
 8008418:	0151      	lsls	r1, r2, #5
 800841a:	69fa      	ldr	r2, [r7, #28]
 800841c:	440a      	add	r2, r1
 800841e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008422:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008426:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	3720      	adds	r7, #32
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	1ff80000 	.word	0x1ff80000

08008438 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	4613      	mov	r3, r2
 8008444:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	785b      	ldrb	r3, [r3, #1]
 8008454:	2b01      	cmp	r3, #1
 8008456:	f040 80ce 	bne.w	80085f6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	699b      	ldr	r3, [r3, #24]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d132      	bne.n	80084c8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	015a      	lsls	r2, r3, #5
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	4413      	add	r3, r2
 800846a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	0151      	lsls	r1, r2, #5
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	440a      	add	r2, r1
 8008478:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800847c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008480:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008484:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	697a      	ldr	r2, [r7, #20]
 800849a:	440a      	add	r2, r1
 800849c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	0151      	lsls	r1, r2, #5
 80084b8:	697a      	ldr	r2, [r7, #20]
 80084ba:	440a      	add	r2, r1
 80084bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084c0:	0cdb      	lsrs	r3, r3, #19
 80084c2:	04db      	lsls	r3, r3, #19
 80084c4:	6113      	str	r3, [r2, #16]
 80084c6:	e04e      	b.n	8008566 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d4:	691b      	ldr	r3, [r3, #16]
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	697a      	ldr	r2, [r7, #20]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e2:	0cdb      	lsrs	r3, r3, #19
 80084e4:	04db      	lsls	r3, r3, #19
 80084e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	0151      	lsls	r1, r2, #5
 80084fa:	697a      	ldr	r2, [r7, #20]
 80084fc:	440a      	add	r2, r1
 80084fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008502:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008506:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800850a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	699a      	ldr	r2, [r3, #24]
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	429a      	cmp	r2, r3
 8008516:	d903      	bls.n	8008520 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	68da      	ldr	r2, [r3, #12]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	0151      	lsls	r1, r2, #5
 8008532:	697a      	ldr	r2, [r7, #20]
 8008534:	440a      	add	r2, r1
 8008536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800853a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800853e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	015a      	lsls	r2, r3, #5
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	4413      	add	r3, r2
 8008548:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800854c:	691a      	ldr	r2, [r3, #16]
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	699b      	ldr	r3, [r3, #24]
 8008552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008556:	6939      	ldr	r1, [r7, #16]
 8008558:	0148      	lsls	r0, r1, #5
 800855a:	6979      	ldr	r1, [r7, #20]
 800855c:	4401      	add	r1, r0
 800855e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008562:	4313      	orrs	r3, r2
 8008564:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008566:	79fb      	ldrb	r3, [r7, #7]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d11e      	bne.n	80085aa <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d009      	beq.n	8008588 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008580:	461a      	mov	r2, r3
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	693a      	ldr	r2, [r7, #16]
 8008598:	0151      	lsls	r1, r2, #5
 800859a:	697a      	ldr	r2, [r7, #20]
 800859c:	440a      	add	r2, r1
 800859e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085a2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085a6:	6013      	str	r3, [r2, #0]
 80085a8:	e097      	b.n	80086da <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	015a      	lsls	r2, r3, #5
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	4413      	add	r3, r2
 80085b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	0151      	lsls	r1, r2, #5
 80085bc:	697a      	ldr	r2, [r7, #20]
 80085be:	440a      	add	r2, r1
 80085c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085c8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	699b      	ldr	r3, [r3, #24]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f000 8083 	beq.w	80086da <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	f003 030f 	and.w	r3, r3, #15
 80085e4:	2101      	movs	r1, #1
 80085e6:	fa01 f303 	lsl.w	r3, r1, r3
 80085ea:	6979      	ldr	r1, [r7, #20]
 80085ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80085f0:	4313      	orrs	r3, r2
 80085f2:	634b      	str	r3, [r1, #52]	; 0x34
 80085f4:	e071      	b.n	80086da <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	015a      	lsls	r2, r3, #5
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	4413      	add	r3, r2
 80085fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008602:	691b      	ldr	r3, [r3, #16]
 8008604:	693a      	ldr	r2, [r7, #16]
 8008606:	0151      	lsls	r1, r2, #5
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	440a      	add	r2, r1
 800860c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008610:	0cdb      	lsrs	r3, r3, #19
 8008612:	04db      	lsls	r3, r3, #19
 8008614:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	015a      	lsls	r2, r3, #5
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	4413      	add	r3, r2
 800861e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008622:	691b      	ldr	r3, [r3, #16]
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	0151      	lsls	r1, r2, #5
 8008628:	697a      	ldr	r2, [r7, #20]
 800862a:	440a      	add	r2, r1
 800862c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008630:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008634:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008638:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	699b      	ldr	r3, [r3, #24]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d003      	beq.n	800864a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	68da      	ldr	r2, [r3, #12]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	68da      	ldr	r2, [r3, #12]
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	015a      	lsls	r2, r3, #5
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	4413      	add	r3, r2
 800865a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	693a      	ldr	r2, [r7, #16]
 8008662:	0151      	lsls	r1, r2, #5
 8008664:	697a      	ldr	r2, [r7, #20]
 8008666:	440a      	add	r2, r1
 8008668:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800866c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008670:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	015a      	lsls	r2, r3, #5
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	4413      	add	r3, r2
 800867a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800867e:	691a      	ldr	r2, [r3, #16]
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008688:	6939      	ldr	r1, [r7, #16]
 800868a:	0148      	lsls	r0, r1, #5
 800868c:	6979      	ldr	r1, [r7, #20]
 800868e:	4401      	add	r1, r0
 8008690:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008694:	4313      	orrs	r3, r2
 8008696:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008698:	79fb      	ldrb	r3, [r7, #7]
 800869a:	2b01      	cmp	r3, #1
 800869c:	d10d      	bne.n	80086ba <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d009      	beq.n	80086ba <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	6919      	ldr	r1, [r3, #16]
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	015a      	lsls	r2, r3, #5
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	4413      	add	r3, r2
 80086b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086b6:	460a      	mov	r2, r1
 80086b8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	015a      	lsls	r2, r3, #5
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	4413      	add	r3, r2
 80086c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	693a      	ldr	r2, [r7, #16]
 80086ca:	0151      	lsls	r1, r2, #5
 80086cc:	697a      	ldr	r2, [r7, #20]
 80086ce:	440a      	add	r2, r1
 80086d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086d4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	371c      	adds	r7, #28
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b087      	sub	sp, #28
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80086f2:	2300      	movs	r3, #0
 80086f4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80086f6:	2300      	movs	r3, #0
 80086f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	785b      	ldrb	r3, [r3, #1]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d14a      	bne.n	800879c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	4413      	add	r3, r2
 8008710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800871a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800871e:	f040 8086 	bne.w	800882e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	015a      	lsls	r2, r3, #5
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	4413      	add	r3, r2
 800872c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	683a      	ldr	r2, [r7, #0]
 8008734:	7812      	ldrb	r2, [r2, #0]
 8008736:	0151      	lsls	r1, r2, #5
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	440a      	add	r2, r1
 800873c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008740:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008744:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	015a      	lsls	r2, r3, #5
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	4413      	add	r3, r2
 8008750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	683a      	ldr	r2, [r7, #0]
 8008758:	7812      	ldrb	r2, [r2, #0]
 800875a:	0151      	lsls	r1, r2, #5
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	440a      	add	r2, r1
 8008760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008764:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008768:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	3301      	adds	r3, #1
 800876e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f242 7210 	movw	r2, #10000	; 0x2710
 8008776:	4293      	cmp	r3, r2
 8008778:	d902      	bls.n	8008780 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	75fb      	strb	r3, [r7, #23]
          break;
 800877e:	e056      	b.n	800882e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	015a      	lsls	r2, r3, #5
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	4413      	add	r3, r2
 800878a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008794:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008798:	d0e7      	beq.n	800876a <USB_EPStopXfer+0x82>
 800879a:	e048      	b.n	800882e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	015a      	lsls	r2, r3, #5
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	4413      	add	r3, r2
 80087a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087b4:	d13b      	bne.n	800882e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	7812      	ldrb	r2, [r2, #0]
 80087ca:	0151      	lsls	r1, r2, #5
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	440a      	add	r2, r1
 80087d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80087d8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	015a      	lsls	r2, r3, #5
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	4413      	add	r3, r2
 80087e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	683a      	ldr	r2, [r7, #0]
 80087ec:	7812      	ldrb	r2, [r2, #0]
 80087ee:	0151      	lsls	r1, r2, #5
 80087f0:	693a      	ldr	r2, [r7, #16]
 80087f2:	440a      	add	r2, r1
 80087f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	3301      	adds	r3, #1
 8008802:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f242 7210 	movw	r2, #10000	; 0x2710
 800880a:	4293      	cmp	r3, r2
 800880c:	d902      	bls.n	8008814 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800880e:	2301      	movs	r3, #1
 8008810:	75fb      	strb	r3, [r7, #23]
          break;
 8008812:	e00c      	b.n	800882e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	015a      	lsls	r2, r3, #5
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	4413      	add	r3, r2
 800881e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008828:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800882c:	d0e7      	beq.n	80087fe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800882e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008830:	4618      	mov	r0, r3
 8008832:	371c      	adds	r7, #28
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800883c:	b480      	push	{r7}
 800883e:	b089      	sub	sp, #36	; 0x24
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	4611      	mov	r1, r2
 8008848:	461a      	mov	r2, r3
 800884a:	460b      	mov	r3, r1
 800884c:	71fb      	strb	r3, [r7, #7]
 800884e:	4613      	mov	r3, r2
 8008850:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800885a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800885e:	2b00      	cmp	r3, #0
 8008860:	d123      	bne.n	80088aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008862:	88bb      	ldrh	r3, [r7, #4]
 8008864:	3303      	adds	r3, #3
 8008866:	089b      	lsrs	r3, r3, #2
 8008868:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800886a:	2300      	movs	r3, #0
 800886c:	61bb      	str	r3, [r7, #24]
 800886e:	e018      	b.n	80088a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008870:	79fb      	ldrb	r3, [r7, #7]
 8008872:	031a      	lsls	r2, r3, #12
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	4413      	add	r3, r2
 8008878:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800887c:	461a      	mov	r2, r3
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	3301      	adds	r3, #1
 8008888:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	3301      	adds	r3, #1
 800888e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	3301      	adds	r3, #1
 8008894:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	3301      	adds	r3, #1
 800889a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	3301      	adds	r3, #1
 80088a0:	61bb      	str	r3, [r7, #24]
 80088a2:	69ba      	ldr	r2, [r7, #24]
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d3e2      	bcc.n	8008870 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80088aa:	2300      	movs	r3, #0
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3724      	adds	r7, #36	; 0x24
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b08b      	sub	sp, #44	; 0x2c
 80088bc:	af00      	add	r7, sp, #0
 80088be:	60f8      	str	r0, [r7, #12]
 80088c0:	60b9      	str	r1, [r7, #8]
 80088c2:	4613      	mov	r3, r2
 80088c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80088ce:	88fb      	ldrh	r3, [r7, #6]
 80088d0:	089b      	lsrs	r3, r3, #2
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80088d6:	88fb      	ldrh	r3, [r7, #6]
 80088d8:	f003 0303 	and.w	r3, r3, #3
 80088dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80088de:	2300      	movs	r3, #0
 80088e0:	623b      	str	r3, [r7, #32]
 80088e2:	e014      	b.n	800890e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80088f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f2:	3301      	adds	r3, #1
 80088f4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80088f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f8:	3301      	adds	r3, #1
 80088fa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80088fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fe:	3301      	adds	r3, #1
 8008900:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008904:	3301      	adds	r3, #1
 8008906:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008908:	6a3b      	ldr	r3, [r7, #32]
 800890a:	3301      	adds	r3, #1
 800890c:	623b      	str	r3, [r7, #32]
 800890e:	6a3a      	ldr	r2, [r7, #32]
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	429a      	cmp	r2, r3
 8008914:	d3e6      	bcc.n	80088e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008916:	8bfb      	ldrh	r3, [r7, #30]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d01e      	beq.n	800895a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800891c:	2300      	movs	r3, #0
 800891e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008926:	461a      	mov	r2, r3
 8008928:	f107 0310 	add.w	r3, r7, #16
 800892c:	6812      	ldr	r2, [r2, #0]
 800892e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	6a3b      	ldr	r3, [r7, #32]
 8008934:	b2db      	uxtb	r3, r3
 8008936:	00db      	lsls	r3, r3, #3
 8008938:	fa22 f303 	lsr.w	r3, r2, r3
 800893c:	b2da      	uxtb	r2, r3
 800893e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008940:	701a      	strb	r2, [r3, #0]
      i++;
 8008942:	6a3b      	ldr	r3, [r7, #32]
 8008944:	3301      	adds	r3, #1
 8008946:	623b      	str	r3, [r7, #32]
      pDest++;
 8008948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800894a:	3301      	adds	r3, #1
 800894c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800894e:	8bfb      	ldrh	r3, [r7, #30]
 8008950:	3b01      	subs	r3, #1
 8008952:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008954:	8bfb      	ldrh	r3, [r7, #30]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1ea      	bne.n	8008930 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800895a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800895c:	4618      	mov	r0, r3
 800895e:	372c      	adds	r7, #44	; 0x2c
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008968:	b480      	push	{r7}
 800896a:	b085      	sub	sp, #20
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	785b      	ldrb	r3, [r3, #1]
 8008980:	2b01      	cmp	r3, #1
 8008982:	d12c      	bne.n	80089de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	015a      	lsls	r2, r3, #5
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	4413      	add	r3, r2
 800898c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	2b00      	cmp	r3, #0
 8008994:	db12      	blt.n	80089bc <USB_EPSetStall+0x54>
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d00f      	beq.n	80089bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	0151      	lsls	r1, r2, #5
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	440a      	add	r2, r1
 80089b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80089ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	015a      	lsls	r2, r3, #5
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	4413      	add	r3, r2
 80089c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	0151      	lsls	r1, r2, #5
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	440a      	add	r2, r1
 80089d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80089da:	6013      	str	r3, [r2, #0]
 80089dc:	e02b      	b.n	8008a36 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	015a      	lsls	r2, r3, #5
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	4413      	add	r3, r2
 80089e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	db12      	blt.n	8008a16 <USB_EPSetStall+0xae>
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00f      	beq.n	8008a16 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	015a      	lsls	r2, r3, #5
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	4413      	add	r3, r2
 80089fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68ba      	ldr	r2, [r7, #8]
 8008a06:	0151      	lsls	r1, r2, #5
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	440a      	add	r2, r1
 8008a0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a10:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a14:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	015a      	lsls	r2, r3, #5
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	0151      	lsls	r1, r2, #5
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	440a      	add	r2, r1
 8008a2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a34:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3714      	adds	r7, #20
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b085      	sub	sp, #20
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	785b      	ldrb	r3, [r3, #1]
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d128      	bne.n	8008ab2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68ba      	ldr	r2, [r7, #8]
 8008a70:	0151      	lsls	r1, r2, #5
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	440a      	add	r2, r1
 8008a76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a7e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	791b      	ldrb	r3, [r3, #4]
 8008a84:	2b03      	cmp	r3, #3
 8008a86:	d003      	beq.n	8008a90 <USB_EPClearStall+0x4c>
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	791b      	ldrb	r3, [r3, #4]
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	d138      	bne.n	8008b02 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	015a      	lsls	r2, r3, #5
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	4413      	add	r3, r2
 8008a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	68ba      	ldr	r2, [r7, #8]
 8008aa0:	0151      	lsls	r1, r2, #5
 8008aa2:	68fa      	ldr	r2, [r7, #12]
 8008aa4:	440a      	add	r2, r1
 8008aa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008aae:	6013      	str	r3, [r2, #0]
 8008ab0:	e027      	b.n	8008b02 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	015a      	lsls	r2, r3, #5
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	0151      	lsls	r1, r2, #5
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	440a      	add	r2, r1
 8008ac8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008acc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ad0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	791b      	ldrb	r3, [r3, #4]
 8008ad6:	2b03      	cmp	r3, #3
 8008ad8:	d003      	beq.n	8008ae2 <USB_EPClearStall+0x9e>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	791b      	ldrb	r3, [r3, #4]
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d10f      	bne.n	8008b02 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	015a      	lsls	r2, r3, #5
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	4413      	add	r3, r2
 8008aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68ba      	ldr	r2, [r7, #8]
 8008af2:	0151      	lsls	r1, r2, #5
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	440a      	add	r2, r1
 8008af8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b00:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	460b      	mov	r3, r1
 8008b1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b2e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008b32:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	78fb      	ldrb	r3, [r7, #3]
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008b44:	68f9      	ldr	r1, [r7, #12]
 8008b46:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3714      	adds	r7, #20
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b76:	f023 0303 	bic.w	r3, r3, #3
 8008b7a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	68fa      	ldr	r2, [r7, #12]
 8008b86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b8a:	f023 0302 	bic.w	r3, r3, #2
 8008b8e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b085      	sub	sp, #20
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008bb8:	f023 0303 	bic.w	r3, r3, #3
 8008bbc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bcc:	f043 0302 	orr.w	r3, r3, #2
 8008bd0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr

08008c06 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c06:	b480      	push	{r7}
 8008c08:	b085      	sub	sp, #20
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c18:	699b      	ldr	r3, [r3, #24]
 8008c1a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c22:	69db      	ldr	r3, [r3, #28]
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	4013      	ands	r3, r2
 8008c28:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	0c1b      	lsrs	r3, r3, #16
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3714      	adds	r7, #20
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr

08008c3a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c3a:	b480      	push	{r7}
 8008c3c:	b085      	sub	sp, #20
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c4c:	699b      	ldr	r3, [r3, #24]
 8008c4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c56:	69db      	ldr	r3, [r3, #28]
 8008c58:	68ba      	ldr	r2, [r7, #8]
 8008c5a:	4013      	ands	r3, r2
 8008c5c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	b29b      	uxth	r3, r3
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3714      	adds	r7, #20
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr

08008c6e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b085      	sub	sp, #20
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	460b      	mov	r3, r1
 8008c78:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008c7e:	78fb      	ldrb	r3, [r7, #3]
 8008c80:	015a      	lsls	r2, r3, #5
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c94:	695b      	ldr	r3, [r3, #20]
 8008c96:	68ba      	ldr	r2, [r7, #8]
 8008c98:	4013      	ands	r3, r2
 8008c9a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c9c:	68bb      	ldr	r3, [r7, #8]
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3714      	adds	r7, #20
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr

08008caa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008caa:	b480      	push	{r7}
 8008cac:	b087      	sub	sp, #28
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ccc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008cce:	78fb      	ldrb	r3, [r7, #3]
 8008cd0:	f003 030f 	and.w	r3, r3, #15
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8008cda:	01db      	lsls	r3, r3, #7
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	693a      	ldr	r2, [r7, #16]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008ce4:	78fb      	ldrb	r3, [r7, #3]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	693a      	ldr	r2, [r7, #16]
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008cf8:	68bb      	ldr	r3, [r7, #8]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	371c      	adds	r7, #28
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008d06:	b480      	push	{r7}
 8008d08:	b083      	sub	sp, #12
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	695b      	ldr	r3, [r3, #20]
 8008d12:	f003 0301 	and.w	r3, r3, #1
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	370c      	adds	r7, #12
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr

08008d22 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b085      	sub	sp, #20
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d3c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008d40:	f023 0307 	bic.w	r3, r3, #7
 8008d44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008d5a:	2300      	movs	r3, #0
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr

08008d68 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b087      	sub	sp, #28
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	460b      	mov	r3, r1
 8008d72:	607a      	str	r2, [r7, #4]
 8008d74:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	333c      	adds	r3, #60	; 0x3c
 8008d7e:	3304      	adds	r3, #4
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	4a26      	ldr	r2, [pc, #152]	; (8008e20 <USB_EP0_OutStart+0xb8>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d90a      	bls.n	8008da2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d9c:	d101      	bne.n	8008da2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	e037      	b.n	8008e12 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008da8:	461a      	mov	r2, r3
 8008daa:	2300      	movs	r3, #0
 8008dac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dbc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008dc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dd0:	f043 0318 	orr.w	r3, r3, #24
 8008dd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008de4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008de8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008dea:	7afb      	ldrb	r3, [r7, #11]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d10f      	bne.n	8008e10 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008df6:	461a      	mov	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	697a      	ldr	r2, [r7, #20]
 8008e06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e0a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008e0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e10:	2300      	movs	r3, #0
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	371c      	adds	r7, #28
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr
 8008e1e:	bf00      	nop
 8008e20:	4f54300a 	.word	0x4f54300a

08008e24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	3301      	adds	r3, #1
 8008e34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	4a13      	ldr	r2, [pc, #76]	; (8008e88 <USB_CoreReset+0x64>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d901      	bls.n	8008e42 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008e3e:	2303      	movs	r3, #3
 8008e40:	e01b      	b.n	8008e7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	691b      	ldr	r3, [r3, #16]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	daf2      	bge.n	8008e30 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	f043 0201 	orr.w	r2, r3, #1
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	4a09      	ldr	r2, [pc, #36]	; (8008e88 <USB_CoreReset+0x64>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d901      	bls.n	8008e6c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008e68:	2303      	movs	r3, #3
 8008e6a:	e006      	b.n	8008e7a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	691b      	ldr	r3, [r3, #16]
 8008e70:	f003 0301 	and.w	r3, r3, #1
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d0f0      	beq.n	8008e5a <USB_CoreReset+0x36>

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	00030d40 	.word	0x00030d40

08008e8c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	460b      	mov	r3, r1
 8008e96:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008e98:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008e9c:	f002 fcd6 	bl	800b84c <USBD_static_malloc>
 8008ea0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d109      	bne.n	8008ebc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	32b0      	adds	r2, #176	; 0xb0
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008eb8:	2302      	movs	r3, #2
 8008eba:	e0d4      	b.n	8009066 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008ebc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f002 fd2a 	bl	800b91c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	32b0      	adds	r2, #176	; 0xb0
 8008ed2:	68f9      	ldr	r1, [r7, #12]
 8008ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	32b0      	adds	r2, #176	; 0xb0
 8008ee2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	7c1b      	ldrb	r3, [r3, #16]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d138      	bne.n	8008f66 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008ef4:	4b5e      	ldr	r3, [pc, #376]	; (8009070 <USBD_CDC_Init+0x1e4>)
 8008ef6:	7819      	ldrb	r1, [r3, #0]
 8008ef8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008efc:	2202      	movs	r2, #2
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f002 fb33 	bl	800b56a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f04:	4b5a      	ldr	r3, [pc, #360]	; (8009070 <USBD_CDC_Init+0x1e4>)
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	f003 020f 	and.w	r2, r3, #15
 8008f0c:	6879      	ldr	r1, [r7, #4]
 8008f0e:	4613      	mov	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	4413      	add	r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	440b      	add	r3, r1
 8008f18:	3324      	adds	r3, #36	; 0x24
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008f1e:	4b55      	ldr	r3, [pc, #340]	; (8009074 <USBD_CDC_Init+0x1e8>)
 8008f20:	7819      	ldrb	r1, [r3, #0]
 8008f22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f26:	2202      	movs	r2, #2
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f002 fb1e 	bl	800b56a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008f2e:	4b51      	ldr	r3, [pc, #324]	; (8009074 <USBD_CDC_Init+0x1e8>)
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	f003 020f 	and.w	r2, r3, #15
 8008f36:	6879      	ldr	r1, [r7, #4]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	440b      	add	r3, r1
 8008f42:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f46:	2201      	movs	r2, #1
 8008f48:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008f4a:	4b4b      	ldr	r3, [pc, #300]	; (8009078 <USBD_CDC_Init+0x1ec>)
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	f003 020f 	and.w	r2, r3, #15
 8008f52:	6879      	ldr	r1, [r7, #4]
 8008f54:	4613      	mov	r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	4413      	add	r3, r2
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	440b      	add	r3, r1
 8008f5e:	3326      	adds	r3, #38	; 0x26
 8008f60:	2210      	movs	r2, #16
 8008f62:	801a      	strh	r2, [r3, #0]
 8008f64:	e035      	b.n	8008fd2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008f66:	4b42      	ldr	r3, [pc, #264]	; (8009070 <USBD_CDC_Init+0x1e4>)
 8008f68:	7819      	ldrb	r1, [r3, #0]
 8008f6a:	2340      	movs	r3, #64	; 0x40
 8008f6c:	2202      	movs	r2, #2
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f002 fafb 	bl	800b56a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f74:	4b3e      	ldr	r3, [pc, #248]	; (8009070 <USBD_CDC_Init+0x1e4>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	f003 020f 	and.w	r2, r3, #15
 8008f7c:	6879      	ldr	r1, [r7, #4]
 8008f7e:	4613      	mov	r3, r2
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	4413      	add	r3, r2
 8008f84:	009b      	lsls	r3, r3, #2
 8008f86:	440b      	add	r3, r1
 8008f88:	3324      	adds	r3, #36	; 0x24
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008f8e:	4b39      	ldr	r3, [pc, #228]	; (8009074 <USBD_CDC_Init+0x1e8>)
 8008f90:	7819      	ldrb	r1, [r3, #0]
 8008f92:	2340      	movs	r3, #64	; 0x40
 8008f94:	2202      	movs	r2, #2
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f002 fae7 	bl	800b56a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008f9c:	4b35      	ldr	r3, [pc, #212]	; (8009074 <USBD_CDC_Init+0x1e8>)
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	f003 020f 	and.w	r2, r3, #15
 8008fa4:	6879      	ldr	r1, [r7, #4]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	4413      	add	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	440b      	add	r3, r1
 8008fb0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008fb8:	4b2f      	ldr	r3, [pc, #188]	; (8009078 <USBD_CDC_Init+0x1ec>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	f003 020f 	and.w	r2, r3, #15
 8008fc0:	6879      	ldr	r1, [r7, #4]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	009b      	lsls	r3, r3, #2
 8008fc6:	4413      	add	r3, r2
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	440b      	add	r3, r1
 8008fcc:	3326      	adds	r3, #38	; 0x26
 8008fce:	2210      	movs	r2, #16
 8008fd0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008fd2:	4b29      	ldr	r3, [pc, #164]	; (8009078 <USBD_CDC_Init+0x1ec>)
 8008fd4:	7819      	ldrb	r1, [r3, #0]
 8008fd6:	2308      	movs	r3, #8
 8008fd8:	2203      	movs	r2, #3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f002 fac5 	bl	800b56a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008fe0:	4b25      	ldr	r3, [pc, #148]	; (8009078 <USBD_CDC_Init+0x1ec>)
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	f003 020f 	and.w	r2, r3, #15
 8008fe8:	6879      	ldr	r1, [r7, #4]
 8008fea:	4613      	mov	r3, r2
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	4413      	add	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	440b      	add	r3, r1
 8008ff4:	3324      	adds	r3, #36	; 0x24
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	33b0      	adds	r3, #176	; 0xb0
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	4413      	add	r3, r2
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009030:	2302      	movs	r3, #2
 8009032:	e018      	b.n	8009066 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	7c1b      	ldrb	r3, [r3, #16]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d10a      	bne.n	8009052 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800903c:	4b0d      	ldr	r3, [pc, #52]	; (8009074 <USBD_CDC_Init+0x1e8>)
 800903e:	7819      	ldrb	r1, [r3, #0]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009046:	f44f 7300 	mov.w	r3, #512	; 0x200
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f002 fb7c 	bl	800b748 <USBD_LL_PrepareReceive>
 8009050:	e008      	b.n	8009064 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009052:	4b08      	ldr	r3, [pc, #32]	; (8009074 <USBD_CDC_Init+0x1e8>)
 8009054:	7819      	ldrb	r1, [r3, #0]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800905c:	2340      	movs	r3, #64	; 0x40
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f002 fb72 	bl	800b748 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	20000097 	.word	0x20000097
 8009074:	20000098 	.word	0x20000098
 8009078:	20000099 	.word	0x20000099

0800907c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	460b      	mov	r3, r1
 8009086:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009088:	4b3a      	ldr	r3, [pc, #232]	; (8009174 <USBD_CDC_DeInit+0xf8>)
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	4619      	mov	r1, r3
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f002 fa91 	bl	800b5b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009094:	4b37      	ldr	r3, [pc, #220]	; (8009174 <USBD_CDC_DeInit+0xf8>)
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	f003 020f 	and.w	r2, r3, #15
 800909c:	6879      	ldr	r1, [r7, #4]
 800909e:	4613      	mov	r3, r2
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	4413      	add	r3, r2
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	440b      	add	r3, r1
 80090a8:	3324      	adds	r3, #36	; 0x24
 80090aa:	2200      	movs	r2, #0
 80090ac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80090ae:	4b32      	ldr	r3, [pc, #200]	; (8009178 <USBD_CDC_DeInit+0xfc>)
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	4619      	mov	r1, r3
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f002 fa7e 	bl	800b5b6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80090ba:	4b2f      	ldr	r3, [pc, #188]	; (8009178 <USBD_CDC_DeInit+0xfc>)
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	f003 020f 	and.w	r2, r3, #15
 80090c2:	6879      	ldr	r1, [r7, #4]
 80090c4:	4613      	mov	r3, r2
 80090c6:	009b      	lsls	r3, r3, #2
 80090c8:	4413      	add	r3, r2
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	440b      	add	r3, r1
 80090ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80090d2:	2200      	movs	r2, #0
 80090d4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80090d6:	4b29      	ldr	r3, [pc, #164]	; (800917c <USBD_CDC_DeInit+0x100>)
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	4619      	mov	r1, r3
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f002 fa6a 	bl	800b5b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80090e2:	4b26      	ldr	r3, [pc, #152]	; (800917c <USBD_CDC_DeInit+0x100>)
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	f003 020f 	and.w	r2, r3, #15
 80090ea:	6879      	ldr	r1, [r7, #4]
 80090ec:	4613      	mov	r3, r2
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	4413      	add	r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	440b      	add	r3, r1
 80090f6:	3324      	adds	r3, #36	; 0x24
 80090f8:	2200      	movs	r2, #0
 80090fa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80090fc:	4b1f      	ldr	r3, [pc, #124]	; (800917c <USBD_CDC_DeInit+0x100>)
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	f003 020f 	and.w	r2, r3, #15
 8009104:	6879      	ldr	r1, [r7, #4]
 8009106:	4613      	mov	r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	4413      	add	r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	440b      	add	r3, r1
 8009110:	3326      	adds	r3, #38	; 0x26
 8009112:	2200      	movs	r2, #0
 8009114:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	32b0      	adds	r2, #176	; 0xb0
 8009120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d01f      	beq.n	8009168 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800912e:	687a      	ldr	r2, [r7, #4]
 8009130:	33b0      	adds	r3, #176	; 0xb0
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	4413      	add	r3, r2
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	32b0      	adds	r2, #176	; 0xb0
 8009146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800914a:	4618      	mov	r0, r3
 800914c:	f002 fb8c 	bl	800b868 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	32b0      	adds	r2, #176	; 0xb0
 800915a:	2100      	movs	r1, #0
 800915c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009168:	2300      	movs	r3, #0
}
 800916a:	4618      	mov	r0, r3
 800916c:	3708      	adds	r7, #8
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	20000097 	.word	0x20000097
 8009178:	20000098 	.word	0x20000098
 800917c:	20000099 	.word	0x20000099

08009180 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b086      	sub	sp, #24
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	32b0      	adds	r2, #176	; 0xb0
 8009194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009198:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800919a:	2300      	movs	r3, #0
 800919c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800919e:	2300      	movs	r3, #0
 80091a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80091a2:	2300      	movs	r3, #0
 80091a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d101      	bne.n	80091b0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80091ac:	2303      	movs	r3, #3
 80091ae:	e0bf      	b.n	8009330 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d050      	beq.n	800925e <USBD_CDC_Setup+0xde>
 80091bc:	2b20      	cmp	r3, #32
 80091be:	f040 80af 	bne.w	8009320 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	88db      	ldrh	r3, [r3, #6]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d03a      	beq.n	8009240 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	b25b      	sxtb	r3, r3
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	da1b      	bge.n	800920c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	33b0      	adds	r3, #176	; 0xb0
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	4413      	add	r3, r2
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	683a      	ldr	r2, [r7, #0]
 80091e8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80091ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091ec:	683a      	ldr	r2, [r7, #0]
 80091ee:	88d2      	ldrh	r2, [r2, #6]
 80091f0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	88db      	ldrh	r3, [r3, #6]
 80091f6:	2b07      	cmp	r3, #7
 80091f8:	bf28      	it	cs
 80091fa:	2307      	movcs	r3, #7
 80091fc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	89fa      	ldrh	r2, [r7, #14]
 8009202:	4619      	mov	r1, r3
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f001 fd6d 	bl	800ace4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800920a:	e090      	b.n	800932e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	785a      	ldrb	r2, [r3, #1]
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	88db      	ldrh	r3, [r3, #6]
 800921a:	2b3f      	cmp	r3, #63	; 0x3f
 800921c:	d803      	bhi.n	8009226 <USBD_CDC_Setup+0xa6>
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	88db      	ldrh	r3, [r3, #6]
 8009222:	b2da      	uxtb	r2, r3
 8009224:	e000      	b.n	8009228 <USBD_CDC_Setup+0xa8>
 8009226:	2240      	movs	r2, #64	; 0x40
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800922e:	6939      	ldr	r1, [r7, #16]
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009236:	461a      	mov	r2, r3
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f001 fd7f 	bl	800ad3c <USBD_CtlPrepareRx>
      break;
 800923e:	e076      	b.n	800932e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	33b0      	adds	r3, #176	; 0xb0
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	4413      	add	r3, r2
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	683a      	ldr	r2, [r7, #0]
 8009254:	7850      	ldrb	r0, [r2, #1]
 8009256:	2200      	movs	r2, #0
 8009258:	6839      	ldr	r1, [r7, #0]
 800925a:	4798      	blx	r3
      break;
 800925c:	e067      	b.n	800932e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	785b      	ldrb	r3, [r3, #1]
 8009262:	2b0b      	cmp	r3, #11
 8009264:	d851      	bhi.n	800930a <USBD_CDC_Setup+0x18a>
 8009266:	a201      	add	r2, pc, #4	; (adr r2, 800926c <USBD_CDC_Setup+0xec>)
 8009268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800926c:	0800929d 	.word	0x0800929d
 8009270:	08009319 	.word	0x08009319
 8009274:	0800930b 	.word	0x0800930b
 8009278:	0800930b 	.word	0x0800930b
 800927c:	0800930b 	.word	0x0800930b
 8009280:	0800930b 	.word	0x0800930b
 8009284:	0800930b 	.word	0x0800930b
 8009288:	0800930b 	.word	0x0800930b
 800928c:	0800930b 	.word	0x0800930b
 8009290:	0800930b 	.word	0x0800930b
 8009294:	080092c7 	.word	0x080092c7
 8009298:	080092f1 	.word	0x080092f1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	2b03      	cmp	r3, #3
 80092a6:	d107      	bne.n	80092b8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80092a8:	f107 030a 	add.w	r3, r7, #10
 80092ac:	2202      	movs	r2, #2
 80092ae:	4619      	mov	r1, r3
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f001 fd17 	bl	800ace4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092b6:	e032      	b.n	800931e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092b8:	6839      	ldr	r1, [r7, #0]
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 fca1 	bl	800ac02 <USBD_CtlError>
            ret = USBD_FAIL;
 80092c0:	2303      	movs	r3, #3
 80092c2:	75fb      	strb	r3, [r7, #23]
          break;
 80092c4:	e02b      	b.n	800931e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	2b03      	cmp	r3, #3
 80092d0:	d107      	bne.n	80092e2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80092d2:	f107 030d 	add.w	r3, r7, #13
 80092d6:	2201      	movs	r2, #1
 80092d8:	4619      	mov	r1, r3
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f001 fd02 	bl	800ace4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092e0:	e01d      	b.n	800931e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092e2:	6839      	ldr	r1, [r7, #0]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f001 fc8c 	bl	800ac02 <USBD_CtlError>
            ret = USBD_FAIL;
 80092ea:	2303      	movs	r3, #3
 80092ec:	75fb      	strb	r3, [r7, #23]
          break;
 80092ee:	e016      	b.n	800931e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	2b03      	cmp	r3, #3
 80092fa:	d00f      	beq.n	800931c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80092fc:	6839      	ldr	r1, [r7, #0]
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f001 fc7f 	bl	800ac02 <USBD_CtlError>
            ret = USBD_FAIL;
 8009304:	2303      	movs	r3, #3
 8009306:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009308:	e008      	b.n	800931c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800930a:	6839      	ldr	r1, [r7, #0]
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f001 fc78 	bl	800ac02 <USBD_CtlError>
          ret = USBD_FAIL;
 8009312:	2303      	movs	r3, #3
 8009314:	75fb      	strb	r3, [r7, #23]
          break;
 8009316:	e002      	b.n	800931e <USBD_CDC_Setup+0x19e>
          break;
 8009318:	bf00      	nop
 800931a:	e008      	b.n	800932e <USBD_CDC_Setup+0x1ae>
          break;
 800931c:	bf00      	nop
      }
      break;
 800931e:	e006      	b.n	800932e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009320:	6839      	ldr	r1, [r7, #0]
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f001 fc6d 	bl	800ac02 <USBD_CtlError>
      ret = USBD_FAIL;
 8009328:	2303      	movs	r3, #3
 800932a:	75fb      	strb	r3, [r7, #23]
      break;
 800932c:	bf00      	nop
  }

  return (uint8_t)ret;
 800932e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009330:	4618      	mov	r0, r3
 8009332:	3718      	adds	r7, #24
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b084      	sub	sp, #16
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	460b      	mov	r3, r1
 8009342:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800934a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	32b0      	adds	r2, #176	; 0xb0
 8009356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800935e:	2303      	movs	r3, #3
 8009360:	e065      	b.n	800942e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	32b0      	adds	r2, #176	; 0xb0
 800936c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009370:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	f003 020f 	and.w	r2, r3, #15
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	4613      	mov	r3, r2
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	4413      	add	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	440b      	add	r3, r1
 8009384:	3318      	adds	r3, #24
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d02f      	beq.n	80093ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800938c:	78fb      	ldrb	r3, [r7, #3]
 800938e:	f003 020f 	and.w	r2, r3, #15
 8009392:	6879      	ldr	r1, [r7, #4]
 8009394:	4613      	mov	r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	4413      	add	r3, r2
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	440b      	add	r3, r1
 800939e:	3318      	adds	r3, #24
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	78fb      	ldrb	r3, [r7, #3]
 80093a4:	f003 010f 	and.w	r1, r3, #15
 80093a8:	68f8      	ldr	r0, [r7, #12]
 80093aa:	460b      	mov	r3, r1
 80093ac:	00db      	lsls	r3, r3, #3
 80093ae:	440b      	add	r3, r1
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	4403      	add	r3, r0
 80093b4:	3348      	adds	r3, #72	; 0x48
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	fbb2 f1f3 	udiv	r1, r2, r3
 80093bc:	fb01 f303 	mul.w	r3, r1, r3
 80093c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d112      	bne.n	80093ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80093c6:	78fb      	ldrb	r3, [r7, #3]
 80093c8:	f003 020f 	and.w	r2, r3, #15
 80093cc:	6879      	ldr	r1, [r7, #4]
 80093ce:	4613      	mov	r3, r2
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4413      	add	r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	440b      	add	r3, r1
 80093d8:	3318      	adds	r3, #24
 80093da:	2200      	movs	r2, #0
 80093dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80093de:	78f9      	ldrb	r1, [r7, #3]
 80093e0:	2300      	movs	r3, #0
 80093e2:	2200      	movs	r2, #0
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f002 f98e 	bl	800b706 <USBD_LL_Transmit>
 80093ea:	e01f      	b.n	800942c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	33b0      	adds	r3, #176	; 0xb0
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4413      	add	r3, r2
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d010      	beq.n	800942c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	33b0      	adds	r3, #176	; 0xb0
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	4413      	add	r3, r2
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	68ba      	ldr	r2, [r7, #8]
 800941e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009422:	68ba      	ldr	r2, [r7, #8]
 8009424:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009428:	78fa      	ldrb	r2, [r7, #3]
 800942a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b084      	sub	sp, #16
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
 800943e:	460b      	mov	r3, r1
 8009440:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	32b0      	adds	r2, #176	; 0xb0
 800944c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009450:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	32b0      	adds	r2, #176	; 0xb0
 800945c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d101      	bne.n	8009468 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009464:	2303      	movs	r3, #3
 8009466:	e01a      	b.n	800949e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009468:	78fb      	ldrb	r3, [r7, #3]
 800946a:	4619      	mov	r1, r3
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f002 f98c 	bl	800b78a <USBD_LL_GetRxDataSize>
 8009472:	4602      	mov	r2, r0
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	33b0      	adds	r3, #176	; 0xb0
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	4413      	add	r3, r2
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	68db      	ldr	r3, [r3, #12]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009492:	68fa      	ldr	r2, [r7, #12]
 8009494:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009498:	4611      	mov	r1, r2
 800949a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b084      	sub	sp, #16
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	32b0      	adds	r2, #176	; 0xb0
 80094b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d101      	bne.n	80094c8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80094c4:	2303      	movs	r3, #3
 80094c6:	e025      	b.n	8009514 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	33b0      	adds	r3, #176	; 0xb0
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d01a      	beq.n	8009512 <USBD_CDC_EP0_RxReady+0x6c>
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80094e2:	2bff      	cmp	r3, #255	; 0xff
 80094e4:	d015      	beq.n	8009512 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094ec:	687a      	ldr	r2, [r7, #4]
 80094ee:	33b0      	adds	r3, #176	; 0xb0
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	4413      	add	r3, r2
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80094fe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009500:	68fa      	ldr	r2, [r7, #12]
 8009502:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009506:	b292      	uxth	r2, r2
 8009508:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	22ff      	movs	r2, #255	; 0xff
 800950e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009512:	2300      	movs	r3, #0
}
 8009514:	4618      	mov	r0, r3
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b086      	sub	sp, #24
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009524:	2182      	movs	r1, #130	; 0x82
 8009526:	4818      	ldr	r0, [pc, #96]	; (8009588 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009528:	f000 fd09 	bl	8009f3e <USBD_GetEpDesc>
 800952c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800952e:	2101      	movs	r1, #1
 8009530:	4815      	ldr	r0, [pc, #84]	; (8009588 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009532:	f000 fd04 	bl	8009f3e <USBD_GetEpDesc>
 8009536:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009538:	2181      	movs	r1, #129	; 0x81
 800953a:	4813      	ldr	r0, [pc, #76]	; (8009588 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800953c:	f000 fcff 	bl	8009f3e <USBD_GetEpDesc>
 8009540:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d002      	beq.n	800954e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	2210      	movs	r2, #16
 800954c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d006      	beq.n	8009562 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	2200      	movs	r2, #0
 8009558:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800955c:	711a      	strb	r2, [r3, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d006      	beq.n	8009576 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009570:	711a      	strb	r2, [r3, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2243      	movs	r2, #67	; 0x43
 800957a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800957c:	4b02      	ldr	r3, [pc, #8]	; (8009588 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800957e:	4618      	mov	r0, r3
 8009580:	3718      	adds	r7, #24
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
 8009586:	bf00      	nop
 8009588:	20000054 	.word	0x20000054

0800958c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b086      	sub	sp, #24
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009594:	2182      	movs	r1, #130	; 0x82
 8009596:	4818      	ldr	r0, [pc, #96]	; (80095f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009598:	f000 fcd1 	bl	8009f3e <USBD_GetEpDesc>
 800959c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800959e:	2101      	movs	r1, #1
 80095a0:	4815      	ldr	r0, [pc, #84]	; (80095f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095a2:	f000 fccc 	bl	8009f3e <USBD_GetEpDesc>
 80095a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80095a8:	2181      	movs	r1, #129	; 0x81
 80095aa:	4813      	ldr	r0, [pc, #76]	; (80095f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095ac:	f000 fcc7 	bl	8009f3e <USBD_GetEpDesc>
 80095b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d002      	beq.n	80095be <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	2210      	movs	r2, #16
 80095bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d006      	beq.n	80095d2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	2200      	movs	r2, #0
 80095c8:	711a      	strb	r2, [r3, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f042 0202 	orr.w	r2, r2, #2
 80095d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d006      	beq.n	80095e6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2200      	movs	r2, #0
 80095dc:	711a      	strb	r2, [r3, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	f042 0202 	orr.w	r2, r2, #2
 80095e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2243      	movs	r2, #67	; 0x43
 80095ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80095ec:	4b02      	ldr	r3, [pc, #8]	; (80095f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3718      	adds	r7, #24
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20000054 	.word	0x20000054

080095fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b086      	sub	sp, #24
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009604:	2182      	movs	r1, #130	; 0x82
 8009606:	4818      	ldr	r0, [pc, #96]	; (8009668 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009608:	f000 fc99 	bl	8009f3e <USBD_GetEpDesc>
 800960c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800960e:	2101      	movs	r1, #1
 8009610:	4815      	ldr	r0, [pc, #84]	; (8009668 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009612:	f000 fc94 	bl	8009f3e <USBD_GetEpDesc>
 8009616:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009618:	2181      	movs	r1, #129	; 0x81
 800961a:	4813      	ldr	r0, [pc, #76]	; (8009668 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800961c:	f000 fc8f 	bl	8009f3e <USBD_GetEpDesc>
 8009620:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d002      	beq.n	800962e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	2210      	movs	r2, #16
 800962c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d006      	beq.n	8009642 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	2200      	movs	r2, #0
 8009638:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800963c:	711a      	strb	r2, [r3, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d006      	beq.n	8009656 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2200      	movs	r2, #0
 800964c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009650:	711a      	strb	r2, [r3, #4]
 8009652:	2200      	movs	r2, #0
 8009654:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2243      	movs	r2, #67	; 0x43
 800965a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800965c:	4b02      	ldr	r3, [pc, #8]	; (8009668 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800965e:	4618      	mov	r0, r3
 8009660:	3718      	adds	r7, #24
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	20000054 	.word	0x20000054

0800966c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	220a      	movs	r2, #10
 8009678:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800967a:	4b03      	ldr	r3, [pc, #12]	; (8009688 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800967c:	4618      	mov	r0, r3
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr
 8009688:	20000010 	.word	0x20000010

0800968c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d101      	bne.n	80096a0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800969c:	2303      	movs	r3, #3
 800969e:	e009      	b.n	80096b4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80096a6:	687a      	ldr	r2, [r7, #4]
 80096a8:	33b0      	adds	r3, #176	; 0xb0
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	4413      	add	r3, r2
 80096ae:	683a      	ldr	r2, [r7, #0]
 80096b0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	370c      	adds	r7, #12
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b087      	sub	sp, #28
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	32b0      	adds	r2, #176	; 0xb0
 80096d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096da:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d101      	bne.n	80096e6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80096e2:	2303      	movs	r3, #3
 80096e4:	e008      	b.n	80096f8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	68ba      	ldr	r2, [r7, #8]
 80096ea:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80096f6:	2300      	movs	r3, #0
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	371c      	adds	r7, #28
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	32b0      	adds	r2, #176	; 0xb0
 8009718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800971c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d101      	bne.n	8009728 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009724:	2303      	movs	r3, #3
 8009726:	e004      	b.n	8009732 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	683a      	ldr	r2, [r7, #0]
 800972c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009730:	2300      	movs	r3, #0
}
 8009732:	4618      	mov	r0, r3
 8009734:	3714      	adds	r7, #20
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
	...

08009740 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	32b0      	adds	r2, #176	; 0xb0
 8009752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009756:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	32b0      	adds	r2, #176	; 0xb0
 8009762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d101      	bne.n	800976e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800976a:	2303      	movs	r3, #3
 800976c:	e018      	b.n	80097a0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	7c1b      	ldrb	r3, [r3, #16]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d10a      	bne.n	800978c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009776:	4b0c      	ldr	r3, [pc, #48]	; (80097a8 <USBD_CDC_ReceivePacket+0x68>)
 8009778:	7819      	ldrb	r1, [r3, #0]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009780:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f001 ffdf 	bl	800b748 <USBD_LL_PrepareReceive>
 800978a:	e008      	b.n	800979e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800978c:	4b06      	ldr	r3, [pc, #24]	; (80097a8 <USBD_CDC_ReceivePacket+0x68>)
 800978e:	7819      	ldrb	r1, [r3, #0]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009796:	2340      	movs	r3, #64	; 0x40
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f001 ffd5 	bl	800b748 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3710      	adds	r7, #16
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	20000098 	.word	0x20000098

080097ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b086      	sub	sp, #24
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	4613      	mov	r3, r2
 80097b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d101      	bne.n	80097c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80097c0:	2303      	movs	r3, #3
 80097c2:	e01f      	b.n	8009804 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d003      	beq.n	80097ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	68ba      	ldr	r2, [r7, #8]
 80097e6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2201      	movs	r2, #1
 80097ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	79fa      	ldrb	r2, [r7, #7]
 80097f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f001 fe4f 	bl	800b49c <USBD_LL_Init>
 80097fe:	4603      	mov	r3, r0
 8009800:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009802:	7dfb      	ldrb	r3, [r7, #23]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3718      	adds	r7, #24
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009816:	2300      	movs	r3, #0
 8009818:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d101      	bne.n	8009824 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009820:	2303      	movs	r3, #3
 8009822:	e025      	b.n	8009870 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	32ae      	adds	r2, #174	; 0xae
 8009836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800983a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00f      	beq.n	8009860 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	32ae      	adds	r2, #174	; 0xae
 800984a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800984e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009850:	f107 020e 	add.w	r2, r7, #14
 8009854:	4610      	mov	r0, r2
 8009856:	4798      	blx	r3
 8009858:	4602      	mov	r2, r0
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009866:	1c5a      	adds	r2, r3, #1
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f001 fe57 	bl	800b534 <USBD_LL_Start>
 8009886:	4603      	mov	r3, r0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3708      	adds	r7, #8
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009898:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800989a:	4618      	mov	r0, r3
 800989c:	370c      	adds	r7, #12
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098a6:	b580      	push	{r7, lr}
 80098a8:	b084      	sub	sp, #16
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
 80098ae:	460b      	mov	r3, r1
 80098b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d009      	beq.n	80098d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	78fa      	ldrb	r2, [r7, #3]
 80098ca:	4611      	mov	r1, r2
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	4798      	blx	r3
 80098d0:	4603      	mov	r3, r0
 80098d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80098d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3710      	adds	r7, #16
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}

080098de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098de:	b580      	push	{r7, lr}
 80098e0:	b084      	sub	sp, #16
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
 80098e6:	460b      	mov	r3, r1
 80098e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80098ea:	2300      	movs	r3, #0
 80098ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098f4:	685b      	ldr	r3, [r3, #4]
 80098f6:	78fa      	ldrb	r2, [r7, #3]
 80098f8:	4611      	mov	r1, r2
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	4798      	blx	r3
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d001      	beq.n	8009908 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009904:	2303      	movs	r3, #3
 8009906:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009908:	7bfb      	ldrb	r3, [r7, #15]
}
 800990a:	4618      	mov	r0, r3
 800990c:	3710      	adds	r7, #16
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b084      	sub	sp, #16
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
 800991a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	4618      	mov	r0, r3
 8009926:	f001 f932 	bl	800ab8e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2201      	movs	r2, #1
 800992e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009938:	461a      	mov	r2, r3
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009946:	f003 031f 	and.w	r3, r3, #31
 800994a:	2b02      	cmp	r3, #2
 800994c:	d01a      	beq.n	8009984 <USBD_LL_SetupStage+0x72>
 800994e:	2b02      	cmp	r3, #2
 8009950:	d822      	bhi.n	8009998 <USBD_LL_SetupStage+0x86>
 8009952:	2b00      	cmp	r3, #0
 8009954:	d002      	beq.n	800995c <USBD_LL_SetupStage+0x4a>
 8009956:	2b01      	cmp	r3, #1
 8009958:	d00a      	beq.n	8009970 <USBD_LL_SetupStage+0x5e>
 800995a:	e01d      	b.n	8009998 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009962:	4619      	mov	r1, r3
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fb5f 	bl	800a028 <USBD_StdDevReq>
 800996a:	4603      	mov	r3, r0
 800996c:	73fb      	strb	r3, [r7, #15]
      break;
 800996e:	e020      	b.n	80099b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009976:	4619      	mov	r1, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fbc7 	bl	800a10c <USBD_StdItfReq>
 800997e:	4603      	mov	r3, r0
 8009980:	73fb      	strb	r3, [r7, #15]
      break;
 8009982:	e016      	b.n	80099b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fc29 	bl	800a1e4 <USBD_StdEPReq>
 8009992:	4603      	mov	r3, r0
 8009994:	73fb      	strb	r3, [r7, #15]
      break;
 8009996:	e00c      	b.n	80099b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800999e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80099a2:	b2db      	uxtb	r3, r3
 80099a4:	4619      	mov	r1, r3
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f001 fe24 	bl	800b5f4 <USBD_LL_StallEP>
 80099ac:	4603      	mov	r3, r0
 80099ae:	73fb      	strb	r3, [r7, #15]
      break;
 80099b0:	bf00      	nop
  }

  return ret;
 80099b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b086      	sub	sp, #24
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	460b      	mov	r3, r1
 80099c6:	607a      	str	r2, [r7, #4]
 80099c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80099ca:	2300      	movs	r3, #0
 80099cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80099ce:	7afb      	ldrb	r3, [r7, #11]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d16e      	bne.n	8009ab2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80099da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099e2:	2b03      	cmp	r3, #3
 80099e4:	f040 8098 	bne.w	8009b18 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	689a      	ldr	r2, [r3, #8]
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d913      	bls.n	8009a1c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	689a      	ldr	r2, [r3, #8]
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	1ad2      	subs	r2, r2, r3
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	68da      	ldr	r2, [r3, #12]
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	bf28      	it	cs
 8009a0e:	4613      	movcs	r3, r2
 8009a10:	461a      	mov	r2, r3
 8009a12:	6879      	ldr	r1, [r7, #4]
 8009a14:	68f8      	ldr	r0, [r7, #12]
 8009a16:	f001 f9ae 	bl	800ad76 <USBD_CtlContinueRx>
 8009a1a:	e07d      	b.n	8009b18 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a22:	f003 031f 	and.w	r3, r3, #31
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d014      	beq.n	8009a54 <USBD_LL_DataOutStage+0x98>
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d81d      	bhi.n	8009a6a <USBD_LL_DataOutStage+0xae>
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <USBD_LL_DataOutStage+0x7c>
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d003      	beq.n	8009a3e <USBD_LL_DataOutStage+0x82>
 8009a36:	e018      	b.n	8009a6a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	75bb      	strb	r3, [r7, #22]
            break;
 8009a3c:	e018      	b.n	8009a70 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	4619      	mov	r1, r3
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 fa5e 	bl	8009f0a <USBD_CoreFindIF>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	75bb      	strb	r3, [r7, #22]
            break;
 8009a52:	e00d      	b.n	8009a70 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 fa60 	bl	8009f24 <USBD_CoreFindEP>
 8009a64:	4603      	mov	r3, r0
 8009a66:	75bb      	strb	r3, [r7, #22]
            break;
 8009a68:	e002      	b.n	8009a70 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	75bb      	strb	r3, [r7, #22]
            break;
 8009a6e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009a70:	7dbb      	ldrb	r3, [r7, #22]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d119      	bne.n	8009aaa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a7c:	b2db      	uxtb	r3, r3
 8009a7e:	2b03      	cmp	r3, #3
 8009a80:	d113      	bne.n	8009aaa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009a82:	7dba      	ldrb	r2, [r7, #22]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	32ae      	adds	r2, #174	; 0xae
 8009a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d00b      	beq.n	8009aaa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009a92:	7dba      	ldrb	r2, [r7, #22]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009a9a:	7dba      	ldrb	r2, [r7, #22]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	32ae      	adds	r2, #174	; 0xae
 8009aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009aaa:	68f8      	ldr	r0, [r7, #12]
 8009aac:	f001 f974 	bl	800ad98 <USBD_CtlSendStatus>
 8009ab0:	e032      	b.n	8009b18 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009ab2:	7afb      	ldrb	r3, [r7, #11]
 8009ab4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	4619      	mov	r1, r3
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f000 fa31 	bl	8009f24 <USBD_CoreFindEP>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ac6:	7dbb      	ldrb	r3, [r7, #22]
 8009ac8:	2bff      	cmp	r3, #255	; 0xff
 8009aca:	d025      	beq.n	8009b18 <USBD_LL_DataOutStage+0x15c>
 8009acc:	7dbb      	ldrb	r3, [r7, #22]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d122      	bne.n	8009b18 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d117      	bne.n	8009b0e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009ade:	7dba      	ldrb	r2, [r7, #22]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	32ae      	adds	r2, #174	; 0xae
 8009ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ae8:	699b      	ldr	r3, [r3, #24]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00f      	beq.n	8009b0e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009aee:	7dba      	ldrb	r2, [r7, #22]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009af6:	7dba      	ldrb	r2, [r7, #22]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	32ae      	adds	r2, #174	; 0xae
 8009afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	7afa      	ldrb	r2, [r7, #11]
 8009b04:	4611      	mov	r1, r2
 8009b06:	68f8      	ldr	r0, [r7, #12]
 8009b08:	4798      	blx	r3
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009b0e:	7dfb      	ldrb	r3, [r7, #23]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d001      	beq.n	8009b18 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009b14:	7dfb      	ldrb	r3, [r7, #23]
 8009b16:	e000      	b.n	8009b1a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009b18:	2300      	movs	r3, #0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3718      	adds	r7, #24
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009b22:	b580      	push	{r7, lr}
 8009b24:	b086      	sub	sp, #24
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	60f8      	str	r0, [r7, #12]
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	607a      	str	r2, [r7, #4]
 8009b2e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009b30:	7afb      	ldrb	r3, [r7, #11]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d16f      	bne.n	8009c16 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	3314      	adds	r3, #20
 8009b3a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b42:	2b02      	cmp	r3, #2
 8009b44:	d15a      	bne.n	8009bfc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	689a      	ldr	r2, [r3, #8]
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d914      	bls.n	8009b7c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	689a      	ldr	r2, [r3, #8]
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	1ad2      	subs	r2, r2, r3
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	461a      	mov	r2, r3
 8009b66:	6879      	ldr	r1, [r7, #4]
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f001 f8d6 	bl	800ad1a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b6e:	2300      	movs	r3, #0
 8009b70:	2200      	movs	r2, #0
 8009b72:	2100      	movs	r1, #0
 8009b74:	68f8      	ldr	r0, [r7, #12]
 8009b76:	f001 fde7 	bl	800b748 <USBD_LL_PrepareReceive>
 8009b7a:	e03f      	b.n	8009bfc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	68da      	ldr	r2, [r3, #12]
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	689b      	ldr	r3, [r3, #8]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d11c      	bne.n	8009bc2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	685a      	ldr	r2, [r3, #4]
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d316      	bcc.n	8009bc2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	685a      	ldr	r2, [r3, #4]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d20f      	bcs.n	8009bc2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	68f8      	ldr	r0, [r7, #12]
 8009ba8:	f001 f8b7 	bl	800ad1a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	2100      	movs	r1, #0
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f001 fdc4 	bl	800b748 <USBD_LL_PrepareReceive>
 8009bc0:	e01c      	b.n	8009bfc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d10f      	bne.n	8009bee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d009      	beq.n	8009bee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	68f8      	ldr	r0, [r7, #12]
 8009bec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bee:	2180      	movs	r1, #128	; 0x80
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f001 fcff 	bl	800b5f4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f001 f8e1 	bl	800adbe <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d03a      	beq.n	8009c7c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f7ff fe42 	bl	8009890 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009c14:	e032      	b.n	8009c7c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009c16:	7afb      	ldrb	r3, [r7, #11]
 8009c18:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	4619      	mov	r1, r3
 8009c20:	68f8      	ldr	r0, [r7, #12]
 8009c22:	f000 f97f 	bl	8009f24 <USBD_CoreFindEP>
 8009c26:	4603      	mov	r3, r0
 8009c28:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c2a:	7dfb      	ldrb	r3, [r7, #23]
 8009c2c:	2bff      	cmp	r3, #255	; 0xff
 8009c2e:	d025      	beq.n	8009c7c <USBD_LL_DataInStage+0x15a>
 8009c30:	7dfb      	ldrb	r3, [r7, #23]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d122      	bne.n	8009c7c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	2b03      	cmp	r3, #3
 8009c40:	d11c      	bne.n	8009c7c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009c42:	7dfa      	ldrb	r2, [r7, #23]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	32ae      	adds	r2, #174	; 0xae
 8009c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c4c:	695b      	ldr	r3, [r3, #20]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d014      	beq.n	8009c7c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009c52:	7dfa      	ldrb	r2, [r7, #23]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009c5a:	7dfa      	ldrb	r2, [r7, #23]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	32ae      	adds	r2, #174	; 0xae
 8009c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c64:	695b      	ldr	r3, [r3, #20]
 8009c66:	7afa      	ldrb	r2, [r7, #11]
 8009c68:	4611      	mov	r1, r2
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	4798      	blx	r3
 8009c6e:	4603      	mov	r3, r0
 8009c70:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009c72:	7dbb      	ldrb	r3, [r7, #22]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d001      	beq.n	8009c7c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009c78:	7dbb      	ldrb	r3, [r7, #22]
 8009c7a:	e000      	b.n	8009c7e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3718      	adds	r7, #24
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}

08009c86 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009c86:	b580      	push	{r7, lr}
 8009c88:	b084      	sub	sp, #16
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2201      	movs	r2, #1
 8009c96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d014      	beq.n	8009cec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00e      	beq.n	8009cec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	6852      	ldr	r2, [r2, #4]
 8009cda:	b2d2      	uxtb	r2, r2
 8009cdc:	4611      	mov	r1, r2
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	4798      	blx	r3
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d001      	beq.n	8009cec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009ce8:	2303      	movs	r3, #3
 8009cea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cec:	2340      	movs	r3, #64	; 0x40
 8009cee:	2200      	movs	r2, #0
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f001 fc39 	bl	800b56a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2240      	movs	r2, #64	; 0x40
 8009d04:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d08:	2340      	movs	r3, #64	; 0x40
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	2180      	movs	r1, #128	; 0x80
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f001 fc2b 	bl	800b56a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2240      	movs	r2, #64	; 0x40
 8009d1e:	621a      	str	r2, [r3, #32]

  return ret;
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}

08009d2a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b083      	sub	sp, #12
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
 8009d32:	460b      	mov	r3, r1
 8009d34:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	78fa      	ldrb	r2, [r7, #3]
 8009d3a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009d3c:	2300      	movs	r3, #0
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	370c      	adds	r7, #12
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr

08009d4a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d4a:	b480      	push	{r7}
 8009d4c:	b083      	sub	sp, #12
 8009d4e:	af00      	add	r7, sp, #0
 8009d50:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d58:	b2da      	uxtb	r2, r3
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2204      	movs	r2, #4
 8009d64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009d68:	2300      	movs	r3, #0
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	370c      	adds	r7, #12
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr

08009d76 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009d76:	b480      	push	{r7}
 8009d78:	b083      	sub	sp, #12
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b04      	cmp	r3, #4
 8009d88:	d106      	bne.n	8009d98 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009d98:	2300      	movs	r3, #0
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	370c      	adds	r7, #12
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009da6:	b580      	push	{r7, lr}
 8009da8:	b082      	sub	sp, #8
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	2b03      	cmp	r3, #3
 8009db8:	d110      	bne.n	8009ddc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d00b      	beq.n	8009ddc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dca:	69db      	ldr	r3, [r3, #28]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d005      	beq.n	8009ddc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dd6:	69db      	ldr	r3, [r3, #28]
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009ddc:	2300      	movs	r3, #0
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3708      	adds	r7, #8
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}

08009de6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009de6:	b580      	push	{r7, lr}
 8009de8:	b082      	sub	sp, #8
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
 8009dee:	460b      	mov	r3, r1
 8009df0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	32ae      	adds	r2, #174	; 0xae
 8009dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d101      	bne.n	8009e08 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009e04:	2303      	movs	r3, #3
 8009e06:	e01c      	b.n	8009e42 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	2b03      	cmp	r3, #3
 8009e12:	d115      	bne.n	8009e40 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	32ae      	adds	r2, #174	; 0xae
 8009e1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e22:	6a1b      	ldr	r3, [r3, #32]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d00b      	beq.n	8009e40 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	32ae      	adds	r2, #174	; 0xae
 8009e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e36:	6a1b      	ldr	r3, [r3, #32]
 8009e38:	78fa      	ldrb	r2, [r7, #3]
 8009e3a:	4611      	mov	r1, r2
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3708      	adds	r7, #8
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}

08009e4a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b082      	sub	sp, #8
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
 8009e52:	460b      	mov	r3, r1
 8009e54:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	32ae      	adds	r2, #174	; 0xae
 8009e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d101      	bne.n	8009e6c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009e68:	2303      	movs	r3, #3
 8009e6a:	e01c      	b.n	8009ea6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b03      	cmp	r3, #3
 8009e76:	d115      	bne.n	8009ea4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	32ae      	adds	r2, #174	; 0xae
 8009e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00b      	beq.n	8009ea4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	32ae      	adds	r2, #174	; 0xae
 8009e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e9c:	78fa      	ldrb	r2, [r7, #3]
 8009e9e:	4611      	mov	r1, r2
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ea4:	2300      	movs	r3, #0
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3708      	adds	r7, #8
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}

08009eae <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009eae:	b480      	push	{r7}
 8009eb0:	b083      	sub	sp, #12
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	370c      	adds	r7, #12
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00e      	beq.n	8009f00 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	687a      	ldr	r2, [r7, #4]
 8009eec:	6852      	ldr	r2, [r2, #4]
 8009eee:	b2d2      	uxtb	r2, r2
 8009ef0:	4611      	mov	r1, r2
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	4798      	blx	r3
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d001      	beq.n	8009f00 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009efc:	2303      	movs	r3, #3
 8009efe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f02:	4618      	mov	r0, r3
 8009f04:	3710      	adds	r7, #16
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}

08009f0a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b083      	sub	sp, #12
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
 8009f12:	460b      	mov	r3, r1
 8009f14:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f16:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	370c      	adds	r7, #12
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b083      	sub	sp, #12
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	460b      	mov	r3, r1
 8009f2e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f30:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	370c      	adds	r7, #12
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr

08009f3e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009f3e:	b580      	push	{r7, lr}
 8009f40:	b086      	sub	sp, #24
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
 8009f46:	460b      	mov	r3, r1
 8009f48:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009f52:	2300      	movs	r3, #0
 8009f54:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	885b      	ldrh	r3, [r3, #2]
 8009f5a:	b29a      	uxth	r2, r3
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d920      	bls.n	8009fa8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	781b      	ldrb	r3, [r3, #0]
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009f6e:	e013      	b.n	8009f98 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009f70:	f107 030a 	add.w	r3, r7, #10
 8009f74:	4619      	mov	r1, r3
 8009f76:	6978      	ldr	r0, [r7, #20]
 8009f78:	f000 f81b 	bl	8009fb2 <USBD_GetNextDesc>
 8009f7c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	785b      	ldrb	r3, [r3, #1]
 8009f82:	2b05      	cmp	r3, #5
 8009f84:	d108      	bne.n	8009f98 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	789b      	ldrb	r3, [r3, #2]
 8009f8e:	78fa      	ldrb	r2, [r7, #3]
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d008      	beq.n	8009fa6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009f94:	2300      	movs	r3, #0
 8009f96:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	885b      	ldrh	r3, [r3, #2]
 8009f9c:	b29a      	uxth	r2, r3
 8009f9e:	897b      	ldrh	r3, [r7, #10]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d8e5      	bhi.n	8009f70 <USBD_GetEpDesc+0x32>
 8009fa4:	e000      	b.n	8009fa8 <USBD_GetEpDesc+0x6a>
          break;
 8009fa6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009fa8:	693b      	ldr	r3, [r7, #16]
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3718      	adds	r7, #24
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}

08009fb2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009fb2:	b480      	push	{r7}
 8009fb4:	b085      	sub	sp, #20
 8009fb6:	af00      	add	r7, sp, #0
 8009fb8:	6078      	str	r0, [r7, #4]
 8009fba:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	881a      	ldrh	r2, [r3, #0]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	4413      	add	r3, r2
 8009fcc:	b29a      	uxth	r2, r3
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	4413      	add	r3, r2
 8009fdc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009fde:	68fb      	ldr	r3, [r7, #12]
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3714      	adds	r7, #20
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b087      	sub	sp, #28
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	3301      	adds	r3, #1
 800a002:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a00a:	8a3b      	ldrh	r3, [r7, #16]
 800a00c:	021b      	lsls	r3, r3, #8
 800a00e:	b21a      	sxth	r2, r3
 800a010:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a014:	4313      	orrs	r3, r2
 800a016:	b21b      	sxth	r3, r3
 800a018:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a01a:	89fb      	ldrh	r3, [r7, #14]
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	371c      	adds	r7, #28
 800a020:	46bd      	mov	sp, r7
 800a022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a026:	4770      	bx	lr

0800a028 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a032:	2300      	movs	r3, #0
 800a034:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	781b      	ldrb	r3, [r3, #0]
 800a03a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a03e:	2b40      	cmp	r3, #64	; 0x40
 800a040:	d005      	beq.n	800a04e <USBD_StdDevReq+0x26>
 800a042:	2b40      	cmp	r3, #64	; 0x40
 800a044:	d857      	bhi.n	800a0f6 <USBD_StdDevReq+0xce>
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00f      	beq.n	800a06a <USBD_StdDevReq+0x42>
 800a04a:	2b20      	cmp	r3, #32
 800a04c:	d153      	bne.n	800a0f6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	32ae      	adds	r2, #174	; 0xae
 800a058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	6839      	ldr	r1, [r7, #0]
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	4798      	blx	r3
 800a064:	4603      	mov	r3, r0
 800a066:	73fb      	strb	r3, [r7, #15]
      break;
 800a068:	e04a      	b.n	800a100 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	785b      	ldrb	r3, [r3, #1]
 800a06e:	2b09      	cmp	r3, #9
 800a070:	d83b      	bhi.n	800a0ea <USBD_StdDevReq+0xc2>
 800a072:	a201      	add	r2, pc, #4	; (adr r2, 800a078 <USBD_StdDevReq+0x50>)
 800a074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a078:	0800a0cd 	.word	0x0800a0cd
 800a07c:	0800a0e1 	.word	0x0800a0e1
 800a080:	0800a0eb 	.word	0x0800a0eb
 800a084:	0800a0d7 	.word	0x0800a0d7
 800a088:	0800a0eb 	.word	0x0800a0eb
 800a08c:	0800a0ab 	.word	0x0800a0ab
 800a090:	0800a0a1 	.word	0x0800a0a1
 800a094:	0800a0eb 	.word	0x0800a0eb
 800a098:	0800a0c3 	.word	0x0800a0c3
 800a09c:	0800a0b5 	.word	0x0800a0b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 fa3c 	bl	800a520 <USBD_GetDescriptor>
          break;
 800a0a8:	e024      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a0aa:	6839      	ldr	r1, [r7, #0]
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 fbcb 	bl	800a848 <USBD_SetAddress>
          break;
 800a0b2:	e01f      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a0b4:	6839      	ldr	r1, [r7, #0]
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fc0a 	bl	800a8d0 <USBD_SetConfig>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	73fb      	strb	r3, [r7, #15]
          break;
 800a0c0:	e018      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a0c2:	6839      	ldr	r1, [r7, #0]
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 fcad 	bl	800aa24 <USBD_GetConfig>
          break;
 800a0ca:	e013      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a0cc:	6839      	ldr	r1, [r7, #0]
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 fcde 	bl	800aa90 <USBD_GetStatus>
          break;
 800a0d4:	e00e      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a0d6:	6839      	ldr	r1, [r7, #0]
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 fd0d 	bl	800aaf8 <USBD_SetFeature>
          break;
 800a0de:	e009      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a0e0:	6839      	ldr	r1, [r7, #0]
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 fd31 	bl	800ab4a <USBD_ClrFeature>
          break;
 800a0e8:	e004      	b.n	800a0f4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a0ea:	6839      	ldr	r1, [r7, #0]
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f000 fd88 	bl	800ac02 <USBD_CtlError>
          break;
 800a0f2:	bf00      	nop
      }
      break;
 800a0f4:	e004      	b.n	800a100 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 fd82 	bl	800ac02 <USBD_CtlError>
      break;
 800a0fe:	bf00      	nop
  }

  return ret;
 800a100:	7bfb      	ldrb	r3, [r7, #15]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop

0800a10c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a116:	2300      	movs	r3, #0
 800a118:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a122:	2b40      	cmp	r3, #64	; 0x40
 800a124:	d005      	beq.n	800a132 <USBD_StdItfReq+0x26>
 800a126:	2b40      	cmp	r3, #64	; 0x40
 800a128:	d852      	bhi.n	800a1d0 <USBD_StdItfReq+0xc4>
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d001      	beq.n	800a132 <USBD_StdItfReq+0x26>
 800a12e:	2b20      	cmp	r3, #32
 800a130:	d14e      	bne.n	800a1d0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	3b01      	subs	r3, #1
 800a13c:	2b02      	cmp	r3, #2
 800a13e:	d840      	bhi.n	800a1c2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	889b      	ldrh	r3, [r3, #4]
 800a144:	b2db      	uxtb	r3, r3
 800a146:	2b01      	cmp	r3, #1
 800a148:	d836      	bhi.n	800a1b8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	889b      	ldrh	r3, [r3, #4]
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	4619      	mov	r1, r3
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f7ff fed9 	bl	8009f0a <USBD_CoreFindIF>
 800a158:	4603      	mov	r3, r0
 800a15a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a15c:	7bbb      	ldrb	r3, [r7, #14]
 800a15e:	2bff      	cmp	r3, #255	; 0xff
 800a160:	d01d      	beq.n	800a19e <USBD_StdItfReq+0x92>
 800a162:	7bbb      	ldrb	r3, [r7, #14]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d11a      	bne.n	800a19e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a168:	7bba      	ldrb	r2, [r7, #14]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	32ae      	adds	r2, #174	; 0xae
 800a16e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00f      	beq.n	800a198 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a178:	7bba      	ldrb	r2, [r7, #14]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a180:	7bba      	ldrb	r2, [r7, #14]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	32ae      	adds	r2, #174	; 0xae
 800a186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	6839      	ldr	r1, [r7, #0]
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	4798      	blx	r3
 800a192:	4603      	mov	r3, r0
 800a194:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a196:	e004      	b.n	800a1a2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a198:	2303      	movs	r3, #3
 800a19a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a19c:	e001      	b.n	800a1a2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a19e:	2303      	movs	r3, #3
 800a1a0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	88db      	ldrh	r3, [r3, #6]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d110      	bne.n	800a1cc <USBD_StdItfReq+0xc0>
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10d      	bne.n	800a1cc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fdf1 	bl	800ad98 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a1b6:	e009      	b.n	800a1cc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a1b8:	6839      	ldr	r1, [r7, #0]
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f000 fd21 	bl	800ac02 <USBD_CtlError>
          break;
 800a1c0:	e004      	b.n	800a1cc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fd1c 	bl	800ac02 <USBD_CtlError>
          break;
 800a1ca:	e000      	b.n	800a1ce <USBD_StdItfReq+0xc2>
          break;
 800a1cc:	bf00      	nop
      }
      break;
 800a1ce:	e004      	b.n	800a1da <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a1d0:	6839      	ldr	r1, [r7, #0]
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 fd15 	bl	800ac02 <USBD_CtlError>
      break;
 800a1d8:	bf00      	nop
  }

  return ret;
 800a1da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	889b      	ldrh	r3, [r3, #4]
 800a1f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a200:	2b40      	cmp	r3, #64	; 0x40
 800a202:	d007      	beq.n	800a214 <USBD_StdEPReq+0x30>
 800a204:	2b40      	cmp	r3, #64	; 0x40
 800a206:	f200 817f 	bhi.w	800a508 <USBD_StdEPReq+0x324>
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d02a      	beq.n	800a264 <USBD_StdEPReq+0x80>
 800a20e:	2b20      	cmp	r3, #32
 800a210:	f040 817a 	bne.w	800a508 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a214:	7bbb      	ldrb	r3, [r7, #14]
 800a216:	4619      	mov	r1, r3
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f7ff fe83 	bl	8009f24 <USBD_CoreFindEP>
 800a21e:	4603      	mov	r3, r0
 800a220:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a222:	7b7b      	ldrb	r3, [r7, #13]
 800a224:	2bff      	cmp	r3, #255	; 0xff
 800a226:	f000 8174 	beq.w	800a512 <USBD_StdEPReq+0x32e>
 800a22a:	7b7b      	ldrb	r3, [r7, #13]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f040 8170 	bne.w	800a512 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a232:	7b7a      	ldrb	r2, [r7, #13]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a23a:	7b7a      	ldrb	r2, [r7, #13]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	32ae      	adds	r2, #174	; 0xae
 800a240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	2b00      	cmp	r3, #0
 800a248:	f000 8163 	beq.w	800a512 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a24c:	7b7a      	ldrb	r2, [r7, #13]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	32ae      	adds	r2, #174	; 0xae
 800a252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	6839      	ldr	r1, [r7, #0]
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	4798      	blx	r3
 800a25e:	4603      	mov	r3, r0
 800a260:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a262:	e156      	b.n	800a512 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	785b      	ldrb	r3, [r3, #1]
 800a268:	2b03      	cmp	r3, #3
 800a26a:	d008      	beq.n	800a27e <USBD_StdEPReq+0x9a>
 800a26c:	2b03      	cmp	r3, #3
 800a26e:	f300 8145 	bgt.w	800a4fc <USBD_StdEPReq+0x318>
 800a272:	2b00      	cmp	r3, #0
 800a274:	f000 809b 	beq.w	800a3ae <USBD_StdEPReq+0x1ca>
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d03c      	beq.n	800a2f6 <USBD_StdEPReq+0x112>
 800a27c:	e13e      	b.n	800a4fc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b02      	cmp	r3, #2
 800a288:	d002      	beq.n	800a290 <USBD_StdEPReq+0xac>
 800a28a:	2b03      	cmp	r3, #3
 800a28c:	d016      	beq.n	800a2bc <USBD_StdEPReq+0xd8>
 800a28e:	e02c      	b.n	800a2ea <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a290:	7bbb      	ldrb	r3, [r7, #14]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d00d      	beq.n	800a2b2 <USBD_StdEPReq+0xce>
 800a296:	7bbb      	ldrb	r3, [r7, #14]
 800a298:	2b80      	cmp	r3, #128	; 0x80
 800a29a:	d00a      	beq.n	800a2b2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a29c:	7bbb      	ldrb	r3, [r7, #14]
 800a29e:	4619      	mov	r1, r3
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f001 f9a7 	bl	800b5f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2a6:	2180      	movs	r1, #128	; 0x80
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f001 f9a3 	bl	800b5f4 <USBD_LL_StallEP>
 800a2ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2b0:	e020      	b.n	800a2f4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a2b2:	6839      	ldr	r1, [r7, #0]
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 fca4 	bl	800ac02 <USBD_CtlError>
              break;
 800a2ba:	e01b      	b.n	800a2f4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	885b      	ldrh	r3, [r3, #2]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10e      	bne.n	800a2e2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2c4:	7bbb      	ldrb	r3, [r7, #14]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00b      	beq.n	800a2e2 <USBD_StdEPReq+0xfe>
 800a2ca:	7bbb      	ldrb	r3, [r7, #14]
 800a2cc:	2b80      	cmp	r3, #128	; 0x80
 800a2ce:	d008      	beq.n	800a2e2 <USBD_StdEPReq+0xfe>
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	88db      	ldrh	r3, [r3, #6]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d104      	bne.n	800a2e2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2d8:	7bbb      	ldrb	r3, [r7, #14]
 800a2da:	4619      	mov	r1, r3
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f001 f989 	bl	800b5f4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 fd58 	bl	800ad98 <USBD_CtlSendStatus>

              break;
 800a2e8:	e004      	b.n	800a2f4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a2ea:	6839      	ldr	r1, [r7, #0]
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 fc88 	bl	800ac02 <USBD_CtlError>
              break;
 800a2f2:	bf00      	nop
          }
          break;
 800a2f4:	e107      	b.n	800a506 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	2b02      	cmp	r3, #2
 800a300:	d002      	beq.n	800a308 <USBD_StdEPReq+0x124>
 800a302:	2b03      	cmp	r3, #3
 800a304:	d016      	beq.n	800a334 <USBD_StdEPReq+0x150>
 800a306:	e04b      	b.n	800a3a0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a308:	7bbb      	ldrb	r3, [r7, #14]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00d      	beq.n	800a32a <USBD_StdEPReq+0x146>
 800a30e:	7bbb      	ldrb	r3, [r7, #14]
 800a310:	2b80      	cmp	r3, #128	; 0x80
 800a312:	d00a      	beq.n	800a32a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a314:	7bbb      	ldrb	r3, [r7, #14]
 800a316:	4619      	mov	r1, r3
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f001 f96b 	bl	800b5f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a31e:	2180      	movs	r1, #128	; 0x80
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f001 f967 	bl	800b5f4 <USBD_LL_StallEP>
 800a326:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a328:	e040      	b.n	800a3ac <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a32a:	6839      	ldr	r1, [r7, #0]
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f000 fc68 	bl	800ac02 <USBD_CtlError>
              break;
 800a332:	e03b      	b.n	800a3ac <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	885b      	ldrh	r3, [r3, #2]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d136      	bne.n	800a3aa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a33c:	7bbb      	ldrb	r3, [r7, #14]
 800a33e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a342:	2b00      	cmp	r3, #0
 800a344:	d004      	beq.n	800a350 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a346:	7bbb      	ldrb	r3, [r7, #14]
 800a348:	4619      	mov	r1, r3
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f001 f971 	bl	800b632 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 fd21 	bl	800ad98 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a356:	7bbb      	ldrb	r3, [r7, #14]
 800a358:	4619      	mov	r1, r3
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7ff fde2 	bl	8009f24 <USBD_CoreFindEP>
 800a360:	4603      	mov	r3, r0
 800a362:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a364:	7b7b      	ldrb	r3, [r7, #13]
 800a366:	2bff      	cmp	r3, #255	; 0xff
 800a368:	d01f      	beq.n	800a3aa <USBD_StdEPReq+0x1c6>
 800a36a:	7b7b      	ldrb	r3, [r7, #13]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d11c      	bne.n	800a3aa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a370:	7b7a      	ldrb	r2, [r7, #13]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a378:	7b7a      	ldrb	r2, [r7, #13]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	32ae      	adds	r2, #174	; 0xae
 800a37e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d010      	beq.n	800a3aa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a388:	7b7a      	ldrb	r2, [r7, #13]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	32ae      	adds	r2, #174	; 0xae
 800a38e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	6839      	ldr	r1, [r7, #0]
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	4798      	blx	r3
 800a39a:	4603      	mov	r3, r0
 800a39c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a39e:	e004      	b.n	800a3aa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a3a0:	6839      	ldr	r1, [r7, #0]
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fc2d 	bl	800ac02 <USBD_CtlError>
              break;
 800a3a8:	e000      	b.n	800a3ac <USBD_StdEPReq+0x1c8>
              break;
 800a3aa:	bf00      	nop
          }
          break;
 800a3ac:	e0ab      	b.n	800a506 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	2b02      	cmp	r3, #2
 800a3b8:	d002      	beq.n	800a3c0 <USBD_StdEPReq+0x1dc>
 800a3ba:	2b03      	cmp	r3, #3
 800a3bc:	d032      	beq.n	800a424 <USBD_StdEPReq+0x240>
 800a3be:	e097      	b.n	800a4f0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3c0:	7bbb      	ldrb	r3, [r7, #14]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d007      	beq.n	800a3d6 <USBD_StdEPReq+0x1f2>
 800a3c6:	7bbb      	ldrb	r3, [r7, #14]
 800a3c8:	2b80      	cmp	r3, #128	; 0x80
 800a3ca:	d004      	beq.n	800a3d6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a3cc:	6839      	ldr	r1, [r7, #0]
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 fc17 	bl	800ac02 <USBD_CtlError>
                break;
 800a3d4:	e091      	b.n	800a4fa <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	da0b      	bge.n	800a3f6 <USBD_StdEPReq+0x212>
 800a3de:	7bbb      	ldrb	r3, [r7, #14]
 800a3e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a3e4:	4613      	mov	r3, r2
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	4413      	add	r3, r2
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	3310      	adds	r3, #16
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	e00b      	b.n	800a40e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3f6:	7bbb      	ldrb	r3, [r7, #14]
 800a3f8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	009b      	lsls	r3, r3, #2
 800a404:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	4413      	add	r3, r2
 800a40c:	3304      	adds	r3, #4
 800a40e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	2200      	movs	r2, #0
 800a414:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2202      	movs	r2, #2
 800a41a:	4619      	mov	r1, r3
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f000 fc61 	bl	800ace4 <USBD_CtlSendData>
              break;
 800a422:	e06a      	b.n	800a4fa <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	da11      	bge.n	800a450 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a42c:	7bbb      	ldrb	r3, [r7, #14]
 800a42e:	f003 020f 	and.w	r2, r3, #15
 800a432:	6879      	ldr	r1, [r7, #4]
 800a434:	4613      	mov	r3, r2
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4413      	add	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	440b      	add	r3, r1
 800a43e:	3324      	adds	r3, #36	; 0x24
 800a440:	881b      	ldrh	r3, [r3, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d117      	bne.n	800a476 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a446:	6839      	ldr	r1, [r7, #0]
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f000 fbda 	bl	800ac02 <USBD_CtlError>
                  break;
 800a44e:	e054      	b.n	800a4fa <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a450:	7bbb      	ldrb	r3, [r7, #14]
 800a452:	f003 020f 	and.w	r2, r3, #15
 800a456:	6879      	ldr	r1, [r7, #4]
 800a458:	4613      	mov	r3, r2
 800a45a:	009b      	lsls	r3, r3, #2
 800a45c:	4413      	add	r3, r2
 800a45e:	009b      	lsls	r3, r3, #2
 800a460:	440b      	add	r3, r1
 800a462:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a466:	881b      	ldrh	r3, [r3, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d104      	bne.n	800a476 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a46c:	6839      	ldr	r1, [r7, #0]
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f000 fbc7 	bl	800ac02 <USBD_CtlError>
                  break;
 800a474:	e041      	b.n	800a4fa <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a476:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	da0b      	bge.n	800a496 <USBD_StdEPReq+0x2b2>
 800a47e:	7bbb      	ldrb	r3, [r7, #14]
 800a480:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a484:	4613      	mov	r3, r2
 800a486:	009b      	lsls	r3, r3, #2
 800a488:	4413      	add	r3, r2
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	3310      	adds	r3, #16
 800a48e:	687a      	ldr	r2, [r7, #4]
 800a490:	4413      	add	r3, r2
 800a492:	3304      	adds	r3, #4
 800a494:	e00b      	b.n	800a4ae <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a496:	7bbb      	ldrb	r3, [r7, #14]
 800a498:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a49c:	4613      	mov	r3, r2
 800a49e:	009b      	lsls	r3, r3, #2
 800a4a0:	4413      	add	r3, r2
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	3304      	adds	r3, #4
 800a4ae:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a4b0:	7bbb      	ldrb	r3, [r7, #14]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d002      	beq.n	800a4bc <USBD_StdEPReq+0x2d8>
 800a4b6:	7bbb      	ldrb	r3, [r7, #14]
 800a4b8:	2b80      	cmp	r3, #128	; 0x80
 800a4ba:	d103      	bne.n	800a4c4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	601a      	str	r2, [r3, #0]
 800a4c2:	e00e      	b.n	800a4e2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a4c4:	7bbb      	ldrb	r3, [r7, #14]
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f001 f8d1 	bl	800b670 <USBD_LL_IsStallEP>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d003      	beq.n	800a4dc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	601a      	str	r2, [r3, #0]
 800a4da:	e002      	b.n	800a4e2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 fbfb 	bl	800ace4 <USBD_CtlSendData>
              break;
 800a4ee:	e004      	b.n	800a4fa <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a4f0:	6839      	ldr	r1, [r7, #0]
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 fb85 	bl	800ac02 <USBD_CtlError>
              break;
 800a4f8:	bf00      	nop
          }
          break;
 800a4fa:	e004      	b.n	800a506 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a4fc:	6839      	ldr	r1, [r7, #0]
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 fb7f 	bl	800ac02 <USBD_CtlError>
          break;
 800a504:	bf00      	nop
      }
      break;
 800a506:	e005      	b.n	800a514 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a508:	6839      	ldr	r1, [r7, #0]
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f000 fb79 	bl	800ac02 <USBD_CtlError>
      break;
 800a510:	e000      	b.n	800a514 <USBD_StdEPReq+0x330>
      break;
 800a512:	bf00      	nop
  }

  return ret;
 800a514:	7bfb      	ldrb	r3, [r7, #15]
}
 800a516:	4618      	mov	r0, r3
 800a518:	3710      	adds	r7, #16
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
	...

0800a520 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a52a:	2300      	movs	r3, #0
 800a52c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a52e:	2300      	movs	r3, #0
 800a530:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a532:	2300      	movs	r3, #0
 800a534:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	885b      	ldrh	r3, [r3, #2]
 800a53a:	0a1b      	lsrs	r3, r3, #8
 800a53c:	b29b      	uxth	r3, r3
 800a53e:	3b01      	subs	r3, #1
 800a540:	2b0e      	cmp	r3, #14
 800a542:	f200 8152 	bhi.w	800a7ea <USBD_GetDescriptor+0x2ca>
 800a546:	a201      	add	r2, pc, #4	; (adr r2, 800a54c <USBD_GetDescriptor+0x2c>)
 800a548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a54c:	0800a5bd 	.word	0x0800a5bd
 800a550:	0800a5d5 	.word	0x0800a5d5
 800a554:	0800a615 	.word	0x0800a615
 800a558:	0800a7eb 	.word	0x0800a7eb
 800a55c:	0800a7eb 	.word	0x0800a7eb
 800a560:	0800a78b 	.word	0x0800a78b
 800a564:	0800a7b7 	.word	0x0800a7b7
 800a568:	0800a7eb 	.word	0x0800a7eb
 800a56c:	0800a7eb 	.word	0x0800a7eb
 800a570:	0800a7eb 	.word	0x0800a7eb
 800a574:	0800a7eb 	.word	0x0800a7eb
 800a578:	0800a7eb 	.word	0x0800a7eb
 800a57c:	0800a7eb 	.word	0x0800a7eb
 800a580:	0800a7eb 	.word	0x0800a7eb
 800a584:	0800a589 	.word	0x0800a589
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a58e:	69db      	ldr	r3, [r3, #28]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d00b      	beq.n	800a5ac <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a59a:	69db      	ldr	r3, [r3, #28]
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	7c12      	ldrb	r2, [r2, #16]
 800a5a0:	f107 0108 	add.w	r1, r7, #8
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	4798      	blx	r3
 800a5a8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a5aa:	e126      	b.n	800a7fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a5ac:	6839      	ldr	r1, [r7, #0]
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 fb27 	bl	800ac02 <USBD_CtlError>
        err++;
 800a5b4:	7afb      	ldrb	r3, [r7, #11]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	72fb      	strb	r3, [r7, #11]
      break;
 800a5ba:	e11e      	b.n	800a7fa <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	7c12      	ldrb	r2, [r2, #16]
 800a5c8:	f107 0108 	add.w	r1, r7, #8
 800a5cc:	4610      	mov	r0, r2
 800a5ce:	4798      	blx	r3
 800a5d0:	60f8      	str	r0, [r7, #12]
      break;
 800a5d2:	e112      	b.n	800a7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	7c1b      	ldrb	r3, [r3, #16]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d10d      	bne.n	800a5f8 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5e4:	f107 0208 	add.w	r2, r7, #8
 800a5e8:	4610      	mov	r0, r2
 800a5ea:	4798      	blx	r3
 800a5ec:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	3301      	adds	r3, #1
 800a5f2:	2202      	movs	r2, #2
 800a5f4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a5f6:	e100      	b.n	800a7fa <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a600:	f107 0208 	add.w	r2, r7, #8
 800a604:	4610      	mov	r0, r2
 800a606:	4798      	blx	r3
 800a608:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	3301      	adds	r3, #1
 800a60e:	2202      	movs	r2, #2
 800a610:	701a      	strb	r2, [r3, #0]
      break;
 800a612:	e0f2      	b.n	800a7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	885b      	ldrh	r3, [r3, #2]
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b05      	cmp	r3, #5
 800a61c:	f200 80ac 	bhi.w	800a778 <USBD_GetDescriptor+0x258>
 800a620:	a201      	add	r2, pc, #4	; (adr r2, 800a628 <USBD_GetDescriptor+0x108>)
 800a622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a626:	bf00      	nop
 800a628:	0800a641 	.word	0x0800a641
 800a62c:	0800a675 	.word	0x0800a675
 800a630:	0800a6a9 	.word	0x0800a6a9
 800a634:	0800a6dd 	.word	0x0800a6dd
 800a638:	0800a711 	.word	0x0800a711
 800a63c:	0800a745 	.word	0x0800a745
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00b      	beq.n	800a664 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a652:	685b      	ldr	r3, [r3, #4]
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	7c12      	ldrb	r2, [r2, #16]
 800a658:	f107 0108 	add.w	r1, r7, #8
 800a65c:	4610      	mov	r0, r2
 800a65e:	4798      	blx	r3
 800a660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a662:	e091      	b.n	800a788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a664:	6839      	ldr	r1, [r7, #0]
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 facb 	bl	800ac02 <USBD_CtlError>
            err++;
 800a66c:	7afb      	ldrb	r3, [r7, #11]
 800a66e:	3301      	adds	r3, #1
 800a670:	72fb      	strb	r3, [r7, #11]
          break;
 800a672:	e089      	b.n	800a788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00b      	beq.n	800a698 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a686:	689b      	ldr	r3, [r3, #8]
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	7c12      	ldrb	r2, [r2, #16]
 800a68c:	f107 0108 	add.w	r1, r7, #8
 800a690:	4610      	mov	r0, r2
 800a692:	4798      	blx	r3
 800a694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a696:	e077      	b.n	800a788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a698:	6839      	ldr	r1, [r7, #0]
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fab1 	bl	800ac02 <USBD_CtlError>
            err++;
 800a6a0:	7afb      	ldrb	r3, [r7, #11]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a6a6:	e06f      	b.n	800a788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00b      	beq.n	800a6cc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ba:	68db      	ldr	r3, [r3, #12]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	7c12      	ldrb	r2, [r2, #16]
 800a6c0:	f107 0108 	add.w	r1, r7, #8
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	4798      	blx	r3
 800a6c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6ca:	e05d      	b.n	800a788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a6cc:	6839      	ldr	r1, [r7, #0]
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 fa97 	bl	800ac02 <USBD_CtlError>
            err++;
 800a6d4:	7afb      	ldrb	r3, [r7, #11]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a6da:	e055      	b.n	800a788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00b      	beq.n	800a700 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ee:	691b      	ldr	r3, [r3, #16]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	7c12      	ldrb	r2, [r2, #16]
 800a6f4:	f107 0108 	add.w	r1, r7, #8
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	4798      	blx	r3
 800a6fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6fe:	e043      	b.n	800a788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 fa7d 	bl	800ac02 <USBD_CtlError>
            err++;
 800a708:	7afb      	ldrb	r3, [r7, #11]
 800a70a:	3301      	adds	r3, #1
 800a70c:	72fb      	strb	r3, [r7, #11]
          break;
 800a70e:	e03b      	b.n	800a788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a716:	695b      	ldr	r3, [r3, #20]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00b      	beq.n	800a734 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a722:	695b      	ldr	r3, [r3, #20]
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	7c12      	ldrb	r2, [r2, #16]
 800a728:	f107 0108 	add.w	r1, r7, #8
 800a72c:	4610      	mov	r0, r2
 800a72e:	4798      	blx	r3
 800a730:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a732:	e029      	b.n	800a788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a734:	6839      	ldr	r1, [r7, #0]
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 fa63 	bl	800ac02 <USBD_CtlError>
            err++;
 800a73c:	7afb      	ldrb	r3, [r7, #11]
 800a73e:	3301      	adds	r3, #1
 800a740:	72fb      	strb	r3, [r7, #11]
          break;
 800a742:	e021      	b.n	800a788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00b      	beq.n	800a768 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a756:	699b      	ldr	r3, [r3, #24]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	7c12      	ldrb	r2, [r2, #16]
 800a75c:	f107 0108 	add.w	r1, r7, #8
 800a760:	4610      	mov	r0, r2
 800a762:	4798      	blx	r3
 800a764:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a766:	e00f      	b.n	800a788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a768:	6839      	ldr	r1, [r7, #0]
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 fa49 	bl	800ac02 <USBD_CtlError>
            err++;
 800a770:	7afb      	ldrb	r3, [r7, #11]
 800a772:	3301      	adds	r3, #1
 800a774:	72fb      	strb	r3, [r7, #11]
          break;
 800a776:	e007      	b.n	800a788 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a778:	6839      	ldr	r1, [r7, #0]
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f000 fa41 	bl	800ac02 <USBD_CtlError>
          err++;
 800a780:	7afb      	ldrb	r3, [r7, #11]
 800a782:	3301      	adds	r3, #1
 800a784:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a786:	bf00      	nop
      }
      break;
 800a788:	e037      	b.n	800a7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	7c1b      	ldrb	r3, [r3, #16]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d109      	bne.n	800a7a6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a79a:	f107 0208 	add.w	r2, r7, #8
 800a79e:	4610      	mov	r0, r2
 800a7a0:	4798      	blx	r3
 800a7a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a7a4:	e029      	b.n	800a7fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a7a6:	6839      	ldr	r1, [r7, #0]
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 fa2a 	bl	800ac02 <USBD_CtlError>
        err++;
 800a7ae:	7afb      	ldrb	r3, [r7, #11]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	72fb      	strb	r3, [r7, #11]
      break;
 800a7b4:	e021      	b.n	800a7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	7c1b      	ldrb	r3, [r3, #16]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d10d      	bne.n	800a7da <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7c6:	f107 0208 	add.w	r2, r7, #8
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	4798      	blx	r3
 800a7ce:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	2207      	movs	r2, #7
 800a7d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a7d8:	e00f      	b.n	800a7fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 fa10 	bl	800ac02 <USBD_CtlError>
        err++;
 800a7e2:	7afb      	ldrb	r3, [r7, #11]
 800a7e4:	3301      	adds	r3, #1
 800a7e6:	72fb      	strb	r3, [r7, #11]
      break;
 800a7e8:	e007      	b.n	800a7fa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a7ea:	6839      	ldr	r1, [r7, #0]
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 fa08 	bl	800ac02 <USBD_CtlError>
      err++;
 800a7f2:	7afb      	ldrb	r3, [r7, #11]
 800a7f4:	3301      	adds	r3, #1
 800a7f6:	72fb      	strb	r3, [r7, #11]
      break;
 800a7f8:	bf00      	nop
  }

  if (err != 0U)
 800a7fa:	7afb      	ldrb	r3, [r7, #11]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d11e      	bne.n	800a83e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	88db      	ldrh	r3, [r3, #6]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d016      	beq.n	800a836 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a808:	893b      	ldrh	r3, [r7, #8]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00e      	beq.n	800a82c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	88da      	ldrh	r2, [r3, #6]
 800a812:	893b      	ldrh	r3, [r7, #8]
 800a814:	4293      	cmp	r3, r2
 800a816:	bf28      	it	cs
 800a818:	4613      	movcs	r3, r2
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a81e:	893b      	ldrh	r3, [r7, #8]
 800a820:	461a      	mov	r2, r3
 800a822:	68f9      	ldr	r1, [r7, #12]
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f000 fa5d 	bl	800ace4 <USBD_CtlSendData>
 800a82a:	e009      	b.n	800a840 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a82c:	6839      	ldr	r1, [r7, #0]
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 f9e7 	bl	800ac02 <USBD_CtlError>
 800a834:	e004      	b.n	800a840 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 faae 	bl	800ad98 <USBD_CtlSendStatus>
 800a83c:	e000      	b.n	800a840 <USBD_GetDescriptor+0x320>
    return;
 800a83e:	bf00      	nop
  }
}
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop

0800a848 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	889b      	ldrh	r3, [r3, #4]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d131      	bne.n	800a8be <USBD_SetAddress+0x76>
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	88db      	ldrh	r3, [r3, #6]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d12d      	bne.n	800a8be <USBD_SetAddress+0x76>
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	885b      	ldrh	r3, [r3, #2]
 800a866:	2b7f      	cmp	r3, #127	; 0x7f
 800a868:	d829      	bhi.n	800a8be <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	885b      	ldrh	r3, [r3, #2]
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a874:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	2b03      	cmp	r3, #3
 800a880:	d104      	bne.n	800a88c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a882:	6839      	ldr	r1, [r7, #0]
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f9bc 	bl	800ac02 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a88a:	e01d      	b.n	800a8c8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	7bfa      	ldrb	r2, [r7, #15]
 800a890:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a894:	7bfb      	ldrb	r3, [r7, #15]
 800a896:	4619      	mov	r1, r3
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 ff15 	bl	800b6c8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f000 fa7a 	bl	800ad98 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a8a4:	7bfb      	ldrb	r3, [r7, #15]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d004      	beq.n	800a8b4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2202      	movs	r2, #2
 800a8ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8b2:	e009      	b.n	800a8c8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8bc:	e004      	b.n	800a8c8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a8be:	6839      	ldr	r1, [r7, #0]
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f000 f99e 	bl	800ac02 <USBD_CtlError>
  }
}
 800a8c6:	bf00      	nop
 800a8c8:	bf00      	nop
 800a8ca:	3710      	adds	r7, #16
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	885b      	ldrh	r3, [r3, #2]
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	4b4e      	ldr	r3, [pc, #312]	; (800aa20 <USBD_SetConfig+0x150>)
 800a8e6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8e8:	4b4d      	ldr	r3, [pc, #308]	; (800aa20 <USBD_SetConfig+0x150>)
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d905      	bls.n	800a8fc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a8f0:	6839      	ldr	r1, [r7, #0]
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 f985 	bl	800ac02 <USBD_CtlError>
    return USBD_FAIL;
 800a8f8:	2303      	movs	r3, #3
 800a8fa:	e08c      	b.n	800aa16 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a902:	b2db      	uxtb	r3, r3
 800a904:	2b02      	cmp	r3, #2
 800a906:	d002      	beq.n	800a90e <USBD_SetConfig+0x3e>
 800a908:	2b03      	cmp	r3, #3
 800a90a:	d029      	beq.n	800a960 <USBD_SetConfig+0x90>
 800a90c:	e075      	b.n	800a9fa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a90e:	4b44      	ldr	r3, [pc, #272]	; (800aa20 <USBD_SetConfig+0x150>)
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d020      	beq.n	800a958 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a916:	4b42      	ldr	r3, [pc, #264]	; (800aa20 <USBD_SetConfig+0x150>)
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	461a      	mov	r2, r3
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a920:	4b3f      	ldr	r3, [pc, #252]	; (800aa20 <USBD_SetConfig+0x150>)
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	4619      	mov	r1, r3
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7fe ffbd 	bl	80098a6 <USBD_SetClassConfig>
 800a92c:	4603      	mov	r3, r0
 800a92e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a930:	7bfb      	ldrb	r3, [r7, #15]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d008      	beq.n	800a948 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a936:	6839      	ldr	r1, [r7, #0]
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 f962 	bl	800ac02 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2202      	movs	r2, #2
 800a942:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a946:	e065      	b.n	800aa14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 fa25 	bl	800ad98 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2203      	movs	r2, #3
 800a952:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a956:	e05d      	b.n	800aa14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 fa1d 	bl	800ad98 <USBD_CtlSendStatus>
      break;
 800a95e:	e059      	b.n	800aa14 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a960:	4b2f      	ldr	r3, [pc, #188]	; (800aa20 <USBD_SetConfig+0x150>)
 800a962:	781b      	ldrb	r3, [r3, #0]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d112      	bne.n	800a98e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2202      	movs	r2, #2
 800a96c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a970:	4b2b      	ldr	r3, [pc, #172]	; (800aa20 <USBD_SetConfig+0x150>)
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	461a      	mov	r2, r3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a97a:	4b29      	ldr	r3, [pc, #164]	; (800aa20 <USBD_SetConfig+0x150>)
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	4619      	mov	r1, r3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f7fe ffac 	bl	80098de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f000 fa06 	bl	800ad98 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a98c:	e042      	b.n	800aa14 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a98e:	4b24      	ldr	r3, [pc, #144]	; (800aa20 <USBD_SetConfig+0x150>)
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	461a      	mov	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d02a      	beq.n	800a9f2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f7fe ff9a 	bl	80098de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a9aa:	4b1d      	ldr	r3, [pc, #116]	; (800aa20 <USBD_SetConfig+0x150>)
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a9b4:	4b1a      	ldr	r3, [pc, #104]	; (800aa20 <USBD_SetConfig+0x150>)
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f7fe ff73 	bl	80098a6 <USBD_SetClassConfig>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a9c4:	7bfb      	ldrb	r3, [r7, #15]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00f      	beq.n	800a9ea <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a9ca:	6839      	ldr	r1, [r7, #0]
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f000 f918 	bl	800ac02 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	4619      	mov	r1, r3
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f7fe ff7f 	bl	80098de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2202      	movs	r2, #2
 800a9e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a9e8:	e014      	b.n	800aa14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f9d4 	bl	800ad98 <USBD_CtlSendStatus>
      break;
 800a9f0:	e010      	b.n	800aa14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f9d0 	bl	800ad98 <USBD_CtlSendStatus>
      break;
 800a9f8:	e00c      	b.n	800aa14 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a9fa:	6839      	ldr	r1, [r7, #0]
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f000 f900 	bl	800ac02 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa02:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <USBD_SetConfig+0x150>)
 800aa04:	781b      	ldrb	r3, [r3, #0]
 800aa06:	4619      	mov	r1, r3
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f7fe ff68 	bl	80098de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aa0e:	2303      	movs	r3, #3
 800aa10:	73fb      	strb	r3, [r7, #15]
      break;
 800aa12:	bf00      	nop
  }

  return ret;
 800aa14:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	20008a34 	.word	0x20008a34

0800aa24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b082      	sub	sp, #8
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	88db      	ldrh	r3, [r3, #6]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d004      	beq.n	800aa40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aa36:	6839      	ldr	r1, [r7, #0]
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 f8e2 	bl	800ac02 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aa3e:	e023      	b.n	800aa88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	2b02      	cmp	r3, #2
 800aa4a:	dc02      	bgt.n	800aa52 <USBD_GetConfig+0x2e>
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	dc03      	bgt.n	800aa58 <USBD_GetConfig+0x34>
 800aa50:	e015      	b.n	800aa7e <USBD_GetConfig+0x5a>
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d00b      	beq.n	800aa6e <USBD_GetConfig+0x4a>
 800aa56:	e012      	b.n	800aa7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	3308      	adds	r3, #8
 800aa62:	2201      	movs	r2, #1
 800aa64:	4619      	mov	r1, r3
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 f93c 	bl	800ace4 <USBD_CtlSendData>
        break;
 800aa6c:	e00c      	b.n	800aa88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	3304      	adds	r3, #4
 800aa72:	2201      	movs	r2, #1
 800aa74:	4619      	mov	r1, r3
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f934 	bl	800ace4 <USBD_CtlSendData>
        break;
 800aa7c:	e004      	b.n	800aa88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aa7e:	6839      	ldr	r1, [r7, #0]
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 f8be 	bl	800ac02 <USBD_CtlError>
        break;
 800aa86:	bf00      	nop
}
 800aa88:	bf00      	nop
 800aa8a:	3708      	adds	r7, #8
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aaa0:	b2db      	uxtb	r3, r3
 800aaa2:	3b01      	subs	r3, #1
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	d81e      	bhi.n	800aae6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	88db      	ldrh	r3, [r3, #6]
 800aaac:	2b02      	cmp	r3, #2
 800aaae:	d004      	beq.n	800aaba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aab0:	6839      	ldr	r1, [r7, #0]
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 f8a5 	bl	800ac02 <USBD_CtlError>
        break;
 800aab8:	e01a      	b.n	800aaf0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2201      	movs	r2, #1
 800aabe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d005      	beq.n	800aad6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	68db      	ldr	r3, [r3, #12]
 800aace:	f043 0202 	orr.w	r2, r3, #2
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	330c      	adds	r3, #12
 800aada:	2202      	movs	r2, #2
 800aadc:	4619      	mov	r1, r3
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 f900 	bl	800ace4 <USBD_CtlSendData>
      break;
 800aae4:	e004      	b.n	800aaf0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aae6:	6839      	ldr	r1, [r7, #0]
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f000 f88a 	bl	800ac02 <USBD_CtlError>
      break;
 800aaee:	bf00      	nop
  }
}
 800aaf0:	bf00      	nop
 800aaf2:	3708      	adds	r7, #8
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	885b      	ldrh	r3, [r3, #2]
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d107      	bne.n	800ab1a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f000 f940 	bl	800ad98 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ab18:	e013      	b.n	800ab42 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	885b      	ldrh	r3, [r3, #2]
 800ab1e:	2b02      	cmp	r3, #2
 800ab20:	d10b      	bne.n	800ab3a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	889b      	ldrh	r3, [r3, #4]
 800ab26:	0a1b      	lsrs	r3, r3, #8
 800ab28:	b29b      	uxth	r3, r3
 800ab2a:	b2da      	uxtb	r2, r3
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 f930 	bl	800ad98 <USBD_CtlSendStatus>
}
 800ab38:	e003      	b.n	800ab42 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ab3a:	6839      	ldr	r1, [r7, #0]
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f000 f860 	bl	800ac02 <USBD_CtlError>
}
 800ab42:	bf00      	nop
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b082      	sub	sp, #8
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
 800ab52:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	3b01      	subs	r3, #1
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d80b      	bhi.n	800ab7a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	885b      	ldrh	r3, [r3, #2]
 800ab66:	2b01      	cmp	r3, #1
 800ab68:	d10c      	bne.n	800ab84 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 f910 	bl	800ad98 <USBD_CtlSendStatus>
      }
      break;
 800ab78:	e004      	b.n	800ab84 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f000 f840 	bl	800ac02 <USBD_CtlError>
      break;
 800ab82:	e000      	b.n	800ab86 <USBD_ClrFeature+0x3c>
      break;
 800ab84:	bf00      	nop
  }
}
 800ab86:	bf00      	nop
 800ab88:	3708      	adds	r7, #8
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}

0800ab8e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab8e:	b580      	push	{r7, lr}
 800ab90:	b084      	sub	sp, #16
 800ab92:	af00      	add	r7, sp, #0
 800ab94:	6078      	str	r0, [r7, #4]
 800ab96:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	781a      	ldrb	r2, [r3, #0]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	3301      	adds	r3, #1
 800aba8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	781a      	ldrb	r2, [r3, #0]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	3301      	adds	r3, #1
 800abb6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800abb8:	68f8      	ldr	r0, [r7, #12]
 800abba:	f7ff fa17 	bl	8009fec <SWAPBYTE>
 800abbe:	4603      	mov	r3, r0
 800abc0:	461a      	mov	r2, r3
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	3301      	adds	r3, #1
 800abca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	3301      	adds	r3, #1
 800abd0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800abd2:	68f8      	ldr	r0, [r7, #12]
 800abd4:	f7ff fa0a 	bl	8009fec <SWAPBYTE>
 800abd8:	4603      	mov	r3, r0
 800abda:	461a      	mov	r2, r3
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	3301      	adds	r3, #1
 800abe4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	3301      	adds	r3, #1
 800abea:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f7ff f9fd 	bl	8009fec <SWAPBYTE>
 800abf2:	4603      	mov	r3, r0
 800abf4:	461a      	mov	r2, r3
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	80da      	strh	r2, [r3, #6]
}
 800abfa:	bf00      	nop
 800abfc:	3710      	adds	r7, #16
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b082      	sub	sp, #8
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
 800ac0a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac0c:	2180      	movs	r1, #128	; 0x80
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fcf0 	bl	800b5f4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ac14:	2100      	movs	r1, #0
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 fcec 	bl	800b5f4 <USBD_LL_StallEP>
}
 800ac1c:	bf00      	nop
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b086      	sub	sp, #24
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ac30:	2300      	movs	r3, #0
 800ac32:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d036      	beq.n	800aca8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ac3e:	6938      	ldr	r0, [r7, #16]
 800ac40:	f000 f836 	bl	800acb0 <USBD_GetLen>
 800ac44:	4603      	mov	r3, r0
 800ac46:	3301      	adds	r3, #1
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	005b      	lsls	r3, r3, #1
 800ac4c:	b29a      	uxth	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ac52:	7dfb      	ldrb	r3, [r7, #23]
 800ac54:	68ba      	ldr	r2, [r7, #8]
 800ac56:	4413      	add	r3, r2
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	7812      	ldrb	r2, [r2, #0]
 800ac5c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac5e:	7dfb      	ldrb	r3, [r7, #23]
 800ac60:	3301      	adds	r3, #1
 800ac62:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ac64:	7dfb      	ldrb	r3, [r7, #23]
 800ac66:	68ba      	ldr	r2, [r7, #8]
 800ac68:	4413      	add	r3, r2
 800ac6a:	2203      	movs	r2, #3
 800ac6c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac6e:	7dfb      	ldrb	r3, [r7, #23]
 800ac70:	3301      	adds	r3, #1
 800ac72:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ac74:	e013      	b.n	800ac9e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ac76:	7dfb      	ldrb	r3, [r7, #23]
 800ac78:	68ba      	ldr	r2, [r7, #8]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	693a      	ldr	r2, [r7, #16]
 800ac7e:	7812      	ldrb	r2, [r2, #0]
 800ac80:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	3301      	adds	r3, #1
 800ac86:	613b      	str	r3, [r7, #16]
    idx++;
 800ac88:	7dfb      	ldrb	r3, [r7, #23]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac8e:	7dfb      	ldrb	r3, [r7, #23]
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	4413      	add	r3, r2
 800ac94:	2200      	movs	r2, #0
 800ac96:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac98:	7dfb      	ldrb	r3, [r7, #23]
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d1e7      	bne.n	800ac76 <USBD_GetString+0x52>
 800aca6:	e000      	b.n	800acaa <USBD_GetString+0x86>
    return;
 800aca8:	bf00      	nop
  }
}
 800acaa:	3718      	adds	r7, #24
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800acb8:	2300      	movs	r3, #0
 800acba:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800acc0:	e005      	b.n	800acce <USBD_GetLen+0x1e>
  {
    len++;
 800acc2:	7bfb      	ldrb	r3, [r7, #15]
 800acc4:	3301      	adds	r3, #1
 800acc6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	3301      	adds	r3, #1
 800accc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d1f5      	bne.n	800acc2 <USBD_GetLen+0x12>
  }

  return len;
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3714      	adds	r7, #20
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	60b9      	str	r1, [r7, #8]
 800acee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2202      	movs	r2, #2
 800acf4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	68ba      	ldr	r2, [r7, #8]
 800ad08:	2100      	movs	r1, #0
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f000 fcfb 	bl	800b706 <USBD_LL_Transmit>

  return USBD_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b084      	sub	sp, #16
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	60f8      	str	r0, [r7, #12]
 800ad22:	60b9      	str	r1, [r7, #8]
 800ad24:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	68ba      	ldr	r2, [r7, #8]
 800ad2a:	2100      	movs	r1, #0
 800ad2c:	68f8      	ldr	r0, [r7, #12]
 800ad2e:	f000 fcea 	bl	800b706 <USBD_LL_Transmit>

  return USBD_OK;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	60b9      	str	r1, [r7, #8]
 800ad46:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2203      	movs	r2, #3
 800ad4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	68ba      	ldr	r2, [r7, #8]
 800ad64:	2100      	movs	r1, #0
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f000 fcee 	bl	800b748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b084      	sub	sp, #16
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	60f8      	str	r0, [r7, #12]
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	2100      	movs	r1, #0
 800ad88:	68f8      	ldr	r0, [r7, #12]
 800ad8a:	f000 fcdd 	bl	800b748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad8e:	2300      	movs	r3, #0
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b082      	sub	sp, #8
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2204      	movs	r2, #4
 800ada4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ada8:	2300      	movs	r3, #0
 800adaa:	2200      	movs	r2, #0
 800adac:	2100      	movs	r1, #0
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 fca9 	bl	800b706 <USBD_LL_Transmit>

  return USBD_OK;
 800adb4:	2300      	movs	r3, #0
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3708      	adds	r7, #8
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}

0800adbe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800adbe:	b580      	push	{r7, lr}
 800adc0:	b082      	sub	sp, #8
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2205      	movs	r2, #5
 800adca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800adce:	2300      	movs	r3, #0
 800add0:	2200      	movs	r2, #0
 800add2:	2100      	movs	r1, #0
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 fcb7 	bl	800b748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	3708      	adds	r7, #8
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}

0800ade4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ade8:	2200      	movs	r2, #0
 800adea:	4912      	ldr	r1, [pc, #72]	; (800ae34 <MX_USB_DEVICE_Init+0x50>)
 800adec:	4812      	ldr	r0, [pc, #72]	; (800ae38 <MX_USB_DEVICE_Init+0x54>)
 800adee:	f7fe fcdd 	bl	80097ac <USBD_Init>
 800adf2:	4603      	mov	r3, r0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d001      	beq.n	800adfc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800adf8:	f7f7 fcfe 	bl	80027f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800adfc:	490f      	ldr	r1, [pc, #60]	; (800ae3c <MX_USB_DEVICE_Init+0x58>)
 800adfe:	480e      	ldr	r0, [pc, #56]	; (800ae38 <MX_USB_DEVICE_Init+0x54>)
 800ae00:	f7fe fd04 	bl	800980c <USBD_RegisterClass>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d001      	beq.n	800ae0e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ae0a:	f7f7 fcf5 	bl	80027f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ae0e:	490c      	ldr	r1, [pc, #48]	; (800ae40 <MX_USB_DEVICE_Init+0x5c>)
 800ae10:	4809      	ldr	r0, [pc, #36]	; (800ae38 <MX_USB_DEVICE_Init+0x54>)
 800ae12:	f7fe fc3b 	bl	800968c <USBD_CDC_RegisterInterface>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d001      	beq.n	800ae20 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ae1c:	f7f7 fcec 	bl	80027f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ae20:	4805      	ldr	r0, [pc, #20]	; (800ae38 <MX_USB_DEVICE_Init+0x54>)
 800ae22:	f7fe fd29 	bl	8009878 <USBD_Start>
 800ae26:	4603      	mov	r3, r0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d001      	beq.n	800ae30 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ae2c:	f7f7 fce4 	bl	80027f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ae30:	bf00      	nop
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	200000b0 	.word	0x200000b0
 800ae38:	20008a38 	.word	0x20008a38
 800ae3c:	2000001c 	.word	0x2000001c
 800ae40:	2000009c 	.word	0x2000009c

0800ae44 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ae48:	2200      	movs	r2, #0
 800ae4a:	4905      	ldr	r1, [pc, #20]	; (800ae60 <CDC_Init_FS+0x1c>)
 800ae4c:	4805      	ldr	r0, [pc, #20]	; (800ae64 <CDC_Init_FS+0x20>)
 800ae4e:	f7fe fc37 	bl	80096c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ae52:	4905      	ldr	r1, [pc, #20]	; (800ae68 <CDC_Init_FS+0x24>)
 800ae54:	4803      	ldr	r0, [pc, #12]	; (800ae64 <CDC_Init_FS+0x20>)
 800ae56:	f7fe fc55 	bl	8009704 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ae5a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	bd80      	pop	{r7, pc}
 800ae60:	20009514 	.word	0x20009514
 800ae64:	20008a38 	.word	0x20008a38
 800ae68:	20008d14 	.word	0x20008d14

0800ae6c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ae70:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr

0800ae7c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b083      	sub	sp, #12
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	4603      	mov	r3, r0
 800ae84:	6039      	str	r1, [r7, #0]
 800ae86:	71fb      	strb	r3, [r7, #7]
 800ae88:	4613      	mov	r3, r2
 800ae8a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ae8c:	79fb      	ldrb	r3, [r7, #7]
 800ae8e:	2b23      	cmp	r3, #35	; 0x23
 800ae90:	d84a      	bhi.n	800af28 <CDC_Control_FS+0xac>
 800ae92:	a201      	add	r2, pc, #4	; (adr r2, 800ae98 <CDC_Control_FS+0x1c>)
 800ae94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae98:	0800af29 	.word	0x0800af29
 800ae9c:	0800af29 	.word	0x0800af29
 800aea0:	0800af29 	.word	0x0800af29
 800aea4:	0800af29 	.word	0x0800af29
 800aea8:	0800af29 	.word	0x0800af29
 800aeac:	0800af29 	.word	0x0800af29
 800aeb0:	0800af29 	.word	0x0800af29
 800aeb4:	0800af29 	.word	0x0800af29
 800aeb8:	0800af29 	.word	0x0800af29
 800aebc:	0800af29 	.word	0x0800af29
 800aec0:	0800af29 	.word	0x0800af29
 800aec4:	0800af29 	.word	0x0800af29
 800aec8:	0800af29 	.word	0x0800af29
 800aecc:	0800af29 	.word	0x0800af29
 800aed0:	0800af29 	.word	0x0800af29
 800aed4:	0800af29 	.word	0x0800af29
 800aed8:	0800af29 	.word	0x0800af29
 800aedc:	0800af29 	.word	0x0800af29
 800aee0:	0800af29 	.word	0x0800af29
 800aee4:	0800af29 	.word	0x0800af29
 800aee8:	0800af29 	.word	0x0800af29
 800aeec:	0800af29 	.word	0x0800af29
 800aef0:	0800af29 	.word	0x0800af29
 800aef4:	0800af29 	.word	0x0800af29
 800aef8:	0800af29 	.word	0x0800af29
 800aefc:	0800af29 	.word	0x0800af29
 800af00:	0800af29 	.word	0x0800af29
 800af04:	0800af29 	.word	0x0800af29
 800af08:	0800af29 	.word	0x0800af29
 800af0c:	0800af29 	.word	0x0800af29
 800af10:	0800af29 	.word	0x0800af29
 800af14:	0800af29 	.word	0x0800af29
 800af18:	0800af29 	.word	0x0800af29
 800af1c:	0800af29 	.word	0x0800af29
 800af20:	0800af29 	.word	0x0800af29
 800af24:	0800af29 	.word	0x0800af29
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800af28:	bf00      	nop
  }

  return (USBD_OK);
 800af2a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800af42:	6879      	ldr	r1, [r7, #4]
 800af44:	4805      	ldr	r0, [pc, #20]	; (800af5c <CDC_Receive_FS+0x24>)
 800af46:	f7fe fbdd 	bl	8009704 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800af4a:	4804      	ldr	r0, [pc, #16]	; (800af5c <CDC_Receive_FS+0x24>)
 800af4c:	f7fe fbf8 	bl	8009740 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800af50:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800af52:	4618      	mov	r0, r3
 800af54:	3708      	adds	r7, #8
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}
 800af5a:	bf00      	nop
 800af5c:	20008a38 	.word	0x20008a38

0800af60 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800af60:	b480      	push	{r7}
 800af62:	b087      	sub	sp, #28
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	4613      	mov	r3, r2
 800af6c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800af6e:	2300      	movs	r3, #0
 800af70:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800af72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af76:	4618      	mov	r0, r3
 800af78:	371c      	adds	r7, #28
 800af7a:	46bd      	mov	sp, r7
 800af7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af80:	4770      	bx	lr
	...

0800af84 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af84:	b480      	push	{r7}
 800af86:	b083      	sub	sp, #12
 800af88:	af00      	add	r7, sp, #0
 800af8a:	4603      	mov	r3, r0
 800af8c:	6039      	str	r1, [r7, #0]
 800af8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	2212      	movs	r2, #18
 800af94:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800af96:	4b03      	ldr	r3, [pc, #12]	; (800afa4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800af98:	4618      	mov	r0, r3
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr
 800afa4:	200000d0 	.word	0x200000d0

0800afa8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
 800afae:	4603      	mov	r3, r0
 800afb0:	6039      	str	r1, [r7, #0]
 800afb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	2204      	movs	r2, #4
 800afb8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800afba:	4b03      	ldr	r3, [pc, #12]	; (800afc8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	370c      	adds	r7, #12
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr
 800afc8:	200000f0 	.word	0x200000f0

0800afcc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b082      	sub	sp, #8
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	4603      	mov	r3, r0
 800afd4:	6039      	str	r1, [r7, #0]
 800afd6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800afd8:	79fb      	ldrb	r3, [r7, #7]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d105      	bne.n	800afea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800afde:	683a      	ldr	r2, [r7, #0]
 800afe0:	4907      	ldr	r1, [pc, #28]	; (800b000 <USBD_FS_ProductStrDescriptor+0x34>)
 800afe2:	4808      	ldr	r0, [pc, #32]	; (800b004 <USBD_FS_ProductStrDescriptor+0x38>)
 800afe4:	f7ff fe1e 	bl	800ac24 <USBD_GetString>
 800afe8:	e004      	b.n	800aff4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800afea:	683a      	ldr	r2, [r7, #0]
 800afec:	4904      	ldr	r1, [pc, #16]	; (800b000 <USBD_FS_ProductStrDescriptor+0x34>)
 800afee:	4805      	ldr	r0, [pc, #20]	; (800b004 <USBD_FS_ProductStrDescriptor+0x38>)
 800aff0:	f7ff fe18 	bl	800ac24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aff4:	4b02      	ldr	r3, [pc, #8]	; (800b000 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3708      	adds	r7, #8
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
 800affe:	bf00      	nop
 800b000:	20009d14 	.word	0x20009d14
 800b004:	0800c9e0 	.word	0x0800c9e0

0800b008 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b082      	sub	sp, #8
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	4603      	mov	r3, r0
 800b010:	6039      	str	r1, [r7, #0]
 800b012:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b014:	683a      	ldr	r2, [r7, #0]
 800b016:	4904      	ldr	r1, [pc, #16]	; (800b028 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b018:	4804      	ldr	r0, [pc, #16]	; (800b02c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b01a:	f7ff fe03 	bl	800ac24 <USBD_GetString>
  return USBD_StrDesc;
 800b01e:	4b02      	ldr	r3, [pc, #8]	; (800b028 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b020:	4618      	mov	r0, r3
 800b022:	3708      	adds	r7, #8
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}
 800b028:	20009d14 	.word	0x20009d14
 800b02c:	0800c9f0 	.word	0x0800c9f0

0800b030 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	4603      	mov	r3, r0
 800b038:	6039      	str	r1, [r7, #0]
 800b03a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	221a      	movs	r2, #26
 800b040:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b042:	f000 f855 	bl	800b0f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b046:	4b02      	ldr	r3, [pc, #8]	; (800b050 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3708      	adds	r7, #8
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	200000f4 	.word	0x200000f4

0800b054 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b082      	sub	sp, #8
 800b058:	af00      	add	r7, sp, #0
 800b05a:	4603      	mov	r3, r0
 800b05c:	6039      	str	r1, [r7, #0]
 800b05e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b060:	79fb      	ldrb	r3, [r7, #7]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d105      	bne.n	800b072 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b066:	683a      	ldr	r2, [r7, #0]
 800b068:	4907      	ldr	r1, [pc, #28]	; (800b088 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b06a:	4808      	ldr	r0, [pc, #32]	; (800b08c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b06c:	f7ff fdda 	bl	800ac24 <USBD_GetString>
 800b070:	e004      	b.n	800b07c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b072:	683a      	ldr	r2, [r7, #0]
 800b074:	4904      	ldr	r1, [pc, #16]	; (800b088 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b076:	4805      	ldr	r0, [pc, #20]	; (800b08c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b078:	f7ff fdd4 	bl	800ac24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b07c:	4b02      	ldr	r3, [pc, #8]	; (800b088 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3708      	adds	r7, #8
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20009d14 	.word	0x20009d14
 800b08c:	0800ca04 	.word	0x0800ca04

0800b090 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b082      	sub	sp, #8
 800b094:	af00      	add	r7, sp, #0
 800b096:	4603      	mov	r3, r0
 800b098:	6039      	str	r1, [r7, #0]
 800b09a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b09c:	79fb      	ldrb	r3, [r7, #7]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d105      	bne.n	800b0ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0a2:	683a      	ldr	r2, [r7, #0]
 800b0a4:	4907      	ldr	r1, [pc, #28]	; (800b0c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0a6:	4808      	ldr	r0, [pc, #32]	; (800b0c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0a8:	f7ff fdbc 	bl	800ac24 <USBD_GetString>
 800b0ac:	e004      	b.n	800b0b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	4904      	ldr	r1, [pc, #16]	; (800b0c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0b2:	4805      	ldr	r0, [pc, #20]	; (800b0c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0b4:	f7ff fdb6 	bl	800ac24 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0b8:	4b02      	ldr	r3, [pc, #8]	; (800b0c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3708      	adds	r7, #8
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	20009d14 	.word	0x20009d14
 800b0c8:	0800ca10 	.word	0x0800ca10

0800b0cc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b083      	sub	sp, #12
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	6039      	str	r1, [r7, #0]
 800b0d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	220c      	movs	r2, #12
 800b0dc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b0de:	4b03      	ldr	r3, [pc, #12]	; (800b0ec <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr
 800b0ec:	200000e4 	.word	0x200000e4

0800b0f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b0f6:	4b0f      	ldr	r3, [pc, #60]	; (800b134 <Get_SerialNum+0x44>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b0fc:	4b0e      	ldr	r3, [pc, #56]	; (800b138 <Get_SerialNum+0x48>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b102:	4b0e      	ldr	r3, [pc, #56]	; (800b13c <Get_SerialNum+0x4c>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b108:	68fa      	ldr	r2, [r7, #12]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4413      	add	r3, r2
 800b10e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d009      	beq.n	800b12a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b116:	2208      	movs	r2, #8
 800b118:	4909      	ldr	r1, [pc, #36]	; (800b140 <Get_SerialNum+0x50>)
 800b11a:	68f8      	ldr	r0, [r7, #12]
 800b11c:	f000 f814 	bl	800b148 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b120:	2204      	movs	r2, #4
 800b122:	4908      	ldr	r1, [pc, #32]	; (800b144 <Get_SerialNum+0x54>)
 800b124:	68b8      	ldr	r0, [r7, #8]
 800b126:	f000 f80f 	bl	800b148 <IntToUnicode>
  }
}
 800b12a:	bf00      	nop
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	1fff7a10 	.word	0x1fff7a10
 800b138:	1fff7a14 	.word	0x1fff7a14
 800b13c:	1fff7a18 	.word	0x1fff7a18
 800b140:	200000f6 	.word	0x200000f6
 800b144:	20000106 	.word	0x20000106

0800b148 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b148:	b480      	push	{r7}
 800b14a:	b087      	sub	sp, #28
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	60f8      	str	r0, [r7, #12]
 800b150:	60b9      	str	r1, [r7, #8]
 800b152:	4613      	mov	r3, r2
 800b154:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b156:	2300      	movs	r3, #0
 800b158:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b15a:	2300      	movs	r3, #0
 800b15c:	75fb      	strb	r3, [r7, #23]
 800b15e:	e027      	b.n	800b1b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	0f1b      	lsrs	r3, r3, #28
 800b164:	2b09      	cmp	r3, #9
 800b166:	d80b      	bhi.n	800b180 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	0f1b      	lsrs	r3, r3, #28
 800b16c:	b2da      	uxtb	r2, r3
 800b16e:	7dfb      	ldrb	r3, [r7, #23]
 800b170:	005b      	lsls	r3, r3, #1
 800b172:	4619      	mov	r1, r3
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	440b      	add	r3, r1
 800b178:	3230      	adds	r2, #48	; 0x30
 800b17a:	b2d2      	uxtb	r2, r2
 800b17c:	701a      	strb	r2, [r3, #0]
 800b17e:	e00a      	b.n	800b196 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	0f1b      	lsrs	r3, r3, #28
 800b184:	b2da      	uxtb	r2, r3
 800b186:	7dfb      	ldrb	r3, [r7, #23]
 800b188:	005b      	lsls	r3, r3, #1
 800b18a:	4619      	mov	r1, r3
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	440b      	add	r3, r1
 800b190:	3237      	adds	r2, #55	; 0x37
 800b192:	b2d2      	uxtb	r2, r2
 800b194:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	011b      	lsls	r3, r3, #4
 800b19a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b19c:	7dfb      	ldrb	r3, [r7, #23]
 800b19e:	005b      	lsls	r3, r3, #1
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	68ba      	ldr	r2, [r7, #8]
 800b1a4:	4413      	add	r3, r2
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b1aa:	7dfb      	ldrb	r3, [r7, #23]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	75fb      	strb	r3, [r7, #23]
 800b1b0:	7dfa      	ldrb	r2, [r7, #23]
 800b1b2:	79fb      	ldrb	r3, [r7, #7]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d3d3      	bcc.n	800b160 <IntToUnicode+0x18>
  }
}
 800b1b8:	bf00      	nop
 800b1ba:	bf00      	nop
 800b1bc:	371c      	adds	r7, #28
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c4:	4770      	bx	lr
	...

0800b1c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b0a0      	sub	sp, #128	; 0x80
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1d0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	601a      	str	r2, [r3, #0]
 800b1d8:	605a      	str	r2, [r3, #4]
 800b1da:	609a      	str	r2, [r3, #8]
 800b1dc:	60da      	str	r2, [r3, #12]
 800b1de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b1e0:	f107 0310 	add.w	r3, r7, #16
 800b1e4:	225c      	movs	r2, #92	; 0x5c
 800b1e6:	2100      	movs	r1, #0
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f000 fb97 	bl	800b91c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b1f6:	d156      	bne.n	800b2a6 <HAL_PCD_MspInit+0xde>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800b1f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b1fc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800b1fe:	2300      	movs	r3, #0
 800b200:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b202:	f107 0310 	add.w	r3, r7, #16
 800b206:	4618      	mov	r0, r3
 800b208:	f7f9 fe6a 	bl	8004ee0 <HAL_RCCEx_PeriphCLKConfig>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d001      	beq.n	800b216 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800b212:	f7f7 faf1 	bl	80027f8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b216:	2300      	movs	r3, #0
 800b218:	60fb      	str	r3, [r7, #12]
 800b21a:	4b25      	ldr	r3, [pc, #148]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b21e:	4a24      	ldr	r2, [pc, #144]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b220:	f043 0301 	orr.w	r3, r3, #1
 800b224:	6313      	str	r3, [r2, #48]	; 0x30
 800b226:	4b22      	ldr	r3, [pc, #136]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b22a:	f003 0301 	and.w	r3, r3, #1
 800b22e:	60fb      	str	r3, [r7, #12]
 800b230:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800b232:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b236:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b238:	2300      	movs	r3, #0
 800b23a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b23c:	2300      	movs	r3, #0
 800b23e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b240:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b244:	4619      	mov	r1, r3
 800b246:	481b      	ldr	r0, [pc, #108]	; (800b2b4 <HAL_PCD_MspInit+0xec>)
 800b248:	f7f7 febc 	bl	8002fc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b24c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b250:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b252:	2302      	movs	r3, #2
 800b254:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b256:	2300      	movs	r3, #0
 800b258:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b25a:	2303      	movs	r3, #3
 800b25c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b25e:	230a      	movs	r3, #10
 800b260:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b262:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b266:	4619      	mov	r1, r3
 800b268:	4812      	ldr	r0, [pc, #72]	; (800b2b4 <HAL_PCD_MspInit+0xec>)
 800b26a:	f7f7 feab 	bl	8002fc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b26e:	4b10      	ldr	r3, [pc, #64]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b272:	4a0f      	ldr	r2, [pc, #60]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b278:	6353      	str	r3, [r2, #52]	; 0x34
 800b27a:	2300      	movs	r3, #0
 800b27c:	60bb      	str	r3, [r7, #8]
 800b27e:	4b0c      	ldr	r3, [pc, #48]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b282:	4a0b      	ldr	r2, [pc, #44]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b284:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b288:	6453      	str	r3, [r2, #68]	; 0x44
 800b28a:	4b09      	ldr	r3, [pc, #36]	; (800b2b0 <HAL_PCD_MspInit+0xe8>)
 800b28c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b28e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b292:	60bb      	str	r3, [r7, #8]
 800b294:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b296:	2200      	movs	r2, #0
 800b298:	2100      	movs	r1, #0
 800b29a:	2043      	movs	r0, #67	; 0x43
 800b29c:	f7f7 fe5b 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b2a0:	2043      	movs	r0, #67	; 0x43
 800b2a2:	f7f7 fe74 	bl	8002f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b2a6:	bf00      	nop
 800b2a8:	3780      	adds	r7, #128	; 0x80
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
 800b2ae:	bf00      	nop
 800b2b0:	40023800 	.word	0x40023800
 800b2b4:	40020000 	.word	0x40020000

0800b2b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	4610      	mov	r0, r2
 800b2d0:	f7fe fb1f 	bl	8009912 <USBD_LL_SetupStage>
}
 800b2d4:	bf00      	nop
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b082      	sub	sp, #8
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b2ee:	78fa      	ldrb	r2, [r7, #3]
 800b2f0:	6879      	ldr	r1, [r7, #4]
 800b2f2:	4613      	mov	r3, r2
 800b2f4:	00db      	lsls	r3, r3, #3
 800b2f6:	4413      	add	r3, r2
 800b2f8:	009b      	lsls	r3, r3, #2
 800b2fa:	440b      	add	r3, r1
 800b2fc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800b300:	681a      	ldr	r2, [r3, #0]
 800b302:	78fb      	ldrb	r3, [r7, #3]
 800b304:	4619      	mov	r1, r3
 800b306:	f7fe fb59 	bl	80099bc <USBD_LL_DataOutStage>
}
 800b30a:	bf00      	nop
 800b30c:	3708      	adds	r7, #8
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b082      	sub	sp, #8
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
 800b31a:	460b      	mov	r3, r1
 800b31c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b324:	78fa      	ldrb	r2, [r7, #3]
 800b326:	6879      	ldr	r1, [r7, #4]
 800b328:	4613      	mov	r3, r2
 800b32a:	00db      	lsls	r3, r3, #3
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	440b      	add	r3, r1
 800b332:	334c      	adds	r3, #76	; 0x4c
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	78fb      	ldrb	r3, [r7, #3]
 800b338:	4619      	mov	r1, r3
 800b33a:	f7fe fbf2 	bl	8009b22 <USBD_LL_DataInStage>
}
 800b33e:	bf00      	nop
 800b340:	3708      	adds	r7, #8
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}

0800b346 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b346:	b580      	push	{r7, lr}
 800b348:	b082      	sub	sp, #8
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b354:	4618      	mov	r0, r3
 800b356:	f7fe fd26 	bl	8009da6 <USBD_LL_SOF>
}
 800b35a:	bf00      	nop
 800b35c:	3708      	adds	r7, #8
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}

0800b362 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b362:	b580      	push	{r7, lr}
 800b364:	b084      	sub	sp, #16
 800b366:	af00      	add	r7, sp, #0
 800b368:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b36a:	2301      	movs	r3, #1
 800b36c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	68db      	ldr	r3, [r3, #12]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d102      	bne.n	800b37c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b376:	2300      	movs	r3, #0
 800b378:	73fb      	strb	r3, [r7, #15]
 800b37a:	e008      	b.n	800b38e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	68db      	ldr	r3, [r3, #12]
 800b380:	2b02      	cmp	r3, #2
 800b382:	d102      	bne.n	800b38a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b384:	2301      	movs	r3, #1
 800b386:	73fb      	strb	r3, [r7, #15]
 800b388:	e001      	b.n	800b38e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b38a:	f7f7 fa35 	bl	80027f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b394:	7bfa      	ldrb	r2, [r7, #15]
 800b396:	4611      	mov	r1, r2
 800b398:	4618      	mov	r0, r3
 800b39a:	f7fe fcc6 	bl	8009d2a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f7fe fc6e 	bl	8009c86 <USBD_LL_Reset>
}
 800b3aa:	bf00      	nop
 800b3ac:	3710      	adds	r7, #16
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
	...

0800b3b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f7fe fcc1 	bl	8009d4a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	6812      	ldr	r2, [r2, #0]
 800b3d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b3da:	f043 0301 	orr.w	r3, r3, #1
 800b3de:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a1b      	ldr	r3, [r3, #32]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d005      	beq.n	800b3f4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b3e8:	4b04      	ldr	r3, [pc, #16]	; (800b3fc <HAL_PCD_SuspendCallback+0x48>)
 800b3ea:	691b      	ldr	r3, [r3, #16]
 800b3ec:	4a03      	ldr	r2, [pc, #12]	; (800b3fc <HAL_PCD_SuspendCallback+0x48>)
 800b3ee:	f043 0306 	orr.w	r3, r3, #6
 800b3f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b3f4:	bf00      	nop
 800b3f6:	3708      	adds	r7, #8
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}
 800b3fc:	e000ed00 	.word	0xe000ed00

0800b400 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b082      	sub	sp, #8
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b40e:	4618      	mov	r0, r3
 800b410:	f7fe fcb1 	bl	8009d76 <USBD_LL_Resume>
}
 800b414:	bf00      	nop
 800b416:	3708      	adds	r7, #8
 800b418:	46bd      	mov	sp, r7
 800b41a:	bd80      	pop	{r7, pc}

0800b41c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	460b      	mov	r3, r1
 800b426:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b42e:	78fa      	ldrb	r2, [r7, #3]
 800b430:	4611      	mov	r1, r2
 800b432:	4618      	mov	r0, r3
 800b434:	f7fe fd09 	bl	8009e4a <USBD_LL_IsoOUTIncomplete>
}
 800b438:	bf00      	nop
 800b43a:	3708      	adds	r7, #8
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	460b      	mov	r3, r1
 800b44a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b452:	78fa      	ldrb	r2, [r7, #3]
 800b454:	4611      	mov	r1, r2
 800b456:	4618      	mov	r0, r3
 800b458:	f7fe fcc5 	bl	8009de6 <USBD_LL_IsoINIncomplete>
}
 800b45c:	bf00      	nop
 800b45e:	3708      	adds	r7, #8
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b472:	4618      	mov	r0, r3
 800b474:	f7fe fd1b 	bl	8009eae <USBD_LL_DevConnected>
}
 800b478:	bf00      	nop
 800b47a:	3708      	adds	r7, #8
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b082      	sub	sp, #8
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b48e:	4618      	mov	r0, r3
 800b490:	f7fe fd18 	bl	8009ec4 <USBD_LL_DevDisconnected>
}
 800b494:	bf00      	nop
 800b496:	3708      	adds	r7, #8
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	781b      	ldrb	r3, [r3, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d13c      	bne.n	800b526 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b4ac:	4a20      	ldr	r2, [pc, #128]	; (800b530 <USBD_LL_Init+0x94>)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	4a1e      	ldr	r2, [pc, #120]	; (800b530 <USBD_LL_Init+0x94>)
 800b4b8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b4bc:	4b1c      	ldr	r3, [pc, #112]	; (800b530 <USBD_LL_Init+0x94>)
 800b4be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b4c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b4c4:	4b1a      	ldr	r3, [pc, #104]	; (800b530 <USBD_LL_Init+0x94>)
 800b4c6:	2206      	movs	r2, #6
 800b4c8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b4ca:	4b19      	ldr	r3, [pc, #100]	; (800b530 <USBD_LL_Init+0x94>)
 800b4cc:	2202      	movs	r2, #2
 800b4ce:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b4d0:	4b17      	ldr	r3, [pc, #92]	; (800b530 <USBD_LL_Init+0x94>)
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b4d6:	4b16      	ldr	r3, [pc, #88]	; (800b530 <USBD_LL_Init+0x94>)
 800b4d8:	2202      	movs	r2, #2
 800b4da:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b4dc:	4b14      	ldr	r3, [pc, #80]	; (800b530 <USBD_LL_Init+0x94>)
 800b4de:	2200      	movs	r2, #0
 800b4e0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b4e2:	4b13      	ldr	r3, [pc, #76]	; (800b530 <USBD_LL_Init+0x94>)
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b4e8:	4b11      	ldr	r3, [pc, #68]	; (800b530 <USBD_LL_Init+0x94>)
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b4ee:	4b10      	ldr	r3, [pc, #64]	; (800b530 <USBD_LL_Init+0x94>)
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b4f4:	4b0e      	ldr	r3, [pc, #56]	; (800b530 <USBD_LL_Init+0x94>)
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b4fa:	480d      	ldr	r0, [pc, #52]	; (800b530 <USBD_LL_Init+0x94>)
 800b4fc:	f7f8 f90d 	bl	800371a <HAL_PCD_Init>
 800b500:	4603      	mov	r3, r0
 800b502:	2b00      	cmp	r3, #0
 800b504:	d001      	beq.n	800b50a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b506:	f7f7 f977 	bl	80027f8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b50a:	2180      	movs	r1, #128	; 0x80
 800b50c:	4808      	ldr	r0, [pc, #32]	; (800b530 <USBD_LL_Init+0x94>)
 800b50e:	f7f9 fb98 	bl	8004c42 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b512:	2240      	movs	r2, #64	; 0x40
 800b514:	2100      	movs	r1, #0
 800b516:	4806      	ldr	r0, [pc, #24]	; (800b530 <USBD_LL_Init+0x94>)
 800b518:	f7f9 fb4c 	bl	8004bb4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b51c:	2280      	movs	r2, #128	; 0x80
 800b51e:	2101      	movs	r1, #1
 800b520:	4803      	ldr	r0, [pc, #12]	; (800b530 <USBD_LL_Init+0x94>)
 800b522:	f7f9 fb47 	bl	8004bb4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b526:	2300      	movs	r3, #0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3708      	adds	r7, #8
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	20009f14 	.word	0x20009f14

0800b534 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b53c:	2300      	movs	r3, #0
 800b53e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b54a:	4618      	mov	r0, r3
 800b54c:	f7f8 fa09 	bl	8003962 <HAL_PCD_Start>
 800b550:	4603      	mov	r3, r0
 800b552:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b554:	7bfb      	ldrb	r3, [r7, #15]
 800b556:	4618      	mov	r0, r3
 800b558:	f000 f990 	bl	800b87c <USBD_Get_USB_Status>
 800b55c:	4603      	mov	r3, r0
 800b55e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b560:	7bbb      	ldrb	r3, [r7, #14]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3710      	adds	r7, #16
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b084      	sub	sp, #16
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	4608      	mov	r0, r1
 800b574:	4611      	mov	r1, r2
 800b576:	461a      	mov	r2, r3
 800b578:	4603      	mov	r3, r0
 800b57a:	70fb      	strb	r3, [r7, #3]
 800b57c:	460b      	mov	r3, r1
 800b57e:	70bb      	strb	r3, [r7, #2]
 800b580:	4613      	mov	r3, r2
 800b582:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b584:	2300      	movs	r3, #0
 800b586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b592:	78bb      	ldrb	r3, [r7, #2]
 800b594:	883a      	ldrh	r2, [r7, #0]
 800b596:	78f9      	ldrb	r1, [r7, #3]
 800b598:	f7f8 ff07 	bl	80043aa <HAL_PCD_EP_Open>
 800b59c:	4603      	mov	r3, r0
 800b59e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5a0:	7bfb      	ldrb	r3, [r7, #15]
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f000 f96a 	bl	800b87c <USBD_Get_USB_Status>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b084      	sub	sp, #16
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]
 800b5be:	460b      	mov	r3, r1
 800b5c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b5d0:	78fa      	ldrb	r2, [r7, #3]
 800b5d2:	4611      	mov	r1, r2
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f7f8 ff50 	bl	800447a <HAL_PCD_EP_Close>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5de:	7bfb      	ldrb	r3, [r7, #15]
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f000 f94b 	bl	800b87c <USBD_Get_USB_Status>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b600:	2300      	movs	r3, #0
 800b602:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b604:	2300      	movs	r3, #0
 800b606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b60e:	78fa      	ldrb	r2, [r7, #3]
 800b610:	4611      	mov	r1, r2
 800b612:	4618      	mov	r0, r3
 800b614:	f7f9 f828 	bl	8004668 <HAL_PCD_EP_SetStall>
 800b618:	4603      	mov	r3, r0
 800b61a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b61c:	7bfb      	ldrb	r3, [r7, #15]
 800b61e:	4618      	mov	r0, r3
 800b620:	f000 f92c 	bl	800b87c <USBD_Get_USB_Status>
 800b624:	4603      	mov	r3, r0
 800b626:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b628:	7bbb      	ldrb	r3, [r7, #14]
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3710      	adds	r7, #16
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}

0800b632 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b084      	sub	sp, #16
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
 800b63a:	460b      	mov	r3, r1
 800b63c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b63e:	2300      	movs	r3, #0
 800b640:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b642:	2300      	movs	r3, #0
 800b644:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b64c:	78fa      	ldrb	r2, [r7, #3]
 800b64e:	4611      	mov	r1, r2
 800b650:	4618      	mov	r0, r3
 800b652:	f7f9 f86d 	bl	8004730 <HAL_PCD_EP_ClrStall>
 800b656:	4603      	mov	r3, r0
 800b658:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b65a:	7bfb      	ldrb	r3, [r7, #15]
 800b65c:	4618      	mov	r0, r3
 800b65e:	f000 f90d 	bl	800b87c <USBD_Get_USB_Status>
 800b662:	4603      	mov	r3, r0
 800b664:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b666:	7bbb      	ldrb	r3, [r7, #14]
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3710      	adds	r7, #16
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}

0800b670 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b670:	b480      	push	{r7}
 800b672:	b085      	sub	sp, #20
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	460b      	mov	r3, r1
 800b67a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b682:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	da0b      	bge.n	800b6a4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b68c:	78fb      	ldrb	r3, [r7, #3]
 800b68e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b692:	68f9      	ldr	r1, [r7, #12]
 800b694:	4613      	mov	r3, r2
 800b696:	00db      	lsls	r3, r3, #3
 800b698:	4413      	add	r3, r2
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	440b      	add	r3, r1
 800b69e:	333e      	adds	r3, #62	; 0x3e
 800b6a0:	781b      	ldrb	r3, [r3, #0]
 800b6a2:	e00b      	b.n	800b6bc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b6a4:	78fb      	ldrb	r3, [r7, #3]
 800b6a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b6aa:	68f9      	ldr	r1, [r7, #12]
 800b6ac:	4613      	mov	r3, r2
 800b6ae:	00db      	lsls	r3, r3, #3
 800b6b0:	4413      	add	r3, r2
 800b6b2:	009b      	lsls	r3, r3, #2
 800b6b4:	440b      	add	r3, r1
 800b6b6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b6ba:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3714      	adds	r7, #20
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr

0800b6c8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	460b      	mov	r3, r1
 800b6d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b6e2:	78fa      	ldrb	r2, [r7, #3]
 800b6e4:	4611      	mov	r1, r2
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f7f8 fe3a 	bl	8004360 <HAL_PCD_SetAddress>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6f0:	7bfb      	ldrb	r3, [r7, #15]
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f000 f8c2 	bl	800b87c <USBD_Get_USB_Status>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3710      	adds	r7, #16
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}

0800b706 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b706:	b580      	push	{r7, lr}
 800b708:	b086      	sub	sp, #24
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	60f8      	str	r0, [r7, #12]
 800b70e:	607a      	str	r2, [r7, #4]
 800b710:	603b      	str	r3, [r7, #0]
 800b712:	460b      	mov	r3, r1
 800b714:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b716:	2300      	movs	r3, #0
 800b718:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b71a:	2300      	movs	r3, #0
 800b71c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b724:	7af9      	ldrb	r1, [r7, #11]
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	f7f8 ff53 	bl	80045d4 <HAL_PCD_EP_Transmit>
 800b72e:	4603      	mov	r3, r0
 800b730:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b732:	7dfb      	ldrb	r3, [r7, #23]
 800b734:	4618      	mov	r0, r3
 800b736:	f000 f8a1 	bl	800b87c <USBD_Get_USB_Status>
 800b73a:	4603      	mov	r3, r0
 800b73c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b73e:	7dbb      	ldrb	r3, [r7, #22]
}
 800b740:	4618      	mov	r0, r3
 800b742:	3718      	adds	r7, #24
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}

0800b748 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b086      	sub	sp, #24
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	60f8      	str	r0, [r7, #12]
 800b750:	607a      	str	r2, [r7, #4]
 800b752:	603b      	str	r3, [r7, #0]
 800b754:	460b      	mov	r3, r1
 800b756:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b758:	2300      	movs	r3, #0
 800b75a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b75c:	2300      	movs	r3, #0
 800b75e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b766:	7af9      	ldrb	r1, [r7, #11]
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	687a      	ldr	r2, [r7, #4]
 800b76c:	f7f8 fecf 	bl	800450e <HAL_PCD_EP_Receive>
 800b770:	4603      	mov	r3, r0
 800b772:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b774:	7dfb      	ldrb	r3, [r7, #23]
 800b776:	4618      	mov	r0, r3
 800b778:	f000 f880 	bl	800b87c <USBD_Get_USB_Status>
 800b77c:	4603      	mov	r3, r0
 800b77e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b780:	7dbb      	ldrb	r3, [r7, #22]
}
 800b782:	4618      	mov	r0, r3
 800b784:	3718      	adds	r7, #24
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}

0800b78a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b78a:	b580      	push	{r7, lr}
 800b78c:	b082      	sub	sp, #8
 800b78e:	af00      	add	r7, sp, #0
 800b790:	6078      	str	r0, [r7, #4]
 800b792:	460b      	mov	r3, r1
 800b794:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b79c:	78fa      	ldrb	r2, [r7, #3]
 800b79e:	4611      	mov	r1, r2
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	f7f8 feff 	bl	80045a4 <HAL_PCD_EP_GetRxCount>
 800b7a6:	4603      	mov	r3, r0
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3708      	adds	r7, #8
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b082      	sub	sp, #8
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b7bc:	78fb      	ldrb	r3, [r7, #3]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d002      	beq.n	800b7c8 <HAL_PCDEx_LPM_Callback+0x18>
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	d01f      	beq.n	800b806 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b7c6:	e03b      	b.n	800b840 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6a1b      	ldr	r3, [r3, #32]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d007      	beq.n	800b7e0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800b7d0:	f7f6 fdc8 	bl	8002364 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b7d4:	4b1c      	ldr	r3, [pc, #112]	; (800b848 <HAL_PCDEx_LPM_Callback+0x98>)
 800b7d6:	691b      	ldr	r3, [r3, #16]
 800b7d8:	4a1b      	ldr	r2, [pc, #108]	; (800b848 <HAL_PCDEx_LPM_Callback+0x98>)
 800b7da:	f023 0306 	bic.w	r3, r3, #6
 800b7de:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	6812      	ldr	r2, [r2, #0]
 800b7ee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b7f2:	f023 0301 	bic.w	r3, r3, #1
 800b7f6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b7fe:	4618      	mov	r0, r3
 800b800:	f7fe fab9 	bl	8009d76 <USBD_LL_Resume>
    break;
 800b804:	e01c      	b.n	800b840 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	687a      	ldr	r2, [r7, #4]
 800b812:	6812      	ldr	r2, [r2, #0]
 800b814:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b818:	f043 0301 	orr.w	r3, r3, #1
 800b81c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b824:	4618      	mov	r0, r3
 800b826:	f7fe fa90 	bl	8009d4a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6a1b      	ldr	r3, [r3, #32]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d005      	beq.n	800b83e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b832:	4b05      	ldr	r3, [pc, #20]	; (800b848 <HAL_PCDEx_LPM_Callback+0x98>)
 800b834:	691b      	ldr	r3, [r3, #16]
 800b836:	4a04      	ldr	r2, [pc, #16]	; (800b848 <HAL_PCDEx_LPM_Callback+0x98>)
 800b838:	f043 0306 	orr.w	r3, r3, #6
 800b83c:	6113      	str	r3, [r2, #16]
    break;
 800b83e:	bf00      	nop
}
 800b840:	bf00      	nop
 800b842:	3708      	adds	r7, #8
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	e000ed00 	.word	0xe000ed00

0800b84c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b854:	4b03      	ldr	r3, [pc, #12]	; (800b864 <USBD_static_malloc+0x18>)
}
 800b856:	4618      	mov	r0, r3
 800b858:	370c      	adds	r7, #12
 800b85a:	46bd      	mov	sp, r7
 800b85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b860:	4770      	bx	lr
 800b862:	bf00      	nop
 800b864:	2000a420 	.word	0x2000a420

0800b868 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b868:	b480      	push	{r7}
 800b86a:	b083      	sub	sp, #12
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]

}
 800b870:	bf00      	nop
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr

0800b87c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b085      	sub	sp, #20
 800b880:	af00      	add	r7, sp, #0
 800b882:	4603      	mov	r3, r0
 800b884:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b886:	2300      	movs	r3, #0
 800b888:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b88a:	79fb      	ldrb	r3, [r7, #7]
 800b88c:	2b03      	cmp	r3, #3
 800b88e:	d817      	bhi.n	800b8c0 <USBD_Get_USB_Status+0x44>
 800b890:	a201      	add	r2, pc, #4	; (adr r2, 800b898 <USBD_Get_USB_Status+0x1c>)
 800b892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b896:	bf00      	nop
 800b898:	0800b8a9 	.word	0x0800b8a9
 800b89c:	0800b8af 	.word	0x0800b8af
 800b8a0:	0800b8b5 	.word	0x0800b8b5
 800b8a4:	0800b8bb 	.word	0x0800b8bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b8ac:	e00b      	b.n	800b8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b8ae:	2303      	movs	r3, #3
 800b8b0:	73fb      	strb	r3, [r7, #15]
    break;
 800b8b2:	e008      	b.n	800b8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	73fb      	strb	r3, [r7, #15]
    break;
 800b8b8:	e005      	b.n	800b8c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b8ba:	2303      	movs	r3, #3
 800b8bc:	73fb      	strb	r3, [r7, #15]
    break;
 800b8be:	e002      	b.n	800b8c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	73fb      	strb	r3, [r7, #15]
    break;
 800b8c4:	bf00      	nop
  }
  return usb_status;
 800b8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	3714      	adds	r7, #20
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr

0800b8d4 <__libc_init_array>:
 800b8d4:	b570      	push	{r4, r5, r6, lr}
 800b8d6:	4d0d      	ldr	r5, [pc, #52]	; (800b90c <__libc_init_array+0x38>)
 800b8d8:	4c0d      	ldr	r4, [pc, #52]	; (800b910 <__libc_init_array+0x3c>)
 800b8da:	1b64      	subs	r4, r4, r5
 800b8dc:	10a4      	asrs	r4, r4, #2
 800b8de:	2600      	movs	r6, #0
 800b8e0:	42a6      	cmp	r6, r4
 800b8e2:	d109      	bne.n	800b8f8 <__libc_init_array+0x24>
 800b8e4:	4d0b      	ldr	r5, [pc, #44]	; (800b914 <__libc_init_array+0x40>)
 800b8e6:	4c0c      	ldr	r4, [pc, #48]	; (800b918 <__libc_init_array+0x44>)
 800b8e8:	f001 f86c 	bl	800c9c4 <_init>
 800b8ec:	1b64      	subs	r4, r4, r5
 800b8ee:	10a4      	asrs	r4, r4, #2
 800b8f0:	2600      	movs	r6, #0
 800b8f2:	42a6      	cmp	r6, r4
 800b8f4:	d105      	bne.n	800b902 <__libc_init_array+0x2e>
 800b8f6:	bd70      	pop	{r4, r5, r6, pc}
 800b8f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8fc:	4798      	blx	r3
 800b8fe:	3601      	adds	r6, #1
 800b900:	e7ee      	b.n	800b8e0 <__libc_init_array+0xc>
 800b902:	f855 3b04 	ldr.w	r3, [r5], #4
 800b906:	4798      	blx	r3
 800b908:	3601      	adds	r6, #1
 800b90a:	e7f2      	b.n	800b8f2 <__libc_init_array+0x1e>
 800b90c:	0800cc18 	.word	0x0800cc18
 800b910:	0800cc18 	.word	0x0800cc18
 800b914:	0800cc18 	.word	0x0800cc18
 800b918:	0800cc1c 	.word	0x0800cc1c

0800b91c <memset>:
 800b91c:	4402      	add	r2, r0
 800b91e:	4603      	mov	r3, r0
 800b920:	4293      	cmp	r3, r2
 800b922:	d100      	bne.n	800b926 <memset+0xa>
 800b924:	4770      	bx	lr
 800b926:	f803 1b01 	strb.w	r1, [r3], #1
 800b92a:	e7f9      	b.n	800b920 <memset+0x4>
 800b92c:	0000      	movs	r0, r0
	...

0800b930 <sin>:
 800b930:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b932:	ec53 2b10 	vmov	r2, r3, d0
 800b936:	4828      	ldr	r0, [pc, #160]	; (800b9d8 <sin+0xa8>)
 800b938:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b93c:	4281      	cmp	r1, r0
 800b93e:	dc07      	bgt.n	800b950 <sin+0x20>
 800b940:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b9d0 <sin+0xa0>
 800b944:	2000      	movs	r0, #0
 800b946:	b005      	add	sp, #20
 800b948:	f85d eb04 	ldr.w	lr, [sp], #4
 800b94c:	f000 be6c 	b.w	800c628 <__kernel_sin>
 800b950:	4822      	ldr	r0, [pc, #136]	; (800b9dc <sin+0xac>)
 800b952:	4281      	cmp	r1, r0
 800b954:	dd09      	ble.n	800b96a <sin+0x3a>
 800b956:	ee10 0a10 	vmov	r0, s0
 800b95a:	4619      	mov	r1, r3
 800b95c:	f7f4 fc58 	bl	8000210 <__aeabi_dsub>
 800b960:	ec41 0b10 	vmov	d0, r0, r1
 800b964:	b005      	add	sp, #20
 800b966:	f85d fb04 	ldr.w	pc, [sp], #4
 800b96a:	4668      	mov	r0, sp
 800b96c:	f000 f838 	bl	800b9e0 <__ieee754_rem_pio2>
 800b970:	f000 0003 	and.w	r0, r0, #3
 800b974:	2801      	cmp	r0, #1
 800b976:	d00c      	beq.n	800b992 <sin+0x62>
 800b978:	2802      	cmp	r0, #2
 800b97a:	d011      	beq.n	800b9a0 <sin+0x70>
 800b97c:	b9f0      	cbnz	r0, 800b9bc <sin+0x8c>
 800b97e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b982:	ed9d 0b00 	vldr	d0, [sp]
 800b986:	2001      	movs	r0, #1
 800b988:	f000 fe4e 	bl	800c628 <__kernel_sin>
 800b98c:	ec51 0b10 	vmov	r0, r1, d0
 800b990:	e7e6      	b.n	800b960 <sin+0x30>
 800b992:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b996:	ed9d 0b00 	vldr	d0, [sp]
 800b99a:	f000 fa2d 	bl	800bdf8 <__kernel_cos>
 800b99e:	e7f5      	b.n	800b98c <sin+0x5c>
 800b9a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b9a4:	ed9d 0b00 	vldr	d0, [sp]
 800b9a8:	2001      	movs	r0, #1
 800b9aa:	f000 fe3d 	bl	800c628 <__kernel_sin>
 800b9ae:	ec53 2b10 	vmov	r2, r3, d0
 800b9b2:	ee10 0a10 	vmov	r0, s0
 800b9b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b9ba:	e7d1      	b.n	800b960 <sin+0x30>
 800b9bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b9c0:	ed9d 0b00 	vldr	d0, [sp]
 800b9c4:	f000 fa18 	bl	800bdf8 <__kernel_cos>
 800b9c8:	e7f1      	b.n	800b9ae <sin+0x7e>
 800b9ca:	bf00      	nop
 800b9cc:	f3af 8000 	nop.w
	...
 800b9d8:	3fe921fb 	.word	0x3fe921fb
 800b9dc:	7fefffff 	.word	0x7fefffff

0800b9e0 <__ieee754_rem_pio2>:
 800b9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e4:	ed2d 8b02 	vpush	{d8}
 800b9e8:	ec55 4b10 	vmov	r4, r5, d0
 800b9ec:	4bca      	ldr	r3, [pc, #808]	; (800bd18 <__ieee754_rem_pio2+0x338>)
 800b9ee:	b08b      	sub	sp, #44	; 0x2c
 800b9f0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b9f4:	4598      	cmp	r8, r3
 800b9f6:	4682      	mov	sl, r0
 800b9f8:	9502      	str	r5, [sp, #8]
 800b9fa:	dc08      	bgt.n	800ba0e <__ieee754_rem_pio2+0x2e>
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	2300      	movs	r3, #0
 800ba00:	ed80 0b00 	vstr	d0, [r0]
 800ba04:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ba08:	f04f 0b00 	mov.w	fp, #0
 800ba0c:	e028      	b.n	800ba60 <__ieee754_rem_pio2+0x80>
 800ba0e:	4bc3      	ldr	r3, [pc, #780]	; (800bd1c <__ieee754_rem_pio2+0x33c>)
 800ba10:	4598      	cmp	r8, r3
 800ba12:	dc78      	bgt.n	800bb06 <__ieee754_rem_pio2+0x126>
 800ba14:	9b02      	ldr	r3, [sp, #8]
 800ba16:	4ec2      	ldr	r6, [pc, #776]	; (800bd20 <__ieee754_rem_pio2+0x340>)
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	ee10 0a10 	vmov	r0, s0
 800ba1e:	a3b0      	add	r3, pc, #704	; (adr r3, 800bce0 <__ieee754_rem_pio2+0x300>)
 800ba20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba24:	4629      	mov	r1, r5
 800ba26:	dd39      	ble.n	800ba9c <__ieee754_rem_pio2+0xbc>
 800ba28:	f7f4 fbf2 	bl	8000210 <__aeabi_dsub>
 800ba2c:	45b0      	cmp	r8, r6
 800ba2e:	4604      	mov	r4, r0
 800ba30:	460d      	mov	r5, r1
 800ba32:	d01b      	beq.n	800ba6c <__ieee754_rem_pio2+0x8c>
 800ba34:	a3ac      	add	r3, pc, #688	; (adr r3, 800bce8 <__ieee754_rem_pio2+0x308>)
 800ba36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3a:	f7f4 fbe9 	bl	8000210 <__aeabi_dsub>
 800ba3e:	4602      	mov	r2, r0
 800ba40:	460b      	mov	r3, r1
 800ba42:	e9ca 2300 	strd	r2, r3, [sl]
 800ba46:	4620      	mov	r0, r4
 800ba48:	4629      	mov	r1, r5
 800ba4a:	f7f4 fbe1 	bl	8000210 <__aeabi_dsub>
 800ba4e:	a3a6      	add	r3, pc, #664	; (adr r3, 800bce8 <__ieee754_rem_pio2+0x308>)
 800ba50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba54:	f7f4 fbdc 	bl	8000210 <__aeabi_dsub>
 800ba58:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ba5c:	f04f 0b01 	mov.w	fp, #1
 800ba60:	4658      	mov	r0, fp
 800ba62:	b00b      	add	sp, #44	; 0x2c
 800ba64:	ecbd 8b02 	vpop	{d8}
 800ba68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba6c:	a3a0      	add	r3, pc, #640	; (adr r3, 800bcf0 <__ieee754_rem_pio2+0x310>)
 800ba6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba72:	f7f4 fbcd 	bl	8000210 <__aeabi_dsub>
 800ba76:	a3a0      	add	r3, pc, #640	; (adr r3, 800bcf8 <__ieee754_rem_pio2+0x318>)
 800ba78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7c:	4604      	mov	r4, r0
 800ba7e:	460d      	mov	r5, r1
 800ba80:	f7f4 fbc6 	bl	8000210 <__aeabi_dsub>
 800ba84:	4602      	mov	r2, r0
 800ba86:	460b      	mov	r3, r1
 800ba88:	e9ca 2300 	strd	r2, r3, [sl]
 800ba8c:	4620      	mov	r0, r4
 800ba8e:	4629      	mov	r1, r5
 800ba90:	f7f4 fbbe 	bl	8000210 <__aeabi_dsub>
 800ba94:	a398      	add	r3, pc, #608	; (adr r3, 800bcf8 <__ieee754_rem_pio2+0x318>)
 800ba96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9a:	e7db      	b.n	800ba54 <__ieee754_rem_pio2+0x74>
 800ba9c:	f7f4 fbba 	bl	8000214 <__adddf3>
 800baa0:	45b0      	cmp	r8, r6
 800baa2:	4604      	mov	r4, r0
 800baa4:	460d      	mov	r5, r1
 800baa6:	d016      	beq.n	800bad6 <__ieee754_rem_pio2+0xf6>
 800baa8:	a38f      	add	r3, pc, #572	; (adr r3, 800bce8 <__ieee754_rem_pio2+0x308>)
 800baaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baae:	f7f4 fbb1 	bl	8000214 <__adddf3>
 800bab2:	4602      	mov	r2, r0
 800bab4:	460b      	mov	r3, r1
 800bab6:	e9ca 2300 	strd	r2, r3, [sl]
 800baba:	4620      	mov	r0, r4
 800babc:	4629      	mov	r1, r5
 800babe:	f7f4 fba7 	bl	8000210 <__aeabi_dsub>
 800bac2:	a389      	add	r3, pc, #548	; (adr r3, 800bce8 <__ieee754_rem_pio2+0x308>)
 800bac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac8:	f7f4 fba4 	bl	8000214 <__adddf3>
 800bacc:	f04f 3bff 	mov.w	fp, #4294967295
 800bad0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bad4:	e7c4      	b.n	800ba60 <__ieee754_rem_pio2+0x80>
 800bad6:	a386      	add	r3, pc, #536	; (adr r3, 800bcf0 <__ieee754_rem_pio2+0x310>)
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	f7f4 fb9a 	bl	8000214 <__adddf3>
 800bae0:	a385      	add	r3, pc, #532	; (adr r3, 800bcf8 <__ieee754_rem_pio2+0x318>)
 800bae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae6:	4604      	mov	r4, r0
 800bae8:	460d      	mov	r5, r1
 800baea:	f7f4 fb93 	bl	8000214 <__adddf3>
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	e9ca 2300 	strd	r2, r3, [sl]
 800baf6:	4620      	mov	r0, r4
 800baf8:	4629      	mov	r1, r5
 800bafa:	f7f4 fb89 	bl	8000210 <__aeabi_dsub>
 800bafe:	a37e      	add	r3, pc, #504	; (adr r3, 800bcf8 <__ieee754_rem_pio2+0x318>)
 800bb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb04:	e7e0      	b.n	800bac8 <__ieee754_rem_pio2+0xe8>
 800bb06:	4b87      	ldr	r3, [pc, #540]	; (800bd24 <__ieee754_rem_pio2+0x344>)
 800bb08:	4598      	cmp	r8, r3
 800bb0a:	f300 80d9 	bgt.w	800bcc0 <__ieee754_rem_pio2+0x2e0>
 800bb0e:	f000 fe49 	bl	800c7a4 <fabs>
 800bb12:	ec55 4b10 	vmov	r4, r5, d0
 800bb16:	ee10 0a10 	vmov	r0, s0
 800bb1a:	a379      	add	r3, pc, #484	; (adr r3, 800bd00 <__ieee754_rem_pio2+0x320>)
 800bb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb20:	4629      	mov	r1, r5
 800bb22:	f7f4 fd2d 	bl	8000580 <__aeabi_dmul>
 800bb26:	4b80      	ldr	r3, [pc, #512]	; (800bd28 <__ieee754_rem_pio2+0x348>)
 800bb28:	2200      	movs	r2, #0
 800bb2a:	f7f4 fb73 	bl	8000214 <__adddf3>
 800bb2e:	f7f4 ffc1 	bl	8000ab4 <__aeabi_d2iz>
 800bb32:	4683      	mov	fp, r0
 800bb34:	f7f4 fcba 	bl	80004ac <__aeabi_i2d>
 800bb38:	4602      	mov	r2, r0
 800bb3a:	460b      	mov	r3, r1
 800bb3c:	ec43 2b18 	vmov	d8, r2, r3
 800bb40:	a367      	add	r3, pc, #412	; (adr r3, 800bce0 <__ieee754_rem_pio2+0x300>)
 800bb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb46:	f7f4 fd1b 	bl	8000580 <__aeabi_dmul>
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	4620      	mov	r0, r4
 800bb50:	4629      	mov	r1, r5
 800bb52:	f7f4 fb5d 	bl	8000210 <__aeabi_dsub>
 800bb56:	a364      	add	r3, pc, #400	; (adr r3, 800bce8 <__ieee754_rem_pio2+0x308>)
 800bb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	460f      	mov	r7, r1
 800bb60:	ec51 0b18 	vmov	r0, r1, d8
 800bb64:	f7f4 fd0c 	bl	8000580 <__aeabi_dmul>
 800bb68:	f1bb 0f1f 	cmp.w	fp, #31
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	460d      	mov	r5, r1
 800bb70:	dc0d      	bgt.n	800bb8e <__ieee754_rem_pio2+0x1ae>
 800bb72:	4b6e      	ldr	r3, [pc, #440]	; (800bd2c <__ieee754_rem_pio2+0x34c>)
 800bb74:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bb78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb7c:	4543      	cmp	r3, r8
 800bb7e:	d006      	beq.n	800bb8e <__ieee754_rem_pio2+0x1ae>
 800bb80:	4622      	mov	r2, r4
 800bb82:	462b      	mov	r3, r5
 800bb84:	4630      	mov	r0, r6
 800bb86:	4639      	mov	r1, r7
 800bb88:	f7f4 fb42 	bl	8000210 <__aeabi_dsub>
 800bb8c:	e00f      	b.n	800bbae <__ieee754_rem_pio2+0x1ce>
 800bb8e:	462b      	mov	r3, r5
 800bb90:	4622      	mov	r2, r4
 800bb92:	4630      	mov	r0, r6
 800bb94:	4639      	mov	r1, r7
 800bb96:	f7f4 fb3b 	bl	8000210 <__aeabi_dsub>
 800bb9a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bb9e:	9303      	str	r3, [sp, #12]
 800bba0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bba4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800bba8:	f1b8 0f10 	cmp.w	r8, #16
 800bbac:	dc02      	bgt.n	800bbb4 <__ieee754_rem_pio2+0x1d4>
 800bbae:	e9ca 0100 	strd	r0, r1, [sl]
 800bbb2:	e039      	b.n	800bc28 <__ieee754_rem_pio2+0x248>
 800bbb4:	a34e      	add	r3, pc, #312	; (adr r3, 800bcf0 <__ieee754_rem_pio2+0x310>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	ec51 0b18 	vmov	r0, r1, d8
 800bbbe:	f7f4 fcdf 	bl	8000580 <__aeabi_dmul>
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	460d      	mov	r5, r1
 800bbc6:	4602      	mov	r2, r0
 800bbc8:	460b      	mov	r3, r1
 800bbca:	4630      	mov	r0, r6
 800bbcc:	4639      	mov	r1, r7
 800bbce:	f7f4 fb1f 	bl	8000210 <__aeabi_dsub>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4680      	mov	r8, r0
 800bbd8:	4689      	mov	r9, r1
 800bbda:	4630      	mov	r0, r6
 800bbdc:	4639      	mov	r1, r7
 800bbde:	f7f4 fb17 	bl	8000210 <__aeabi_dsub>
 800bbe2:	4622      	mov	r2, r4
 800bbe4:	462b      	mov	r3, r5
 800bbe6:	f7f4 fb13 	bl	8000210 <__aeabi_dsub>
 800bbea:	a343      	add	r3, pc, #268	; (adr r3, 800bcf8 <__ieee754_rem_pio2+0x318>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	460d      	mov	r5, r1
 800bbf4:	ec51 0b18 	vmov	r0, r1, d8
 800bbf8:	f7f4 fcc2 	bl	8000580 <__aeabi_dmul>
 800bbfc:	4622      	mov	r2, r4
 800bbfe:	462b      	mov	r3, r5
 800bc00:	f7f4 fb06 	bl	8000210 <__aeabi_dsub>
 800bc04:	4602      	mov	r2, r0
 800bc06:	460b      	mov	r3, r1
 800bc08:	4604      	mov	r4, r0
 800bc0a:	460d      	mov	r5, r1
 800bc0c:	4640      	mov	r0, r8
 800bc0e:	4649      	mov	r1, r9
 800bc10:	f7f4 fafe 	bl	8000210 <__aeabi_dsub>
 800bc14:	9a03      	ldr	r2, [sp, #12]
 800bc16:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc1a:	1ad3      	subs	r3, r2, r3
 800bc1c:	2b31      	cmp	r3, #49	; 0x31
 800bc1e:	dc24      	bgt.n	800bc6a <__ieee754_rem_pio2+0x28a>
 800bc20:	e9ca 0100 	strd	r0, r1, [sl]
 800bc24:	4646      	mov	r6, r8
 800bc26:	464f      	mov	r7, r9
 800bc28:	e9da 8900 	ldrd	r8, r9, [sl]
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	4642      	mov	r2, r8
 800bc30:	464b      	mov	r3, r9
 800bc32:	4639      	mov	r1, r7
 800bc34:	f7f4 faec 	bl	8000210 <__aeabi_dsub>
 800bc38:	462b      	mov	r3, r5
 800bc3a:	4622      	mov	r2, r4
 800bc3c:	f7f4 fae8 	bl	8000210 <__aeabi_dsub>
 800bc40:	9b02      	ldr	r3, [sp, #8]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bc48:	f6bf af0a 	bge.w	800ba60 <__ieee754_rem_pio2+0x80>
 800bc4c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bc50:	f8ca 3004 	str.w	r3, [sl, #4]
 800bc54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc58:	f8ca 8000 	str.w	r8, [sl]
 800bc5c:	f8ca 0008 	str.w	r0, [sl, #8]
 800bc60:	f8ca 300c 	str.w	r3, [sl, #12]
 800bc64:	f1cb 0b00 	rsb	fp, fp, #0
 800bc68:	e6fa      	b.n	800ba60 <__ieee754_rem_pio2+0x80>
 800bc6a:	a327      	add	r3, pc, #156	; (adr r3, 800bd08 <__ieee754_rem_pio2+0x328>)
 800bc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc70:	ec51 0b18 	vmov	r0, r1, d8
 800bc74:	f7f4 fc84 	bl	8000580 <__aeabi_dmul>
 800bc78:	4604      	mov	r4, r0
 800bc7a:	460d      	mov	r5, r1
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	460b      	mov	r3, r1
 800bc80:	4640      	mov	r0, r8
 800bc82:	4649      	mov	r1, r9
 800bc84:	f7f4 fac4 	bl	8000210 <__aeabi_dsub>
 800bc88:	4602      	mov	r2, r0
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	4606      	mov	r6, r0
 800bc8e:	460f      	mov	r7, r1
 800bc90:	4640      	mov	r0, r8
 800bc92:	4649      	mov	r1, r9
 800bc94:	f7f4 fabc 	bl	8000210 <__aeabi_dsub>
 800bc98:	4622      	mov	r2, r4
 800bc9a:	462b      	mov	r3, r5
 800bc9c:	f7f4 fab8 	bl	8000210 <__aeabi_dsub>
 800bca0:	a31b      	add	r3, pc, #108	; (adr r3, 800bd10 <__ieee754_rem_pio2+0x330>)
 800bca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca6:	4604      	mov	r4, r0
 800bca8:	460d      	mov	r5, r1
 800bcaa:	ec51 0b18 	vmov	r0, r1, d8
 800bcae:	f7f4 fc67 	bl	8000580 <__aeabi_dmul>
 800bcb2:	4622      	mov	r2, r4
 800bcb4:	462b      	mov	r3, r5
 800bcb6:	f7f4 faab 	bl	8000210 <__aeabi_dsub>
 800bcba:	4604      	mov	r4, r0
 800bcbc:	460d      	mov	r5, r1
 800bcbe:	e75f      	b.n	800bb80 <__ieee754_rem_pio2+0x1a0>
 800bcc0:	4b1b      	ldr	r3, [pc, #108]	; (800bd30 <__ieee754_rem_pio2+0x350>)
 800bcc2:	4598      	cmp	r8, r3
 800bcc4:	dd36      	ble.n	800bd34 <__ieee754_rem_pio2+0x354>
 800bcc6:	ee10 2a10 	vmov	r2, s0
 800bcca:	462b      	mov	r3, r5
 800bccc:	4620      	mov	r0, r4
 800bcce:	4629      	mov	r1, r5
 800bcd0:	f7f4 fa9e 	bl	8000210 <__aeabi_dsub>
 800bcd4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bcd8:	e9ca 0100 	strd	r0, r1, [sl]
 800bcdc:	e694      	b.n	800ba08 <__ieee754_rem_pio2+0x28>
 800bcde:	bf00      	nop
 800bce0:	54400000 	.word	0x54400000
 800bce4:	3ff921fb 	.word	0x3ff921fb
 800bce8:	1a626331 	.word	0x1a626331
 800bcec:	3dd0b461 	.word	0x3dd0b461
 800bcf0:	1a600000 	.word	0x1a600000
 800bcf4:	3dd0b461 	.word	0x3dd0b461
 800bcf8:	2e037073 	.word	0x2e037073
 800bcfc:	3ba3198a 	.word	0x3ba3198a
 800bd00:	6dc9c883 	.word	0x6dc9c883
 800bd04:	3fe45f30 	.word	0x3fe45f30
 800bd08:	2e000000 	.word	0x2e000000
 800bd0c:	3ba3198a 	.word	0x3ba3198a
 800bd10:	252049c1 	.word	0x252049c1
 800bd14:	397b839a 	.word	0x397b839a
 800bd18:	3fe921fb 	.word	0x3fe921fb
 800bd1c:	4002d97b 	.word	0x4002d97b
 800bd20:	3ff921fb 	.word	0x3ff921fb
 800bd24:	413921fb 	.word	0x413921fb
 800bd28:	3fe00000 	.word	0x3fe00000
 800bd2c:	0800ca38 	.word	0x0800ca38
 800bd30:	7fefffff 	.word	0x7fefffff
 800bd34:	ea4f 5428 	mov.w	r4, r8, asr #20
 800bd38:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800bd3c:	ee10 0a10 	vmov	r0, s0
 800bd40:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800bd44:	ee10 6a10 	vmov	r6, s0
 800bd48:	460f      	mov	r7, r1
 800bd4a:	f7f4 feb3 	bl	8000ab4 <__aeabi_d2iz>
 800bd4e:	f7f4 fbad 	bl	80004ac <__aeabi_i2d>
 800bd52:	4602      	mov	r2, r0
 800bd54:	460b      	mov	r3, r1
 800bd56:	4630      	mov	r0, r6
 800bd58:	4639      	mov	r1, r7
 800bd5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd5e:	f7f4 fa57 	bl	8000210 <__aeabi_dsub>
 800bd62:	4b23      	ldr	r3, [pc, #140]	; (800bdf0 <__ieee754_rem_pio2+0x410>)
 800bd64:	2200      	movs	r2, #0
 800bd66:	f7f4 fc0b 	bl	8000580 <__aeabi_dmul>
 800bd6a:	460f      	mov	r7, r1
 800bd6c:	4606      	mov	r6, r0
 800bd6e:	f7f4 fea1 	bl	8000ab4 <__aeabi_d2iz>
 800bd72:	f7f4 fb9b 	bl	80004ac <__aeabi_i2d>
 800bd76:	4602      	mov	r2, r0
 800bd78:	460b      	mov	r3, r1
 800bd7a:	4630      	mov	r0, r6
 800bd7c:	4639      	mov	r1, r7
 800bd7e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bd82:	f7f4 fa45 	bl	8000210 <__aeabi_dsub>
 800bd86:	4b1a      	ldr	r3, [pc, #104]	; (800bdf0 <__ieee754_rem_pio2+0x410>)
 800bd88:	2200      	movs	r2, #0
 800bd8a:	f7f4 fbf9 	bl	8000580 <__aeabi_dmul>
 800bd8e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bd92:	ad04      	add	r5, sp, #16
 800bd94:	f04f 0803 	mov.w	r8, #3
 800bd98:	46a9      	mov	r9, r5
 800bd9a:	2600      	movs	r6, #0
 800bd9c:	2700      	movs	r7, #0
 800bd9e:	4632      	mov	r2, r6
 800bda0:	463b      	mov	r3, r7
 800bda2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800bda6:	46c3      	mov	fp, r8
 800bda8:	3d08      	subs	r5, #8
 800bdaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800bdae:	f7f4 fe4f 	bl	8000a50 <__aeabi_dcmpeq>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	d1f3      	bne.n	800bd9e <__ieee754_rem_pio2+0x3be>
 800bdb6:	4b0f      	ldr	r3, [pc, #60]	; (800bdf4 <__ieee754_rem_pio2+0x414>)
 800bdb8:	9301      	str	r3, [sp, #4]
 800bdba:	2302      	movs	r3, #2
 800bdbc:	9300      	str	r3, [sp, #0]
 800bdbe:	4622      	mov	r2, r4
 800bdc0:	465b      	mov	r3, fp
 800bdc2:	4651      	mov	r1, sl
 800bdc4:	4648      	mov	r0, r9
 800bdc6:	f000 f8df 	bl	800bf88 <__kernel_rem_pio2>
 800bdca:	9b02      	ldr	r3, [sp, #8]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	4683      	mov	fp, r0
 800bdd0:	f6bf ae46 	bge.w	800ba60 <__ieee754_rem_pio2+0x80>
 800bdd4:	e9da 2100 	ldrd	r2, r1, [sl]
 800bdd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bddc:	e9ca 2300 	strd	r2, r3, [sl]
 800bde0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800bde4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bde8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800bdec:	e73a      	b.n	800bc64 <__ieee754_rem_pio2+0x284>
 800bdee:	bf00      	nop
 800bdf0:	41700000 	.word	0x41700000
 800bdf4:	0800cab8 	.word	0x0800cab8

0800bdf8 <__kernel_cos>:
 800bdf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdfc:	ec57 6b10 	vmov	r6, r7, d0
 800be00:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800be04:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800be08:	ed8d 1b00 	vstr	d1, [sp]
 800be0c:	da07      	bge.n	800be1e <__kernel_cos+0x26>
 800be0e:	ee10 0a10 	vmov	r0, s0
 800be12:	4639      	mov	r1, r7
 800be14:	f7f4 fe4e 	bl	8000ab4 <__aeabi_d2iz>
 800be18:	2800      	cmp	r0, #0
 800be1a:	f000 8088 	beq.w	800bf2e <__kernel_cos+0x136>
 800be1e:	4632      	mov	r2, r6
 800be20:	463b      	mov	r3, r7
 800be22:	4630      	mov	r0, r6
 800be24:	4639      	mov	r1, r7
 800be26:	f7f4 fbab 	bl	8000580 <__aeabi_dmul>
 800be2a:	4b51      	ldr	r3, [pc, #324]	; (800bf70 <__kernel_cos+0x178>)
 800be2c:	2200      	movs	r2, #0
 800be2e:	4604      	mov	r4, r0
 800be30:	460d      	mov	r5, r1
 800be32:	f7f4 fba5 	bl	8000580 <__aeabi_dmul>
 800be36:	a340      	add	r3, pc, #256	; (adr r3, 800bf38 <__kernel_cos+0x140>)
 800be38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3c:	4682      	mov	sl, r0
 800be3e:	468b      	mov	fp, r1
 800be40:	4620      	mov	r0, r4
 800be42:	4629      	mov	r1, r5
 800be44:	f7f4 fb9c 	bl	8000580 <__aeabi_dmul>
 800be48:	a33d      	add	r3, pc, #244	; (adr r3, 800bf40 <__kernel_cos+0x148>)
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	f7f4 f9e1 	bl	8000214 <__adddf3>
 800be52:	4622      	mov	r2, r4
 800be54:	462b      	mov	r3, r5
 800be56:	f7f4 fb93 	bl	8000580 <__aeabi_dmul>
 800be5a:	a33b      	add	r3, pc, #236	; (adr r3, 800bf48 <__kernel_cos+0x150>)
 800be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be60:	f7f4 f9d6 	bl	8000210 <__aeabi_dsub>
 800be64:	4622      	mov	r2, r4
 800be66:	462b      	mov	r3, r5
 800be68:	f7f4 fb8a 	bl	8000580 <__aeabi_dmul>
 800be6c:	a338      	add	r3, pc, #224	; (adr r3, 800bf50 <__kernel_cos+0x158>)
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	f7f4 f9cf 	bl	8000214 <__adddf3>
 800be76:	4622      	mov	r2, r4
 800be78:	462b      	mov	r3, r5
 800be7a:	f7f4 fb81 	bl	8000580 <__aeabi_dmul>
 800be7e:	a336      	add	r3, pc, #216	; (adr r3, 800bf58 <__kernel_cos+0x160>)
 800be80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be84:	f7f4 f9c4 	bl	8000210 <__aeabi_dsub>
 800be88:	4622      	mov	r2, r4
 800be8a:	462b      	mov	r3, r5
 800be8c:	f7f4 fb78 	bl	8000580 <__aeabi_dmul>
 800be90:	a333      	add	r3, pc, #204	; (adr r3, 800bf60 <__kernel_cos+0x168>)
 800be92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be96:	f7f4 f9bd 	bl	8000214 <__adddf3>
 800be9a:	4622      	mov	r2, r4
 800be9c:	462b      	mov	r3, r5
 800be9e:	f7f4 fb6f 	bl	8000580 <__aeabi_dmul>
 800bea2:	4622      	mov	r2, r4
 800bea4:	462b      	mov	r3, r5
 800bea6:	f7f4 fb6b 	bl	8000580 <__aeabi_dmul>
 800beaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beae:	4604      	mov	r4, r0
 800beb0:	460d      	mov	r5, r1
 800beb2:	4630      	mov	r0, r6
 800beb4:	4639      	mov	r1, r7
 800beb6:	f7f4 fb63 	bl	8000580 <__aeabi_dmul>
 800beba:	460b      	mov	r3, r1
 800bebc:	4602      	mov	r2, r0
 800bebe:	4629      	mov	r1, r5
 800bec0:	4620      	mov	r0, r4
 800bec2:	f7f4 f9a5 	bl	8000210 <__aeabi_dsub>
 800bec6:	4b2b      	ldr	r3, [pc, #172]	; (800bf74 <__kernel_cos+0x17c>)
 800bec8:	4598      	cmp	r8, r3
 800beca:	4606      	mov	r6, r0
 800becc:	460f      	mov	r7, r1
 800bece:	dc10      	bgt.n	800bef2 <__kernel_cos+0xfa>
 800bed0:	4602      	mov	r2, r0
 800bed2:	460b      	mov	r3, r1
 800bed4:	4650      	mov	r0, sl
 800bed6:	4659      	mov	r1, fp
 800bed8:	f7f4 f99a 	bl	8000210 <__aeabi_dsub>
 800bedc:	460b      	mov	r3, r1
 800bede:	4926      	ldr	r1, [pc, #152]	; (800bf78 <__kernel_cos+0x180>)
 800bee0:	4602      	mov	r2, r0
 800bee2:	2000      	movs	r0, #0
 800bee4:	f7f4 f994 	bl	8000210 <__aeabi_dsub>
 800bee8:	ec41 0b10 	vmov	d0, r0, r1
 800beec:	b003      	add	sp, #12
 800beee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef2:	4b22      	ldr	r3, [pc, #136]	; (800bf7c <__kernel_cos+0x184>)
 800bef4:	4920      	ldr	r1, [pc, #128]	; (800bf78 <__kernel_cos+0x180>)
 800bef6:	4598      	cmp	r8, r3
 800bef8:	bfcc      	ite	gt
 800befa:	4d21      	ldrgt	r5, [pc, #132]	; (800bf80 <__kernel_cos+0x188>)
 800befc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800bf00:	2400      	movs	r4, #0
 800bf02:	4622      	mov	r2, r4
 800bf04:	462b      	mov	r3, r5
 800bf06:	2000      	movs	r0, #0
 800bf08:	f7f4 f982 	bl	8000210 <__aeabi_dsub>
 800bf0c:	4622      	mov	r2, r4
 800bf0e:	4680      	mov	r8, r0
 800bf10:	4689      	mov	r9, r1
 800bf12:	462b      	mov	r3, r5
 800bf14:	4650      	mov	r0, sl
 800bf16:	4659      	mov	r1, fp
 800bf18:	f7f4 f97a 	bl	8000210 <__aeabi_dsub>
 800bf1c:	4632      	mov	r2, r6
 800bf1e:	463b      	mov	r3, r7
 800bf20:	f7f4 f976 	bl	8000210 <__aeabi_dsub>
 800bf24:	4602      	mov	r2, r0
 800bf26:	460b      	mov	r3, r1
 800bf28:	4640      	mov	r0, r8
 800bf2a:	4649      	mov	r1, r9
 800bf2c:	e7da      	b.n	800bee4 <__kernel_cos+0xec>
 800bf2e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800bf68 <__kernel_cos+0x170>
 800bf32:	e7db      	b.n	800beec <__kernel_cos+0xf4>
 800bf34:	f3af 8000 	nop.w
 800bf38:	be8838d4 	.word	0xbe8838d4
 800bf3c:	bda8fae9 	.word	0xbda8fae9
 800bf40:	bdb4b1c4 	.word	0xbdb4b1c4
 800bf44:	3e21ee9e 	.word	0x3e21ee9e
 800bf48:	809c52ad 	.word	0x809c52ad
 800bf4c:	3e927e4f 	.word	0x3e927e4f
 800bf50:	19cb1590 	.word	0x19cb1590
 800bf54:	3efa01a0 	.word	0x3efa01a0
 800bf58:	16c15177 	.word	0x16c15177
 800bf5c:	3f56c16c 	.word	0x3f56c16c
 800bf60:	5555554c 	.word	0x5555554c
 800bf64:	3fa55555 	.word	0x3fa55555
 800bf68:	00000000 	.word	0x00000000
 800bf6c:	3ff00000 	.word	0x3ff00000
 800bf70:	3fe00000 	.word	0x3fe00000
 800bf74:	3fd33332 	.word	0x3fd33332
 800bf78:	3ff00000 	.word	0x3ff00000
 800bf7c:	3fe90000 	.word	0x3fe90000
 800bf80:	3fd20000 	.word	0x3fd20000
 800bf84:	00000000 	.word	0x00000000

0800bf88 <__kernel_rem_pio2>:
 800bf88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf8c:	ed2d 8b02 	vpush	{d8}
 800bf90:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800bf94:	f112 0f14 	cmn.w	r2, #20
 800bf98:	9308      	str	r3, [sp, #32]
 800bf9a:	9101      	str	r1, [sp, #4]
 800bf9c:	4bc4      	ldr	r3, [pc, #784]	; (800c2b0 <__kernel_rem_pio2+0x328>)
 800bf9e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800bfa0:	900b      	str	r0, [sp, #44]	; 0x2c
 800bfa2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bfa6:	9302      	str	r3, [sp, #8]
 800bfa8:	9b08      	ldr	r3, [sp, #32]
 800bfaa:	f103 33ff 	add.w	r3, r3, #4294967295
 800bfae:	bfa8      	it	ge
 800bfb0:	1ed4      	subge	r4, r2, #3
 800bfb2:	9306      	str	r3, [sp, #24]
 800bfb4:	bfb2      	itee	lt
 800bfb6:	2400      	movlt	r4, #0
 800bfb8:	2318      	movge	r3, #24
 800bfba:	fb94 f4f3 	sdivge	r4, r4, r3
 800bfbe:	f06f 0317 	mvn.w	r3, #23
 800bfc2:	fb04 3303 	mla	r3, r4, r3, r3
 800bfc6:	eb03 0a02 	add.w	sl, r3, r2
 800bfca:	9b02      	ldr	r3, [sp, #8]
 800bfcc:	9a06      	ldr	r2, [sp, #24]
 800bfce:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800c2a0 <__kernel_rem_pio2+0x318>
 800bfd2:	eb03 0802 	add.w	r8, r3, r2
 800bfd6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bfd8:	1aa7      	subs	r7, r4, r2
 800bfda:	ae22      	add	r6, sp, #136	; 0x88
 800bfdc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bfe0:	2500      	movs	r5, #0
 800bfe2:	4545      	cmp	r5, r8
 800bfe4:	dd13      	ble.n	800c00e <__kernel_rem_pio2+0x86>
 800bfe6:	9b08      	ldr	r3, [sp, #32]
 800bfe8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800c2a0 <__kernel_rem_pio2+0x318>
 800bfec:	aa22      	add	r2, sp, #136	; 0x88
 800bfee:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bff2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800bff6:	f04f 0800 	mov.w	r8, #0
 800bffa:	9b02      	ldr	r3, [sp, #8]
 800bffc:	4598      	cmp	r8, r3
 800bffe:	dc2f      	bgt.n	800c060 <__kernel_rem_pio2+0xd8>
 800c000:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c004:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800c008:	462f      	mov	r7, r5
 800c00a:	2600      	movs	r6, #0
 800c00c:	e01b      	b.n	800c046 <__kernel_rem_pio2+0xbe>
 800c00e:	42ef      	cmn	r7, r5
 800c010:	d407      	bmi.n	800c022 <__kernel_rem_pio2+0x9a>
 800c012:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c016:	f7f4 fa49 	bl	80004ac <__aeabi_i2d>
 800c01a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c01e:	3501      	adds	r5, #1
 800c020:	e7df      	b.n	800bfe2 <__kernel_rem_pio2+0x5a>
 800c022:	ec51 0b18 	vmov	r0, r1, d8
 800c026:	e7f8      	b.n	800c01a <__kernel_rem_pio2+0x92>
 800c028:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c02c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c030:	f7f4 faa6 	bl	8000580 <__aeabi_dmul>
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c03c:	f7f4 f8ea 	bl	8000214 <__adddf3>
 800c040:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c044:	3601      	adds	r6, #1
 800c046:	9b06      	ldr	r3, [sp, #24]
 800c048:	429e      	cmp	r6, r3
 800c04a:	f1a7 0708 	sub.w	r7, r7, #8
 800c04e:	ddeb      	ble.n	800c028 <__kernel_rem_pio2+0xa0>
 800c050:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c054:	f108 0801 	add.w	r8, r8, #1
 800c058:	ecab 7b02 	vstmia	fp!, {d7}
 800c05c:	3508      	adds	r5, #8
 800c05e:	e7cc      	b.n	800bffa <__kernel_rem_pio2+0x72>
 800c060:	9b02      	ldr	r3, [sp, #8]
 800c062:	aa0e      	add	r2, sp, #56	; 0x38
 800c064:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c068:	930d      	str	r3, [sp, #52]	; 0x34
 800c06a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c06c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c070:	9c02      	ldr	r4, [sp, #8]
 800c072:	930c      	str	r3, [sp, #48]	; 0x30
 800c074:	00e3      	lsls	r3, r4, #3
 800c076:	930a      	str	r3, [sp, #40]	; 0x28
 800c078:	ab9a      	add	r3, sp, #616	; 0x268
 800c07a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c07e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c082:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800c086:	ab72      	add	r3, sp, #456	; 0x1c8
 800c088:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c08c:	46c3      	mov	fp, r8
 800c08e:	46a1      	mov	r9, r4
 800c090:	f1b9 0f00 	cmp.w	r9, #0
 800c094:	f1a5 0508 	sub.w	r5, r5, #8
 800c098:	dc77      	bgt.n	800c18a <__kernel_rem_pio2+0x202>
 800c09a:	ec47 6b10 	vmov	d0, r6, r7
 800c09e:	4650      	mov	r0, sl
 800c0a0:	f000 fc0a 	bl	800c8b8 <scalbn>
 800c0a4:	ec57 6b10 	vmov	r6, r7, d0
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c0ae:	ee10 0a10 	vmov	r0, s0
 800c0b2:	4639      	mov	r1, r7
 800c0b4:	f7f4 fa64 	bl	8000580 <__aeabi_dmul>
 800c0b8:	ec41 0b10 	vmov	d0, r0, r1
 800c0bc:	f000 fb7c 	bl	800c7b8 <floor>
 800c0c0:	4b7c      	ldr	r3, [pc, #496]	; (800c2b4 <__kernel_rem_pio2+0x32c>)
 800c0c2:	ec51 0b10 	vmov	r0, r1, d0
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	f7f4 fa5a 	bl	8000580 <__aeabi_dmul>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	4630      	mov	r0, r6
 800c0d2:	4639      	mov	r1, r7
 800c0d4:	f7f4 f89c 	bl	8000210 <__aeabi_dsub>
 800c0d8:	460f      	mov	r7, r1
 800c0da:	4606      	mov	r6, r0
 800c0dc:	f7f4 fcea 	bl	8000ab4 <__aeabi_d2iz>
 800c0e0:	9004      	str	r0, [sp, #16]
 800c0e2:	f7f4 f9e3 	bl	80004ac <__aeabi_i2d>
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	4639      	mov	r1, r7
 800c0ee:	f7f4 f88f 	bl	8000210 <__aeabi_dsub>
 800c0f2:	f1ba 0f00 	cmp.w	sl, #0
 800c0f6:	4606      	mov	r6, r0
 800c0f8:	460f      	mov	r7, r1
 800c0fa:	dd6d      	ble.n	800c1d8 <__kernel_rem_pio2+0x250>
 800c0fc:	1e62      	subs	r2, r4, #1
 800c0fe:	ab0e      	add	r3, sp, #56	; 0x38
 800c100:	9d04      	ldr	r5, [sp, #16]
 800c102:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c106:	f1ca 0118 	rsb	r1, sl, #24
 800c10a:	fa40 f301 	asr.w	r3, r0, r1
 800c10e:	441d      	add	r5, r3
 800c110:	408b      	lsls	r3, r1
 800c112:	1ac0      	subs	r0, r0, r3
 800c114:	ab0e      	add	r3, sp, #56	; 0x38
 800c116:	9504      	str	r5, [sp, #16]
 800c118:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c11c:	f1ca 0317 	rsb	r3, sl, #23
 800c120:	fa40 fb03 	asr.w	fp, r0, r3
 800c124:	f1bb 0f00 	cmp.w	fp, #0
 800c128:	dd65      	ble.n	800c1f6 <__kernel_rem_pio2+0x26e>
 800c12a:	9b04      	ldr	r3, [sp, #16]
 800c12c:	2200      	movs	r2, #0
 800c12e:	3301      	adds	r3, #1
 800c130:	9304      	str	r3, [sp, #16]
 800c132:	4615      	mov	r5, r2
 800c134:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c138:	4294      	cmp	r4, r2
 800c13a:	f300 809c 	bgt.w	800c276 <__kernel_rem_pio2+0x2ee>
 800c13e:	f1ba 0f00 	cmp.w	sl, #0
 800c142:	dd07      	ble.n	800c154 <__kernel_rem_pio2+0x1cc>
 800c144:	f1ba 0f01 	cmp.w	sl, #1
 800c148:	f000 80c0 	beq.w	800c2cc <__kernel_rem_pio2+0x344>
 800c14c:	f1ba 0f02 	cmp.w	sl, #2
 800c150:	f000 80c6 	beq.w	800c2e0 <__kernel_rem_pio2+0x358>
 800c154:	f1bb 0f02 	cmp.w	fp, #2
 800c158:	d14d      	bne.n	800c1f6 <__kernel_rem_pio2+0x26e>
 800c15a:	4632      	mov	r2, r6
 800c15c:	463b      	mov	r3, r7
 800c15e:	4956      	ldr	r1, [pc, #344]	; (800c2b8 <__kernel_rem_pio2+0x330>)
 800c160:	2000      	movs	r0, #0
 800c162:	f7f4 f855 	bl	8000210 <__aeabi_dsub>
 800c166:	4606      	mov	r6, r0
 800c168:	460f      	mov	r7, r1
 800c16a:	2d00      	cmp	r5, #0
 800c16c:	d043      	beq.n	800c1f6 <__kernel_rem_pio2+0x26e>
 800c16e:	4650      	mov	r0, sl
 800c170:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800c2a8 <__kernel_rem_pio2+0x320>
 800c174:	f000 fba0 	bl	800c8b8 <scalbn>
 800c178:	4630      	mov	r0, r6
 800c17a:	4639      	mov	r1, r7
 800c17c:	ec53 2b10 	vmov	r2, r3, d0
 800c180:	f7f4 f846 	bl	8000210 <__aeabi_dsub>
 800c184:	4606      	mov	r6, r0
 800c186:	460f      	mov	r7, r1
 800c188:	e035      	b.n	800c1f6 <__kernel_rem_pio2+0x26e>
 800c18a:	4b4c      	ldr	r3, [pc, #304]	; (800c2bc <__kernel_rem_pio2+0x334>)
 800c18c:	2200      	movs	r2, #0
 800c18e:	4630      	mov	r0, r6
 800c190:	4639      	mov	r1, r7
 800c192:	f7f4 f9f5 	bl	8000580 <__aeabi_dmul>
 800c196:	f7f4 fc8d 	bl	8000ab4 <__aeabi_d2iz>
 800c19a:	f7f4 f987 	bl	80004ac <__aeabi_i2d>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	ec43 2b18 	vmov	d8, r2, r3
 800c1a6:	4b46      	ldr	r3, [pc, #280]	; (800c2c0 <__kernel_rem_pio2+0x338>)
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	f7f4 f9e9 	bl	8000580 <__aeabi_dmul>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	4639      	mov	r1, r7
 800c1b6:	f7f4 f82b 	bl	8000210 <__aeabi_dsub>
 800c1ba:	f7f4 fc7b 	bl	8000ab4 <__aeabi_d2iz>
 800c1be:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c1c2:	f84b 0b04 	str.w	r0, [fp], #4
 800c1c6:	ec51 0b18 	vmov	r0, r1, d8
 800c1ca:	f7f4 f823 	bl	8000214 <__adddf3>
 800c1ce:	f109 39ff 	add.w	r9, r9, #4294967295
 800c1d2:	4606      	mov	r6, r0
 800c1d4:	460f      	mov	r7, r1
 800c1d6:	e75b      	b.n	800c090 <__kernel_rem_pio2+0x108>
 800c1d8:	d106      	bne.n	800c1e8 <__kernel_rem_pio2+0x260>
 800c1da:	1e63      	subs	r3, r4, #1
 800c1dc:	aa0e      	add	r2, sp, #56	; 0x38
 800c1de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c1e2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800c1e6:	e79d      	b.n	800c124 <__kernel_rem_pio2+0x19c>
 800c1e8:	4b36      	ldr	r3, [pc, #216]	; (800c2c4 <__kernel_rem_pio2+0x33c>)
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	f7f4 fc4e 	bl	8000a8c <__aeabi_dcmpge>
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d13d      	bne.n	800c270 <__kernel_rem_pio2+0x2e8>
 800c1f4:	4683      	mov	fp, r0
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	4630      	mov	r0, r6
 800c1fc:	4639      	mov	r1, r7
 800c1fe:	f7f4 fc27 	bl	8000a50 <__aeabi_dcmpeq>
 800c202:	2800      	cmp	r0, #0
 800c204:	f000 80c0 	beq.w	800c388 <__kernel_rem_pio2+0x400>
 800c208:	1e65      	subs	r5, r4, #1
 800c20a:	462b      	mov	r3, r5
 800c20c:	2200      	movs	r2, #0
 800c20e:	9902      	ldr	r1, [sp, #8]
 800c210:	428b      	cmp	r3, r1
 800c212:	da6c      	bge.n	800c2ee <__kernel_rem_pio2+0x366>
 800c214:	2a00      	cmp	r2, #0
 800c216:	f000 8089 	beq.w	800c32c <__kernel_rem_pio2+0x3a4>
 800c21a:	ab0e      	add	r3, sp, #56	; 0x38
 800c21c:	f1aa 0a18 	sub.w	sl, sl, #24
 800c220:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c224:	2b00      	cmp	r3, #0
 800c226:	f000 80ad 	beq.w	800c384 <__kernel_rem_pio2+0x3fc>
 800c22a:	4650      	mov	r0, sl
 800c22c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800c2a8 <__kernel_rem_pio2+0x320>
 800c230:	f000 fb42 	bl	800c8b8 <scalbn>
 800c234:	ab9a      	add	r3, sp, #616	; 0x268
 800c236:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c23a:	ec57 6b10 	vmov	r6, r7, d0
 800c23e:	00ec      	lsls	r4, r5, #3
 800c240:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800c244:	46aa      	mov	sl, r5
 800c246:	f1ba 0f00 	cmp.w	sl, #0
 800c24a:	f280 80d6 	bge.w	800c3fa <__kernel_rem_pio2+0x472>
 800c24e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800c2a0 <__kernel_rem_pio2+0x318>
 800c252:	462e      	mov	r6, r5
 800c254:	2e00      	cmp	r6, #0
 800c256:	f2c0 8104 	blt.w	800c462 <__kernel_rem_pio2+0x4da>
 800c25a:	ab72      	add	r3, sp, #456	; 0x1c8
 800c25c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c260:	f8df a064 	ldr.w	sl, [pc, #100]	; 800c2c8 <__kernel_rem_pio2+0x340>
 800c264:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c268:	f04f 0800 	mov.w	r8, #0
 800c26c:	1baf      	subs	r7, r5, r6
 800c26e:	e0ea      	b.n	800c446 <__kernel_rem_pio2+0x4be>
 800c270:	f04f 0b02 	mov.w	fp, #2
 800c274:	e759      	b.n	800c12a <__kernel_rem_pio2+0x1a2>
 800c276:	f8d8 3000 	ldr.w	r3, [r8]
 800c27a:	b955      	cbnz	r5, 800c292 <__kernel_rem_pio2+0x30a>
 800c27c:	b123      	cbz	r3, 800c288 <__kernel_rem_pio2+0x300>
 800c27e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c282:	f8c8 3000 	str.w	r3, [r8]
 800c286:	2301      	movs	r3, #1
 800c288:	3201      	adds	r2, #1
 800c28a:	f108 0804 	add.w	r8, r8, #4
 800c28e:	461d      	mov	r5, r3
 800c290:	e752      	b.n	800c138 <__kernel_rem_pio2+0x1b0>
 800c292:	1acb      	subs	r3, r1, r3
 800c294:	f8c8 3000 	str.w	r3, [r8]
 800c298:	462b      	mov	r3, r5
 800c29a:	e7f5      	b.n	800c288 <__kernel_rem_pio2+0x300>
 800c29c:	f3af 8000 	nop.w
	...
 800c2ac:	3ff00000 	.word	0x3ff00000
 800c2b0:	0800cc00 	.word	0x0800cc00
 800c2b4:	40200000 	.word	0x40200000
 800c2b8:	3ff00000 	.word	0x3ff00000
 800c2bc:	3e700000 	.word	0x3e700000
 800c2c0:	41700000 	.word	0x41700000
 800c2c4:	3fe00000 	.word	0x3fe00000
 800c2c8:	0800cbc0 	.word	0x0800cbc0
 800c2cc:	1e62      	subs	r2, r4, #1
 800c2ce:	ab0e      	add	r3, sp, #56	; 0x38
 800c2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c2d8:	a90e      	add	r1, sp, #56	; 0x38
 800c2da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c2de:	e739      	b.n	800c154 <__kernel_rem_pio2+0x1cc>
 800c2e0:	1e62      	subs	r2, r4, #1
 800c2e2:	ab0e      	add	r3, sp, #56	; 0x38
 800c2e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c2ec:	e7f4      	b.n	800c2d8 <__kernel_rem_pio2+0x350>
 800c2ee:	a90e      	add	r1, sp, #56	; 0x38
 800c2f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c2f4:	3b01      	subs	r3, #1
 800c2f6:	430a      	orrs	r2, r1
 800c2f8:	e789      	b.n	800c20e <__kernel_rem_pio2+0x286>
 800c2fa:	3301      	adds	r3, #1
 800c2fc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c300:	2900      	cmp	r1, #0
 800c302:	d0fa      	beq.n	800c2fa <__kernel_rem_pio2+0x372>
 800c304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c306:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800c30a:	446a      	add	r2, sp
 800c30c:	3a98      	subs	r2, #152	; 0x98
 800c30e:	920a      	str	r2, [sp, #40]	; 0x28
 800c310:	9a08      	ldr	r2, [sp, #32]
 800c312:	18e3      	adds	r3, r4, r3
 800c314:	18a5      	adds	r5, r4, r2
 800c316:	aa22      	add	r2, sp, #136	; 0x88
 800c318:	f104 0801 	add.w	r8, r4, #1
 800c31c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800c320:	9304      	str	r3, [sp, #16]
 800c322:	9b04      	ldr	r3, [sp, #16]
 800c324:	4543      	cmp	r3, r8
 800c326:	da04      	bge.n	800c332 <__kernel_rem_pio2+0x3aa>
 800c328:	461c      	mov	r4, r3
 800c32a:	e6a3      	b.n	800c074 <__kernel_rem_pio2+0xec>
 800c32c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c32e:	2301      	movs	r3, #1
 800c330:	e7e4      	b.n	800c2fc <__kernel_rem_pio2+0x374>
 800c332:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c334:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c338:	f7f4 f8b8 	bl	80004ac <__aeabi_i2d>
 800c33c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c342:	46ab      	mov	fp, r5
 800c344:	461c      	mov	r4, r3
 800c346:	f04f 0900 	mov.w	r9, #0
 800c34a:	2600      	movs	r6, #0
 800c34c:	2700      	movs	r7, #0
 800c34e:	9b06      	ldr	r3, [sp, #24]
 800c350:	4599      	cmp	r9, r3
 800c352:	dd06      	ble.n	800c362 <__kernel_rem_pio2+0x3da>
 800c354:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c356:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c35a:	f108 0801 	add.w	r8, r8, #1
 800c35e:	930a      	str	r3, [sp, #40]	; 0x28
 800c360:	e7df      	b.n	800c322 <__kernel_rem_pio2+0x39a>
 800c362:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c366:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c36a:	f7f4 f909 	bl	8000580 <__aeabi_dmul>
 800c36e:	4602      	mov	r2, r0
 800c370:	460b      	mov	r3, r1
 800c372:	4630      	mov	r0, r6
 800c374:	4639      	mov	r1, r7
 800c376:	f7f3 ff4d 	bl	8000214 <__adddf3>
 800c37a:	f109 0901 	add.w	r9, r9, #1
 800c37e:	4606      	mov	r6, r0
 800c380:	460f      	mov	r7, r1
 800c382:	e7e4      	b.n	800c34e <__kernel_rem_pio2+0x3c6>
 800c384:	3d01      	subs	r5, #1
 800c386:	e748      	b.n	800c21a <__kernel_rem_pio2+0x292>
 800c388:	ec47 6b10 	vmov	d0, r6, r7
 800c38c:	f1ca 0000 	rsb	r0, sl, #0
 800c390:	f000 fa92 	bl	800c8b8 <scalbn>
 800c394:	ec57 6b10 	vmov	r6, r7, d0
 800c398:	4ba0      	ldr	r3, [pc, #640]	; (800c61c <__kernel_rem_pio2+0x694>)
 800c39a:	ee10 0a10 	vmov	r0, s0
 800c39e:	2200      	movs	r2, #0
 800c3a0:	4639      	mov	r1, r7
 800c3a2:	f7f4 fb73 	bl	8000a8c <__aeabi_dcmpge>
 800c3a6:	b1f8      	cbz	r0, 800c3e8 <__kernel_rem_pio2+0x460>
 800c3a8:	4b9d      	ldr	r3, [pc, #628]	; (800c620 <__kernel_rem_pio2+0x698>)
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	4630      	mov	r0, r6
 800c3ae:	4639      	mov	r1, r7
 800c3b0:	f7f4 f8e6 	bl	8000580 <__aeabi_dmul>
 800c3b4:	f7f4 fb7e 	bl	8000ab4 <__aeabi_d2iz>
 800c3b8:	4680      	mov	r8, r0
 800c3ba:	f7f4 f877 	bl	80004ac <__aeabi_i2d>
 800c3be:	4b97      	ldr	r3, [pc, #604]	; (800c61c <__kernel_rem_pio2+0x694>)
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f7f4 f8dd 	bl	8000580 <__aeabi_dmul>
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	4639      	mov	r1, r7
 800c3cc:	4630      	mov	r0, r6
 800c3ce:	f7f3 ff1f 	bl	8000210 <__aeabi_dsub>
 800c3d2:	f7f4 fb6f 	bl	8000ab4 <__aeabi_d2iz>
 800c3d6:	1c65      	adds	r5, r4, #1
 800c3d8:	ab0e      	add	r3, sp, #56	; 0x38
 800c3da:	f10a 0a18 	add.w	sl, sl, #24
 800c3de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c3e2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c3e6:	e720      	b.n	800c22a <__kernel_rem_pio2+0x2a2>
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	4639      	mov	r1, r7
 800c3ec:	f7f4 fb62 	bl	8000ab4 <__aeabi_d2iz>
 800c3f0:	ab0e      	add	r3, sp, #56	; 0x38
 800c3f2:	4625      	mov	r5, r4
 800c3f4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c3f8:	e717      	b.n	800c22a <__kernel_rem_pio2+0x2a2>
 800c3fa:	ab0e      	add	r3, sp, #56	; 0x38
 800c3fc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c400:	f7f4 f854 	bl	80004ac <__aeabi_i2d>
 800c404:	4632      	mov	r2, r6
 800c406:	463b      	mov	r3, r7
 800c408:	f7f4 f8ba 	bl	8000580 <__aeabi_dmul>
 800c40c:	4b84      	ldr	r3, [pc, #528]	; (800c620 <__kernel_rem_pio2+0x698>)
 800c40e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800c412:	2200      	movs	r2, #0
 800c414:	4630      	mov	r0, r6
 800c416:	4639      	mov	r1, r7
 800c418:	f7f4 f8b2 	bl	8000580 <__aeabi_dmul>
 800c41c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c420:	4606      	mov	r6, r0
 800c422:	460f      	mov	r7, r1
 800c424:	e70f      	b.n	800c246 <__kernel_rem_pio2+0x2be>
 800c426:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c42a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800c42e:	f7f4 f8a7 	bl	8000580 <__aeabi_dmul>
 800c432:	4602      	mov	r2, r0
 800c434:	460b      	mov	r3, r1
 800c436:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c43a:	f7f3 feeb 	bl	8000214 <__adddf3>
 800c43e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c442:	f108 0801 	add.w	r8, r8, #1
 800c446:	9b02      	ldr	r3, [sp, #8]
 800c448:	4598      	cmp	r8, r3
 800c44a:	dc01      	bgt.n	800c450 <__kernel_rem_pio2+0x4c8>
 800c44c:	45b8      	cmp	r8, r7
 800c44e:	ddea      	ble.n	800c426 <__kernel_rem_pio2+0x49e>
 800c450:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c454:	ab4a      	add	r3, sp, #296	; 0x128
 800c456:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c45a:	ed87 7b00 	vstr	d7, [r7]
 800c45e:	3e01      	subs	r6, #1
 800c460:	e6f8      	b.n	800c254 <__kernel_rem_pio2+0x2cc>
 800c462:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c464:	2b02      	cmp	r3, #2
 800c466:	dc0b      	bgt.n	800c480 <__kernel_rem_pio2+0x4f8>
 800c468:	2b00      	cmp	r3, #0
 800c46a:	dc35      	bgt.n	800c4d8 <__kernel_rem_pio2+0x550>
 800c46c:	d059      	beq.n	800c522 <__kernel_rem_pio2+0x59a>
 800c46e:	9b04      	ldr	r3, [sp, #16]
 800c470:	f003 0007 	and.w	r0, r3, #7
 800c474:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800c478:	ecbd 8b02 	vpop	{d8}
 800c47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c480:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c482:	2b03      	cmp	r3, #3
 800c484:	d1f3      	bne.n	800c46e <__kernel_rem_pio2+0x4e6>
 800c486:	ab4a      	add	r3, sp, #296	; 0x128
 800c488:	4423      	add	r3, r4
 800c48a:	9306      	str	r3, [sp, #24]
 800c48c:	461c      	mov	r4, r3
 800c48e:	469a      	mov	sl, r3
 800c490:	9502      	str	r5, [sp, #8]
 800c492:	9b02      	ldr	r3, [sp, #8]
 800c494:	2b00      	cmp	r3, #0
 800c496:	f1aa 0a08 	sub.w	sl, sl, #8
 800c49a:	dc6b      	bgt.n	800c574 <__kernel_rem_pio2+0x5ec>
 800c49c:	46aa      	mov	sl, r5
 800c49e:	f1ba 0f01 	cmp.w	sl, #1
 800c4a2:	f1a4 0408 	sub.w	r4, r4, #8
 800c4a6:	f300 8085 	bgt.w	800c5b4 <__kernel_rem_pio2+0x62c>
 800c4aa:	9c06      	ldr	r4, [sp, #24]
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	3408      	adds	r4, #8
 800c4b0:	2100      	movs	r1, #0
 800c4b2:	2d01      	cmp	r5, #1
 800c4b4:	f300 809d 	bgt.w	800c5f2 <__kernel_rem_pio2+0x66a>
 800c4b8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c4bc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800c4c0:	f1bb 0f00 	cmp.w	fp, #0
 800c4c4:	f040 809b 	bne.w	800c5fe <__kernel_rem_pio2+0x676>
 800c4c8:	9b01      	ldr	r3, [sp, #4]
 800c4ca:	e9c3 5600 	strd	r5, r6, [r3]
 800c4ce:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c4d2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c4d6:	e7ca      	b.n	800c46e <__kernel_rem_pio2+0x4e6>
 800c4d8:	3408      	adds	r4, #8
 800c4da:	ab4a      	add	r3, sp, #296	; 0x128
 800c4dc:	441c      	add	r4, r3
 800c4de:	462e      	mov	r6, r5
 800c4e0:	2000      	movs	r0, #0
 800c4e2:	2100      	movs	r1, #0
 800c4e4:	2e00      	cmp	r6, #0
 800c4e6:	da36      	bge.n	800c556 <__kernel_rem_pio2+0x5ce>
 800c4e8:	f1bb 0f00 	cmp.w	fp, #0
 800c4ec:	d039      	beq.n	800c562 <__kernel_rem_pio2+0x5da>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c4f4:	9c01      	ldr	r4, [sp, #4]
 800c4f6:	e9c4 2300 	strd	r2, r3, [r4]
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c502:	f7f3 fe85 	bl	8000210 <__aeabi_dsub>
 800c506:	ae4c      	add	r6, sp, #304	; 0x130
 800c508:	2401      	movs	r4, #1
 800c50a:	42a5      	cmp	r5, r4
 800c50c:	da2c      	bge.n	800c568 <__kernel_rem_pio2+0x5e0>
 800c50e:	f1bb 0f00 	cmp.w	fp, #0
 800c512:	d002      	beq.n	800c51a <__kernel_rem_pio2+0x592>
 800c514:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c518:	4619      	mov	r1, r3
 800c51a:	9b01      	ldr	r3, [sp, #4]
 800c51c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c520:	e7a5      	b.n	800c46e <__kernel_rem_pio2+0x4e6>
 800c522:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c526:	eb0d 0403 	add.w	r4, sp, r3
 800c52a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c52e:	2000      	movs	r0, #0
 800c530:	2100      	movs	r1, #0
 800c532:	2d00      	cmp	r5, #0
 800c534:	da09      	bge.n	800c54a <__kernel_rem_pio2+0x5c2>
 800c536:	f1bb 0f00 	cmp.w	fp, #0
 800c53a:	d002      	beq.n	800c542 <__kernel_rem_pio2+0x5ba>
 800c53c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c540:	4619      	mov	r1, r3
 800c542:	9b01      	ldr	r3, [sp, #4]
 800c544:	e9c3 0100 	strd	r0, r1, [r3]
 800c548:	e791      	b.n	800c46e <__kernel_rem_pio2+0x4e6>
 800c54a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c54e:	f7f3 fe61 	bl	8000214 <__adddf3>
 800c552:	3d01      	subs	r5, #1
 800c554:	e7ed      	b.n	800c532 <__kernel_rem_pio2+0x5aa>
 800c556:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c55a:	f7f3 fe5b 	bl	8000214 <__adddf3>
 800c55e:	3e01      	subs	r6, #1
 800c560:	e7c0      	b.n	800c4e4 <__kernel_rem_pio2+0x55c>
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	e7c5      	b.n	800c4f4 <__kernel_rem_pio2+0x56c>
 800c568:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c56c:	f7f3 fe52 	bl	8000214 <__adddf3>
 800c570:	3401      	adds	r4, #1
 800c572:	e7ca      	b.n	800c50a <__kernel_rem_pio2+0x582>
 800c574:	e9da 8900 	ldrd	r8, r9, [sl]
 800c578:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c57c:	9b02      	ldr	r3, [sp, #8]
 800c57e:	3b01      	subs	r3, #1
 800c580:	9302      	str	r3, [sp, #8]
 800c582:	4632      	mov	r2, r6
 800c584:	463b      	mov	r3, r7
 800c586:	4640      	mov	r0, r8
 800c588:	4649      	mov	r1, r9
 800c58a:	f7f3 fe43 	bl	8000214 <__adddf3>
 800c58e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	4640      	mov	r0, r8
 800c598:	4649      	mov	r1, r9
 800c59a:	f7f3 fe39 	bl	8000210 <__aeabi_dsub>
 800c59e:	4632      	mov	r2, r6
 800c5a0:	463b      	mov	r3, r7
 800c5a2:	f7f3 fe37 	bl	8000214 <__adddf3>
 800c5a6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c5aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c5ae:	ed8a 7b00 	vstr	d7, [sl]
 800c5b2:	e76e      	b.n	800c492 <__kernel_rem_pio2+0x50a>
 800c5b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c5b8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c5bc:	4640      	mov	r0, r8
 800c5be:	4632      	mov	r2, r6
 800c5c0:	463b      	mov	r3, r7
 800c5c2:	4649      	mov	r1, r9
 800c5c4:	f7f3 fe26 	bl	8000214 <__adddf3>
 800c5c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	460b      	mov	r3, r1
 800c5d0:	4640      	mov	r0, r8
 800c5d2:	4649      	mov	r1, r9
 800c5d4:	f7f3 fe1c 	bl	8000210 <__aeabi_dsub>
 800c5d8:	4632      	mov	r2, r6
 800c5da:	463b      	mov	r3, r7
 800c5dc:	f7f3 fe1a 	bl	8000214 <__adddf3>
 800c5e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c5e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c5e8:	ed84 7b00 	vstr	d7, [r4]
 800c5ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c5f0:	e755      	b.n	800c49e <__kernel_rem_pio2+0x516>
 800c5f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5f6:	f7f3 fe0d 	bl	8000214 <__adddf3>
 800c5fa:	3d01      	subs	r5, #1
 800c5fc:	e759      	b.n	800c4b2 <__kernel_rem_pio2+0x52a>
 800c5fe:	9b01      	ldr	r3, [sp, #4]
 800c600:	9a01      	ldr	r2, [sp, #4]
 800c602:	601d      	str	r5, [r3, #0]
 800c604:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c608:	605c      	str	r4, [r3, #4]
 800c60a:	609f      	str	r7, [r3, #8]
 800c60c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c610:	60d3      	str	r3, [r2, #12]
 800c612:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c616:	6110      	str	r0, [r2, #16]
 800c618:	6153      	str	r3, [r2, #20]
 800c61a:	e728      	b.n	800c46e <__kernel_rem_pio2+0x4e6>
 800c61c:	41700000 	.word	0x41700000
 800c620:	3e700000 	.word	0x3e700000
 800c624:	00000000 	.word	0x00000000

0800c628 <__kernel_sin>:
 800c628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62c:	ed2d 8b04 	vpush	{d8-d9}
 800c630:	eeb0 8a41 	vmov.f32	s16, s2
 800c634:	eef0 8a61 	vmov.f32	s17, s3
 800c638:	ec55 4b10 	vmov	r4, r5, d0
 800c63c:	b083      	sub	sp, #12
 800c63e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c642:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c646:	9001      	str	r0, [sp, #4]
 800c648:	da06      	bge.n	800c658 <__kernel_sin+0x30>
 800c64a:	ee10 0a10 	vmov	r0, s0
 800c64e:	4629      	mov	r1, r5
 800c650:	f7f4 fa30 	bl	8000ab4 <__aeabi_d2iz>
 800c654:	2800      	cmp	r0, #0
 800c656:	d051      	beq.n	800c6fc <__kernel_sin+0xd4>
 800c658:	4622      	mov	r2, r4
 800c65a:	462b      	mov	r3, r5
 800c65c:	4620      	mov	r0, r4
 800c65e:	4629      	mov	r1, r5
 800c660:	f7f3 ff8e 	bl	8000580 <__aeabi_dmul>
 800c664:	4682      	mov	sl, r0
 800c666:	468b      	mov	fp, r1
 800c668:	4602      	mov	r2, r0
 800c66a:	460b      	mov	r3, r1
 800c66c:	4620      	mov	r0, r4
 800c66e:	4629      	mov	r1, r5
 800c670:	f7f3 ff86 	bl	8000580 <__aeabi_dmul>
 800c674:	a341      	add	r3, pc, #260	; (adr r3, 800c77c <__kernel_sin+0x154>)
 800c676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67a:	4680      	mov	r8, r0
 800c67c:	4689      	mov	r9, r1
 800c67e:	4650      	mov	r0, sl
 800c680:	4659      	mov	r1, fp
 800c682:	f7f3 ff7d 	bl	8000580 <__aeabi_dmul>
 800c686:	a33f      	add	r3, pc, #252	; (adr r3, 800c784 <__kernel_sin+0x15c>)
 800c688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68c:	f7f3 fdc0 	bl	8000210 <__aeabi_dsub>
 800c690:	4652      	mov	r2, sl
 800c692:	465b      	mov	r3, fp
 800c694:	f7f3 ff74 	bl	8000580 <__aeabi_dmul>
 800c698:	a33c      	add	r3, pc, #240	; (adr r3, 800c78c <__kernel_sin+0x164>)
 800c69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c69e:	f7f3 fdb9 	bl	8000214 <__adddf3>
 800c6a2:	4652      	mov	r2, sl
 800c6a4:	465b      	mov	r3, fp
 800c6a6:	f7f3 ff6b 	bl	8000580 <__aeabi_dmul>
 800c6aa:	a33a      	add	r3, pc, #232	; (adr r3, 800c794 <__kernel_sin+0x16c>)
 800c6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b0:	f7f3 fdae 	bl	8000210 <__aeabi_dsub>
 800c6b4:	4652      	mov	r2, sl
 800c6b6:	465b      	mov	r3, fp
 800c6b8:	f7f3 ff62 	bl	8000580 <__aeabi_dmul>
 800c6bc:	a337      	add	r3, pc, #220	; (adr r3, 800c79c <__kernel_sin+0x174>)
 800c6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c2:	f7f3 fda7 	bl	8000214 <__adddf3>
 800c6c6:	9b01      	ldr	r3, [sp, #4]
 800c6c8:	4606      	mov	r6, r0
 800c6ca:	460f      	mov	r7, r1
 800c6cc:	b9eb      	cbnz	r3, 800c70a <__kernel_sin+0xe2>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	4650      	mov	r0, sl
 800c6d4:	4659      	mov	r1, fp
 800c6d6:	f7f3 ff53 	bl	8000580 <__aeabi_dmul>
 800c6da:	a325      	add	r3, pc, #148	; (adr r3, 800c770 <__kernel_sin+0x148>)
 800c6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e0:	f7f3 fd96 	bl	8000210 <__aeabi_dsub>
 800c6e4:	4642      	mov	r2, r8
 800c6e6:	464b      	mov	r3, r9
 800c6e8:	f7f3 ff4a 	bl	8000580 <__aeabi_dmul>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	460b      	mov	r3, r1
 800c6f0:	4620      	mov	r0, r4
 800c6f2:	4629      	mov	r1, r5
 800c6f4:	f7f3 fd8e 	bl	8000214 <__adddf3>
 800c6f8:	4604      	mov	r4, r0
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	ec45 4b10 	vmov	d0, r4, r5
 800c700:	b003      	add	sp, #12
 800c702:	ecbd 8b04 	vpop	{d8-d9}
 800c706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c70a:	4b1b      	ldr	r3, [pc, #108]	; (800c778 <__kernel_sin+0x150>)
 800c70c:	ec51 0b18 	vmov	r0, r1, d8
 800c710:	2200      	movs	r2, #0
 800c712:	f7f3 ff35 	bl	8000580 <__aeabi_dmul>
 800c716:	4632      	mov	r2, r6
 800c718:	ec41 0b19 	vmov	d9, r0, r1
 800c71c:	463b      	mov	r3, r7
 800c71e:	4640      	mov	r0, r8
 800c720:	4649      	mov	r1, r9
 800c722:	f7f3 ff2d 	bl	8000580 <__aeabi_dmul>
 800c726:	4602      	mov	r2, r0
 800c728:	460b      	mov	r3, r1
 800c72a:	ec51 0b19 	vmov	r0, r1, d9
 800c72e:	f7f3 fd6f 	bl	8000210 <__aeabi_dsub>
 800c732:	4652      	mov	r2, sl
 800c734:	465b      	mov	r3, fp
 800c736:	f7f3 ff23 	bl	8000580 <__aeabi_dmul>
 800c73a:	ec53 2b18 	vmov	r2, r3, d8
 800c73e:	f7f3 fd67 	bl	8000210 <__aeabi_dsub>
 800c742:	a30b      	add	r3, pc, #44	; (adr r3, 800c770 <__kernel_sin+0x148>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	4606      	mov	r6, r0
 800c74a:	460f      	mov	r7, r1
 800c74c:	4640      	mov	r0, r8
 800c74e:	4649      	mov	r1, r9
 800c750:	f7f3 ff16 	bl	8000580 <__aeabi_dmul>
 800c754:	4602      	mov	r2, r0
 800c756:	460b      	mov	r3, r1
 800c758:	4630      	mov	r0, r6
 800c75a:	4639      	mov	r1, r7
 800c75c:	f7f3 fd5a 	bl	8000214 <__adddf3>
 800c760:	4602      	mov	r2, r0
 800c762:	460b      	mov	r3, r1
 800c764:	4620      	mov	r0, r4
 800c766:	4629      	mov	r1, r5
 800c768:	f7f3 fd52 	bl	8000210 <__aeabi_dsub>
 800c76c:	e7c4      	b.n	800c6f8 <__kernel_sin+0xd0>
 800c76e:	bf00      	nop
 800c770:	55555549 	.word	0x55555549
 800c774:	3fc55555 	.word	0x3fc55555
 800c778:	3fe00000 	.word	0x3fe00000
 800c77c:	5acfd57c 	.word	0x5acfd57c
 800c780:	3de5d93a 	.word	0x3de5d93a
 800c784:	8a2b9ceb 	.word	0x8a2b9ceb
 800c788:	3e5ae5e6 	.word	0x3e5ae5e6
 800c78c:	57b1fe7d 	.word	0x57b1fe7d
 800c790:	3ec71de3 	.word	0x3ec71de3
 800c794:	19c161d5 	.word	0x19c161d5
 800c798:	3f2a01a0 	.word	0x3f2a01a0
 800c79c:	1110f8a6 	.word	0x1110f8a6
 800c7a0:	3f811111 	.word	0x3f811111

0800c7a4 <fabs>:
 800c7a4:	ec51 0b10 	vmov	r0, r1, d0
 800c7a8:	ee10 2a10 	vmov	r2, s0
 800c7ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c7b0:	ec43 2b10 	vmov	d0, r2, r3
 800c7b4:	4770      	bx	lr
	...

0800c7b8 <floor>:
 800c7b8:	ec51 0b10 	vmov	r0, r1, d0
 800c7bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7c0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c7c4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c7c8:	2e13      	cmp	r6, #19
 800c7ca:	ee10 5a10 	vmov	r5, s0
 800c7ce:	ee10 8a10 	vmov	r8, s0
 800c7d2:	460c      	mov	r4, r1
 800c7d4:	dc32      	bgt.n	800c83c <floor+0x84>
 800c7d6:	2e00      	cmp	r6, #0
 800c7d8:	da14      	bge.n	800c804 <floor+0x4c>
 800c7da:	a333      	add	r3, pc, #204	; (adr r3, 800c8a8 <floor+0xf0>)
 800c7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e0:	f7f3 fd18 	bl	8000214 <__adddf3>
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	f7f4 f95a 	bl	8000aa0 <__aeabi_dcmpgt>
 800c7ec:	b138      	cbz	r0, 800c7fe <floor+0x46>
 800c7ee:	2c00      	cmp	r4, #0
 800c7f0:	da57      	bge.n	800c8a2 <floor+0xea>
 800c7f2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c7f6:	431d      	orrs	r5, r3
 800c7f8:	d001      	beq.n	800c7fe <floor+0x46>
 800c7fa:	4c2d      	ldr	r4, [pc, #180]	; (800c8b0 <floor+0xf8>)
 800c7fc:	2500      	movs	r5, #0
 800c7fe:	4621      	mov	r1, r4
 800c800:	4628      	mov	r0, r5
 800c802:	e025      	b.n	800c850 <floor+0x98>
 800c804:	4f2b      	ldr	r7, [pc, #172]	; (800c8b4 <floor+0xfc>)
 800c806:	4137      	asrs	r7, r6
 800c808:	ea01 0307 	and.w	r3, r1, r7
 800c80c:	4303      	orrs	r3, r0
 800c80e:	d01f      	beq.n	800c850 <floor+0x98>
 800c810:	a325      	add	r3, pc, #148	; (adr r3, 800c8a8 <floor+0xf0>)
 800c812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c816:	f7f3 fcfd 	bl	8000214 <__adddf3>
 800c81a:	2200      	movs	r2, #0
 800c81c:	2300      	movs	r3, #0
 800c81e:	f7f4 f93f 	bl	8000aa0 <__aeabi_dcmpgt>
 800c822:	2800      	cmp	r0, #0
 800c824:	d0eb      	beq.n	800c7fe <floor+0x46>
 800c826:	2c00      	cmp	r4, #0
 800c828:	bfbe      	ittt	lt
 800c82a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c82e:	fa43 f606 	asrlt.w	r6, r3, r6
 800c832:	19a4      	addlt	r4, r4, r6
 800c834:	ea24 0407 	bic.w	r4, r4, r7
 800c838:	2500      	movs	r5, #0
 800c83a:	e7e0      	b.n	800c7fe <floor+0x46>
 800c83c:	2e33      	cmp	r6, #51	; 0x33
 800c83e:	dd0b      	ble.n	800c858 <floor+0xa0>
 800c840:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c844:	d104      	bne.n	800c850 <floor+0x98>
 800c846:	ee10 2a10 	vmov	r2, s0
 800c84a:	460b      	mov	r3, r1
 800c84c:	f7f3 fce2 	bl	8000214 <__adddf3>
 800c850:	ec41 0b10 	vmov	d0, r0, r1
 800c854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c858:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c85c:	f04f 33ff 	mov.w	r3, #4294967295
 800c860:	fa23 f707 	lsr.w	r7, r3, r7
 800c864:	4207      	tst	r7, r0
 800c866:	d0f3      	beq.n	800c850 <floor+0x98>
 800c868:	a30f      	add	r3, pc, #60	; (adr r3, 800c8a8 <floor+0xf0>)
 800c86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86e:	f7f3 fcd1 	bl	8000214 <__adddf3>
 800c872:	2200      	movs	r2, #0
 800c874:	2300      	movs	r3, #0
 800c876:	f7f4 f913 	bl	8000aa0 <__aeabi_dcmpgt>
 800c87a:	2800      	cmp	r0, #0
 800c87c:	d0bf      	beq.n	800c7fe <floor+0x46>
 800c87e:	2c00      	cmp	r4, #0
 800c880:	da02      	bge.n	800c888 <floor+0xd0>
 800c882:	2e14      	cmp	r6, #20
 800c884:	d103      	bne.n	800c88e <floor+0xd6>
 800c886:	3401      	adds	r4, #1
 800c888:	ea25 0507 	bic.w	r5, r5, r7
 800c88c:	e7b7      	b.n	800c7fe <floor+0x46>
 800c88e:	2301      	movs	r3, #1
 800c890:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c894:	fa03 f606 	lsl.w	r6, r3, r6
 800c898:	4435      	add	r5, r6
 800c89a:	4545      	cmp	r5, r8
 800c89c:	bf38      	it	cc
 800c89e:	18e4      	addcc	r4, r4, r3
 800c8a0:	e7f2      	b.n	800c888 <floor+0xd0>
 800c8a2:	2500      	movs	r5, #0
 800c8a4:	462c      	mov	r4, r5
 800c8a6:	e7aa      	b.n	800c7fe <floor+0x46>
 800c8a8:	8800759c 	.word	0x8800759c
 800c8ac:	7e37e43c 	.word	0x7e37e43c
 800c8b0:	bff00000 	.word	0xbff00000
 800c8b4:	000fffff 	.word	0x000fffff

0800c8b8 <scalbn>:
 800c8b8:	b570      	push	{r4, r5, r6, lr}
 800c8ba:	ec55 4b10 	vmov	r4, r5, d0
 800c8be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c8c2:	4606      	mov	r6, r0
 800c8c4:	462b      	mov	r3, r5
 800c8c6:	b99a      	cbnz	r2, 800c8f0 <scalbn+0x38>
 800c8c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c8cc:	4323      	orrs	r3, r4
 800c8ce:	d036      	beq.n	800c93e <scalbn+0x86>
 800c8d0:	4b39      	ldr	r3, [pc, #228]	; (800c9b8 <scalbn+0x100>)
 800c8d2:	4629      	mov	r1, r5
 800c8d4:	ee10 0a10 	vmov	r0, s0
 800c8d8:	2200      	movs	r2, #0
 800c8da:	f7f3 fe51 	bl	8000580 <__aeabi_dmul>
 800c8de:	4b37      	ldr	r3, [pc, #220]	; (800c9bc <scalbn+0x104>)
 800c8e0:	429e      	cmp	r6, r3
 800c8e2:	4604      	mov	r4, r0
 800c8e4:	460d      	mov	r5, r1
 800c8e6:	da10      	bge.n	800c90a <scalbn+0x52>
 800c8e8:	a32b      	add	r3, pc, #172	; (adr r3, 800c998 <scalbn+0xe0>)
 800c8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ee:	e03a      	b.n	800c966 <scalbn+0xae>
 800c8f0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c8f4:	428a      	cmp	r2, r1
 800c8f6:	d10c      	bne.n	800c912 <scalbn+0x5a>
 800c8f8:	ee10 2a10 	vmov	r2, s0
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	4629      	mov	r1, r5
 800c900:	f7f3 fc88 	bl	8000214 <__adddf3>
 800c904:	4604      	mov	r4, r0
 800c906:	460d      	mov	r5, r1
 800c908:	e019      	b.n	800c93e <scalbn+0x86>
 800c90a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c90e:	460b      	mov	r3, r1
 800c910:	3a36      	subs	r2, #54	; 0x36
 800c912:	4432      	add	r2, r6
 800c914:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c918:	428a      	cmp	r2, r1
 800c91a:	dd08      	ble.n	800c92e <scalbn+0x76>
 800c91c:	2d00      	cmp	r5, #0
 800c91e:	a120      	add	r1, pc, #128	; (adr r1, 800c9a0 <scalbn+0xe8>)
 800c920:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c924:	da1c      	bge.n	800c960 <scalbn+0xa8>
 800c926:	a120      	add	r1, pc, #128	; (adr r1, 800c9a8 <scalbn+0xf0>)
 800c928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c92c:	e018      	b.n	800c960 <scalbn+0xa8>
 800c92e:	2a00      	cmp	r2, #0
 800c930:	dd08      	ble.n	800c944 <scalbn+0x8c>
 800c932:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c936:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c93a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c93e:	ec45 4b10 	vmov	d0, r4, r5
 800c942:	bd70      	pop	{r4, r5, r6, pc}
 800c944:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c948:	da19      	bge.n	800c97e <scalbn+0xc6>
 800c94a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c94e:	429e      	cmp	r6, r3
 800c950:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c954:	dd0a      	ble.n	800c96c <scalbn+0xb4>
 800c956:	a112      	add	r1, pc, #72	; (adr r1, 800c9a0 <scalbn+0xe8>)
 800c958:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d1e2      	bne.n	800c926 <scalbn+0x6e>
 800c960:	a30f      	add	r3, pc, #60	; (adr r3, 800c9a0 <scalbn+0xe8>)
 800c962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c966:	f7f3 fe0b 	bl	8000580 <__aeabi_dmul>
 800c96a:	e7cb      	b.n	800c904 <scalbn+0x4c>
 800c96c:	a10a      	add	r1, pc, #40	; (adr r1, 800c998 <scalbn+0xe0>)
 800c96e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d0b8      	beq.n	800c8e8 <scalbn+0x30>
 800c976:	a10e      	add	r1, pc, #56	; (adr r1, 800c9b0 <scalbn+0xf8>)
 800c978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c97c:	e7b4      	b.n	800c8e8 <scalbn+0x30>
 800c97e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c982:	3236      	adds	r2, #54	; 0x36
 800c984:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c988:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c98c:	4620      	mov	r0, r4
 800c98e:	4b0c      	ldr	r3, [pc, #48]	; (800c9c0 <scalbn+0x108>)
 800c990:	2200      	movs	r2, #0
 800c992:	e7e8      	b.n	800c966 <scalbn+0xae>
 800c994:	f3af 8000 	nop.w
 800c998:	c2f8f359 	.word	0xc2f8f359
 800c99c:	01a56e1f 	.word	0x01a56e1f
 800c9a0:	8800759c 	.word	0x8800759c
 800c9a4:	7e37e43c 	.word	0x7e37e43c
 800c9a8:	8800759c 	.word	0x8800759c
 800c9ac:	fe37e43c 	.word	0xfe37e43c
 800c9b0:	c2f8f359 	.word	0xc2f8f359
 800c9b4:	81a56e1f 	.word	0x81a56e1f
 800c9b8:	43500000 	.word	0x43500000
 800c9bc:	ffff3cb0 	.word	0xffff3cb0
 800c9c0:	3c900000 	.word	0x3c900000

0800c9c4 <_init>:
 800c9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9c6:	bf00      	nop
 800c9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ca:	bc08      	pop	{r3}
 800c9cc:	469e      	mov	lr, r3
 800c9ce:	4770      	bx	lr

0800c9d0 <_fini>:
 800c9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9d2:	bf00      	nop
 800c9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9d6:	bc08      	pop	{r3}
 800c9d8:	469e      	mov	lr, r3
 800c9da:	4770      	bx	lr
