var classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status =
[
    [ "__init__", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a4b549b9d7f201fb31e855a78d57cdbfb", null ],
    [ "GetCPUFPGAVersion", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a8ee1ee3e4dfb3aeebddddf725dde7f62", null ],
    [ "GetProxyFPGAVersion", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a88c0775fd7d744e0d91e623744388c55", null ],
    [ "parse_error_flags", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#af088b0927b59b108dba137f7c95ccd75", null ],
    [ "cpu_fpga_version", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#aa25329f02a28d370ad65f9489108855c", null ],
    [ "name", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a03f608311bf0a273723333703bd1a17d", null ],
    [ "proxy_fpga_version", "classopto_m_d_c_1_1registers_1_1mre2__registers_1_1_m_r_e2_status.html#a984fd76bdae0871a901ea7d7f3234894", null ]
];