set_max_delay 4.0 -rise_from [get_pins flop_Q] -through [get_ports clk*] -rise_through [get_ports clk1] -fall_through and1 -to [get_clocks {core_clk}] -fall_to pin* -ignore_clock_latency -probe -reset_path
