C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synlog\report\LED_Blink_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.edf   -autoconstraint  -freq 1.000   -tcl  D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synwork\LED_Blink_prem.srd  -sap  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.sap  -otap  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.tap  -omap  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.sap  -ologparam  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\syntmp\LED_Blink.plg  -osyn  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srm  -prjdir  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\  -prjname  LED_Blink_syn  -log  D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synlog\LED_Blink_fpga_mapper.srr 
rc:1 success:1 runtime:2
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.edf|io:o|time:1658675970|size:173449|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Constraints\Go_Board_Clock_Constraint.sdc|io:i|time:1652205688|size:356|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synwork\LED_Blink_prem.srd|io:i|time:1658675968|size:8277|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.sap|io:o|time:1658675968|size:662|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.tap|io:o|time:0|size:0|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.map|io:o|time:1658675970|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1651489892|size:224837|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.sap|io:o|time:1658675968|size:662|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\syntmp\LED_Blink.plg|io:o|time:1658675970|size:470|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\LED_Blink.srm|io:o|time:1658675969|size:9152|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\LED_Blink\LED_Blink_Implmnt\synlog\LED_Blink_fpga_mapper.srr|io:o|time:1658675970|size:23584|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1651489867|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1651489887|size:32355840|exec:1
