============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:42:26 pm
  Module:                 USARTn
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (R) ireset
       Endpoint: (F) USART_Clk_inst/rx_prsc_cnt_reg[1]/RD

                   Capture    Launch  
      Drv Adjust:+       0        32  
                                      
       Data Path:-      99            

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ireset                               (a)     -     R     (arrival)     68 13.5    90     0      32    (-,-) 
  USART_Clk_inst/g1336/ZN              (a)     I->ZN F     INHDV1        24  0.0     0    68      99    (-,-) 
  USART_Clk_inst/rx_prsc_cnt_reg[1]/RD -       -     F     DRQHDV2       24    -     -     0      99    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (R) ireset
       Endpoint: (F) USART_Clk_inst/rx_prsc_cnt_reg[0]/RD

                   Capture    Launch  
      Drv Adjust:+       0        32  
                                      
       Data Path:-      99            

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ireset                               (a)     -     R     (arrival)     68 13.5    90     0      32    (-,-) 
  USART_Clk_inst/g1336/ZN              (a)     I->ZN F     INHDV1        24  0.0     0    68      99    (-,-) 
  USART_Clk_inst/rx_prsc_cnt_reg[0]/RD -       -     F     DRQHDV2       24    -     -     0      99    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (F) ireset
       Endpoint: (R) USART_Clk_inst/rx_prsc_cnt_reg[1]/RD

                   Capture    Launch  
      Drv Adjust:+       0        23  
                                      
       Data Path:-      88            

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ireset                               (a)     -     F     (arrival)     68 12.9    68     0      23    (-,-) 
  USART_Clk_inst/g1336/ZN              (a)     I->ZN R     INHDV1        24  0.0     0    65      88    (-,-) 
  USART_Clk_inst/rx_prsc_cnt_reg[1]/RD -       -     R     DRQHDV2       24    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (F) ireset
       Endpoint: (R) USART_Clk_inst/rx_prsc_cnt_reg[0]/RD

                   Capture    Launch  
      Drv Adjust:+       0        23  
                                      
       Data Path:-      88            

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  ireset                               (a)     -     F     (arrival)     68 12.9    68     0      23    (-,-) 
  USART_Clk_inst/g1336/ZN              (a)     I->ZN R     INHDV1        24  0.0     0    65      88    (-,-) 
  USART_Clk_inst/rx_prsc_cnt_reg[0]/RD -       -     R     DRQHDV2       24    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: UNCONSTRAINED
           View: view_ss_v1p08_125c
     Startpoint: (R) cp2
       Endpoint: (R) tx_sh_reg_reg[10]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cp2                  (i)     -     R     (arrival)    160  0.0     0     0       0    (-,-) 
  tx_sh_reg_reg[10]/CK -       -     R     DSNQHDV2     160    -     -     0       0    (-,-) 
#---------------------------------------------------------------------------------------------

(i) : Net is ideal.

