v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45200 45600 1 0 0 vsin-1.sym
{
T 45900 46250 5 10 1 1 0 0 1
refdes=V1
T 45900 46450 5 10 0 0 0 0 1
device=vsin
T 45900 46650 5 10 0 0 0 0 1
footprint=none
T 45900 46050 5 10 0 1 0 0 1
value=ac 1u sin 0 50n 1000
}
C 47100 45300 1 0 0 ad8428.sym
{
T 47600 46200 5 10 1 1 0 0 1
device=AD8428
T 47200 46100 5 10 1 1 0 0 1
refdes=X1
T 47100 45300 5 10 0 0 0 0 1
value=AD8428
T 47100 45300 5 10 0 0 0 0 1
file=AD8428.cir
}
C 41600 43700 1 270 0 voltage-3.sym
{
T 42300 43500 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 42100 43400 5 10 1 1 270 0 1
refdes=V3
T 41500 43300 5 10 1 1 0 0 1
value=5
}
C 41600 42800 1 270 0 voltage-3.sym
{
T 42300 42600 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 42100 42400 5 10 1 1 270 0 1
refdes=V4
T 41500 42300 5 10 1 1 0 0 1
value=5
}
C 41500 41300 1 0 0 vcc-minus-1.sym
C 41600 43700 1 0 0 vcc-2.sym
C 48000 46900 1 0 0 vcc-2.sym
C 47800 44800 1 0 0 vcc-minus-1.sym
C 42100 42500 1 0 0 gnd-1.sym
N 42200 42800 41800 42800 4
C 48300 45300 1 0 0 gnd-1.sym
N 49200 46200 50400 46200 4
{
T 49800 46000 5 10 1 1 0 0 1
netname=preamp
}
C 43000 47100 1 0 0 spice-model-1.sym
{
T 43100 47800 5 10 0 1 0 0 1
device=model
T 43100 47700 5 10 1 1 0 0 1
refdes=A1
T 44300 47400 5 10 1 1 0 0 1
model-name=AD8428
T 43500 47200 5 10 1 1 0 0 1
file=./AD8428.cir
}
C 42800 46200 1 0 0 spice-model-1.sym
{
T 42900 46900 5 10 0 1 0 0 1
device=model
T 42900 46800 5 10 1 1 0 0 1
refdes=A2
T 44100 46500 5 10 1 1 0 0 1
model-name=AD4528
T 43300 46300 5 10 1 1 0 0 1
file=./ad4528.cir
}
C 50400 46000 1 0 0 capacitor-1.sym
{
T 50600 46700 5 10 0 0 0 0 1
device=CAPACITOR
T 50600 46500 5 10 1 1 0 0 1
refdes=C1
T 50600 46900 5 10 0 0 0 0 1
symversion=0.1
T 50400 45800 5 10 1 1 0 0 1
value=100n
}
C 51400 45300 1 90 0 resistor-1.sym
{
T 51000 45600 5 10 0 0 90 0 1
device=RESISTOR
T 51100 45500 5 10 1 1 90 0 1
refdes=R1
T 51400 45300 5 10 1 1 0 0 1
value=1.5k
}
C 51200 45000 1 0 0 gnd-1.sym
C 53500 45600 1 0 0 opamp-1.sym
{
T 54200 46400 5 10 0 0 0 0 1
device=OPAMP
T 54200 46200 5 10 1 1 0 0 1
refdes=X2
T 54200 47000 5 10 0 0 0 0 1
symversion=0.1
T 53700 46000 5 10 1 1 0 0 1
value=ADA4528
}
C 53400 44100 1 0 0 gnd-1.sym
C 53400 44800 1 0 0 vcc-minus-1.sym
C 53800 46400 1 0 0 vcc-2.sym
N 54500 46000 55100 46000 4
{
T 54700 46100 5 10 1 1 0 0 1
netname=out
}
C 53600 44400 1 90 0 resistor-1.sym
{
T 53200 44700 5 10 0 0 90 0 1
device=RESISTOR
T 53300 44600 5 10 1 1 90 0 1
refdes=R2
T 53600 44600 5 10 1 1 0 0 1
value=100
}
N 53500 45300 53500 45800 4
N 53700 45400 54000 45600 4
N 53800 45300 53500 45300 4
N 54600 45300 55100 45300 4
C 54600 45400 1 180 0 resistor-1.sym
{
T 54300 45000 5 10 0 0 180 0 1
device=RESISTOR
T 54400 45600 5 10 1 1 180 0 1
refdes=R3
T 54300 45100 5 10 1 1 180 0 1
value=100k
}
C 47000 42600 1 0 0 ad8428.sym
{
T 47500 43500 5 10 1 1 0 0 1
device=AD8428
T 47100 43400 5 10 1 1 0 0 1
refdes=X3
T 47000 42600 5 10 0 0 0 0 1
value=AD8428
T 47000 42600 5 10 0 0 0 0 1
file=AD8428.cir
}
C 47700 42100 1 0 0 vcc-minus-1.sym
C 47900 44200 1 0 0 vcc-2.sym
C 48200 42600 1 0 0 gnd-1.sym
N 46800 44700 49800 44700 4
N 46800 44700 46800 47300 4
N 46800 47300 47900 47300 4
N 47900 47300 47900 47000 4
N 49800 41500 49800 44700 4
N 49800 41500 47600 41500 4
N 47600 41500 47600 42600 4
N 47600 42600 47700 42600 4
N 47800 45300 47800 44300 4
C 52400 46300 1 180 0 resistor-1.sym
{
T 52100 45900 5 10 0 0 180 0 1
device=RESISTOR
T 52200 46000 5 10 1 1 180 0 1
refdes=R4
T 52400 46300 5 10 1 1 90 0 1
value=15k
}
C 52800 45300 1 90 0 capacitor-1.sym
{
T 52100 45500 5 10 0 0 90 0 1
device=CAPACITOR
T 52300 45500 5 10 1 1 90 0 1
refdes=C2
T 51900 45500 5 10 0 0 90 0 1
symversion=0.1
T 53000 45300 5 10 1 1 90 0 1
value=1n
}
C 52500 45000 1 0 0 gnd-1.sym
N 51300 46100 51300 46200 4
N 51300 46200 51500 46200 4
N 52400 46200 53500 46200 4
N 55100 46000 55100 45300 4
C 42500 43300 1 0 0 spice-directive-1.sym
{
T 42600 43600 5 10 0 1 0 0 1
device=directive
T 42600 43700 5 10 0 1 0 0 1
refdes=A3
T 42600 43400 5 10 0 1 0 0 1
file=unknown
T 42600 43400 5 10 1 1 0 0 1
value=.noise v(out) V1 oct 100 0.1 1Meg
}
C 45600 44700 1 90 0 inductor-1.sym
{
T 45100 44900 5 10 0 0 90 0 1
device=INDUCTOR
T 45300 44900 5 10 1 1 90 0 1
refdes=L1
T 44900 44900 5 10 0 0 90 0 1
symversion=0.1
T 45600 44700 5 10 1 1 0 0 1
value=150n
}
C 45500 46700 1 0 0 resistor-1.sym
{
T 45800 47100 5 10 0 0 0 0 1
device=RESISTOR
T 45700 47000 5 10 1 1 0 0 1
refdes=R5
T 45500 46700 5 10 1 1 0 0 1
value=100
}
N 46400 46800 47100 46800 4
N 47100 46800 47100 46700 4
N 46600 46800 46600 44000 4
N 46600 44000 47000 44000 4
C 45600 43800 1 90 0 resistor-1.sym
{
T 45200 44100 5 10 0 1 90 0 1
device=RESISTOR
T 45300 44000 5 10 1 1 90 0 1
refdes=R6
T 45600 43800 5 10 1 1 0 0 1
value=10k
}
C 46300 42900 1 90 0 resistor-1.sym
{
T 45900 43200 5 10 0 1 90 0 1
device=RESISTOR
T 46000 43100 5 10 1 1 90 0 1
refdes=R7
T 46300 42900 5 10 1 1 0 0 1
value=100
}
C 46400 43800 1 90 0 capacitor-1.sym
{
T 45700 44000 5 10 0 1 90 0 1
device=CAPACITOR
T 45900 44000 5 10 1 1 90 0 1
refdes=C3
T 45500 44000 5 10 0 1 90 0 1
symversion=0.1
T 46400 43800 5 10 1 1 0 0 1
value=100n
}
N 45500 44700 46500 44700 4
C 46100 42600 1 0 0 gnd-1.sym
C 45400 43500 1 0 0 gnd-1.sym
N 46200 44700 46200 45700 4
N 46200 45700 47100 45700 4
N 46500 43000 46500 44700 4
N 46500 43000 47000 43000 4
