Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a9bf92a40bd04395b8aca491821f3e7f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc5CPU_tb_v_behav xil_defaultlib.Risc5CPU_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ci [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v:47]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port ALUCode [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ci [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ci [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ci [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ci [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v:9]
WARNING: [VRFC 10-142] ALUCode was previously declared with a different range [D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v:105]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
