/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A1 */
#define A1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define A1__0__MASK 0x01u
#define A1__0__PC CYREG_PRT2_PC0
#define A1__0__PORT 2u
#define A1__0__SHIFT 0u
#define A1__AG CYREG_PRT2_AG
#define A1__AMUX CYREG_PRT2_AMUX
#define A1__BIE CYREG_PRT2_BIE
#define A1__BIT_MASK CYREG_PRT2_BIT_MASK
#define A1__BYP CYREG_PRT2_BYP
#define A1__CTL CYREG_PRT2_CTL
#define A1__DM0 CYREG_PRT2_DM0
#define A1__DM1 CYREG_PRT2_DM1
#define A1__DM2 CYREG_PRT2_DM2
#define A1__DR CYREG_PRT2_DR
#define A1__INP_DIS CYREG_PRT2_INP_DIS
#define A1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A1__LCD_EN CYREG_PRT2_LCD_EN
#define A1__MASK 0x01u
#define A1__PORT 2u
#define A1__PRT CYREG_PRT2_PRT
#define A1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A1__PS CYREG_PRT2_PS
#define A1__SHIFT 0u
#define A1__SLW CYREG_PRT2_SLW

/* A2 */
#define A2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define A2__0__MASK 0x02u
#define A2__0__PC CYREG_PRT2_PC1
#define A2__0__PORT 2u
#define A2__0__SHIFT 1u
#define A2__AG CYREG_PRT2_AG
#define A2__AMUX CYREG_PRT2_AMUX
#define A2__BIE CYREG_PRT2_BIE
#define A2__BIT_MASK CYREG_PRT2_BIT_MASK
#define A2__BYP CYREG_PRT2_BYP
#define A2__CTL CYREG_PRT2_CTL
#define A2__DM0 CYREG_PRT2_DM0
#define A2__DM1 CYREG_PRT2_DM1
#define A2__DM2 CYREG_PRT2_DM2
#define A2__DR CYREG_PRT2_DR
#define A2__INP_DIS CYREG_PRT2_INP_DIS
#define A2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A2__LCD_EN CYREG_PRT2_LCD_EN
#define A2__MASK 0x02u
#define A2__PORT 2u
#define A2__PRT CYREG_PRT2_PRT
#define A2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A2__PS CYREG_PRT2_PS
#define A2__SHIFT 1u
#define A2__SLW CYREG_PRT2_SLW

/* B1 */
#define B1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define B1__0__MASK 0x08u
#define B1__0__PC CYREG_PRT2_PC3
#define B1__0__PORT 2u
#define B1__0__SHIFT 3u
#define B1__AG CYREG_PRT2_AG
#define B1__AMUX CYREG_PRT2_AMUX
#define B1__BIE CYREG_PRT2_BIE
#define B1__BIT_MASK CYREG_PRT2_BIT_MASK
#define B1__BYP CYREG_PRT2_BYP
#define B1__CTL CYREG_PRT2_CTL
#define B1__DM0 CYREG_PRT2_DM0
#define B1__DM1 CYREG_PRT2_DM1
#define B1__DM2 CYREG_PRT2_DM2
#define B1__DR CYREG_PRT2_DR
#define B1__INP_DIS CYREG_PRT2_INP_DIS
#define B1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define B1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define B1__LCD_EN CYREG_PRT2_LCD_EN
#define B1__MASK 0x08u
#define B1__PORT 2u
#define B1__PRT CYREG_PRT2_PRT
#define B1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define B1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define B1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define B1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define B1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define B1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define B1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define B1__PS CYREG_PRT2_PS
#define B1__SHIFT 3u
#define B1__SLW CYREG_PRT2_SLW

/* B2 */
#define B2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define B2__0__MASK 0x10u
#define B2__0__PC CYREG_PRT2_PC4
#define B2__0__PORT 2u
#define B2__0__SHIFT 4u
#define B2__AG CYREG_PRT2_AG
#define B2__AMUX CYREG_PRT2_AMUX
#define B2__BIE CYREG_PRT2_BIE
#define B2__BIT_MASK CYREG_PRT2_BIT_MASK
#define B2__BYP CYREG_PRT2_BYP
#define B2__CTL CYREG_PRT2_CTL
#define B2__DM0 CYREG_PRT2_DM0
#define B2__DM1 CYREG_PRT2_DM1
#define B2__DM2 CYREG_PRT2_DM2
#define B2__DR CYREG_PRT2_DR
#define B2__INP_DIS CYREG_PRT2_INP_DIS
#define B2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define B2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define B2__LCD_EN CYREG_PRT2_LCD_EN
#define B2__MASK 0x10u
#define B2__PORT 2u
#define B2__PRT CYREG_PRT2_PRT
#define B2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define B2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define B2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define B2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define B2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define B2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define B2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define B2__PS CYREG_PRT2_PS
#define B2__SHIFT 4u
#define B2__SLW CYREG_PRT2_SLW

/* S1 */
#define S1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define S1__0__MASK 0x80u
#define S1__0__PC CYREG_PRT0_PC7
#define S1__0__PORT 0u
#define S1__0__SHIFT 7u
#define S1__AG CYREG_PRT0_AG
#define S1__AMUX CYREG_PRT0_AMUX
#define S1__BIE CYREG_PRT0_BIE
#define S1__BIT_MASK CYREG_PRT0_BIT_MASK
#define S1__BYP CYREG_PRT0_BYP
#define S1__CTL CYREG_PRT0_CTL
#define S1__DM0 CYREG_PRT0_DM0
#define S1__DM1 CYREG_PRT0_DM1
#define S1__DM2 CYREG_PRT0_DM2
#define S1__DR CYREG_PRT0_DR
#define S1__INP_DIS CYREG_PRT0_INP_DIS
#define S1__INTSTAT CYREG_PICU0_INTSTAT
#define S1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S1__LCD_EN CYREG_PRT0_LCD_EN
#define S1__MASK 0x80u
#define S1__PORT 0u
#define S1__PRT CYREG_PRT0_PRT
#define S1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S1__PS CYREG_PRT0_PS
#define S1__SHIFT 7u
#define S1__SLW CYREG_PRT0_SLW
#define S1__SNAP CYREG_PICU0_SNAP

/* S2 */
#define S2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define S2__0__MASK 0x40u
#define S2__0__PC CYREG_PRT0_PC6
#define S2__0__PORT 0u
#define S2__0__SHIFT 6u
#define S2__AG CYREG_PRT0_AG
#define S2__AMUX CYREG_PRT0_AMUX
#define S2__BIE CYREG_PRT0_BIE
#define S2__BIT_MASK CYREG_PRT0_BIT_MASK
#define S2__BYP CYREG_PRT0_BYP
#define S2__CTL CYREG_PRT0_CTL
#define S2__DM0 CYREG_PRT0_DM0
#define S2__DM1 CYREG_PRT0_DM1
#define S2__DM2 CYREG_PRT0_DM2
#define S2__DR CYREG_PRT0_DR
#define S2__INP_DIS CYREG_PRT0_INP_DIS
#define S2__INTSTAT CYREG_PICU0_INTSTAT
#define S2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S2__LCD_EN CYREG_PRT0_LCD_EN
#define S2__MASK 0x40u
#define S2__PORT 0u
#define S2__PRT CYREG_PRT0_PRT
#define S2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S2__PS CYREG_PRT0_PS
#define S2__SHIFT 6u
#define S2__SLW CYREG_PRT0_SLW
#define S2__SNAP CYREG_PICU0_SNAP

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT0_PC1
#define LED__0__PORT 0u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT0_SLW

/* Ekko */
#define Ekko__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Ekko__0__MASK 0x20u
#define Ekko__0__PC CYREG_PRT2_PC5
#define Ekko__0__PORT 2u
#define Ekko__0__SHIFT 5u
#define Ekko__AG CYREG_PRT2_AG
#define Ekko__AMUX CYREG_PRT2_AMUX
#define Ekko__BIE CYREG_PRT2_BIE
#define Ekko__BIT_MASK CYREG_PRT2_BIT_MASK
#define Ekko__BYP CYREG_PRT2_BYP
#define Ekko__CTL CYREG_PRT2_CTL
#define Ekko__DM0 CYREG_PRT2_DM0
#define Ekko__DM1 CYREG_PRT2_DM1
#define Ekko__DM2 CYREG_PRT2_DM2
#define Ekko__DR CYREG_PRT2_DR
#define Ekko__INP_DIS CYREG_PRT2_INP_DIS
#define Ekko__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Ekko__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Ekko__LCD_EN CYREG_PRT2_LCD_EN
#define Ekko__MASK 0x20u
#define Ekko__PORT 2u
#define Ekko__PRT CYREG_PRT2_PRT
#define Ekko__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Ekko__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Ekko__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Ekko__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Ekko__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Ekko__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Ekko__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Ekko__PS CYREG_PRT2_PS
#define Ekko__SHIFT 5u
#define Ekko__SLW CYREG_PRT2_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define LED1__0__MASK 0x04u
#define LED1__0__PC CYREG_PRT1_PC2
#define LED1__0__PORT 1u
#define LED1__0__SHIFT 2u
#define LED1__AG CYREG_PRT1_AG
#define LED1__AMUX CYREG_PRT1_AMUX
#define LED1__BIE CYREG_PRT1_BIE
#define LED1__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED1__BYP CYREG_PRT1_BYP
#define LED1__CTL CYREG_PRT1_CTL
#define LED1__DM0 CYREG_PRT1_DM0
#define LED1__DM1 CYREG_PRT1_DM1
#define LED1__DM2 CYREG_PRT1_DM2
#define LED1__DR CYREG_PRT1_DR
#define LED1__INP_DIS CYREG_PRT1_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT1_LCD_EN
#define LED1__MASK 0x04u
#define LED1__PORT 1u
#define LED1__PRT CYREG_PRT1_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED1__PS CYREG_PRT1_PS
#define LED1__SHIFT 2u
#define LED1__SLW CYREG_PRT1_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LED2__0__MASK 0x01u
#define LED2__0__PC CYREG_PRT12_PC0
#define LED2__0__PORT 12u
#define LED2__0__SHIFT 0u
#define LED2__AG CYREG_PRT12_AG
#define LED2__BIE CYREG_PRT12_BIE
#define LED2__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED2__BYP CYREG_PRT12_BYP
#define LED2__DM0 CYREG_PRT12_DM0
#define LED2__DM1 CYREG_PRT12_DM1
#define LED2__DM2 CYREG_PRT12_DM2
#define LED2__DR CYREG_PRT12_DR
#define LED2__INP_DIS CYREG_PRT12_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED2__MASK 0x01u
#define LED2__PORT 12u
#define LED2__PRT CYREG_PRT12_PRT
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED2__PS CYREG_PRT12_PS
#define LED2__SHIFT 0u
#define LED2__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED2__SLW CYREG_PRT12_SLW

/* PWM1 */
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define PWM1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define PWM1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define PWM1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define PWM1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PWM1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PWM1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PWM1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PWM1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PWM1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define PWM1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* PWM2 */
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PWM2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM2_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PWM2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* STBY */
#define STBY__0__INTTYPE CYREG_PICU2_INTTYPE2
#define STBY__0__MASK 0x04u
#define STBY__0__PC CYREG_PRT2_PC2
#define STBY__0__PORT 2u
#define STBY__0__SHIFT 2u
#define STBY__AG CYREG_PRT2_AG
#define STBY__AMUX CYREG_PRT2_AMUX
#define STBY__BIE CYREG_PRT2_BIE
#define STBY__BIT_MASK CYREG_PRT2_BIT_MASK
#define STBY__BYP CYREG_PRT2_BYP
#define STBY__CTL CYREG_PRT2_CTL
#define STBY__DM0 CYREG_PRT2_DM0
#define STBY__DM1 CYREG_PRT2_DM1
#define STBY__DM2 CYREG_PRT2_DM2
#define STBY__DR CYREG_PRT2_DR
#define STBY__INP_DIS CYREG_PRT2_INP_DIS
#define STBY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define STBY__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define STBY__LCD_EN CYREG_PRT2_LCD_EN
#define STBY__MASK 0x04u
#define STBY__PORT 2u
#define STBY__PRT CYREG_PRT2_PRT
#define STBY__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define STBY__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define STBY__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define STBY__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define STBY__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define STBY__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define STBY__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define STBY__PS CYREG_PRT2_PS
#define STBY__SHIFT 2u
#define STBY__SLW CYREG_PRT2_SLW

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x01u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x02u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x02u
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* INFR1 */
#define INFR1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define INFR1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define INFR1__INTC_MASK 0x01u
#define INFR1__INTC_NUMBER 0u
#define INFR1__INTC_PRIOR_NUM 7u
#define INFR1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define INFR1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define INFR1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* INFR2 */
#define INFR2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define INFR2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define INFR2__INTC_MASK 0x02u
#define INFR2__INTC_NUMBER 1u
#define INFR2__INTC_PRIOR_NUM 7u
#define INFR2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define INFR2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define INFR2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Slinea */
#define Slinea__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Slinea__0__MASK 0x20u
#define Slinea__0__PC CYREG_PRT0_PC5
#define Slinea__0__PORT 0u
#define Slinea__0__SHIFT 5u
#define Slinea__AG CYREG_PRT0_AG
#define Slinea__AMUX CYREG_PRT0_AMUX
#define Slinea__BIE CYREG_PRT0_BIE
#define Slinea__BIT_MASK CYREG_PRT0_BIT_MASK
#define Slinea__BYP CYREG_PRT0_BYP
#define Slinea__CTL CYREG_PRT0_CTL
#define Slinea__DM0 CYREG_PRT0_DM0
#define Slinea__DM1 CYREG_PRT0_DM1
#define Slinea__DM2 CYREG_PRT0_DM2
#define Slinea__DR CYREG_PRT0_DR
#define Slinea__INP_DIS CYREG_PRT0_INP_DIS
#define Slinea__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Slinea__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Slinea__LCD_EN CYREG_PRT0_LCD_EN
#define Slinea__MASK 0x20u
#define Slinea__PORT 0u
#define Slinea__PRT CYREG_PRT0_PRT
#define Slinea__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Slinea__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Slinea__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Slinea__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Slinea__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Slinea__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Slinea__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Slinea__PS CYREG_PRT0_PS
#define Slinea__SHIFT 5u
#define Slinea__SLW CYREG_PRT0_SLW

/* Control */
#define Control_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Sync_ctrl_reg__0__POS 0
#define Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Control_Sync_ctrl_reg__MASK 0x01u
#define Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* Slinea1 */
#define Slinea1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Slinea1__0__MASK 0x01u
#define Slinea1__0__PC CYREG_PRT3_PC0
#define Slinea1__0__PORT 3u
#define Slinea1__0__SHIFT 0u
#define Slinea1__AG CYREG_PRT3_AG
#define Slinea1__AMUX CYREG_PRT3_AMUX
#define Slinea1__BIE CYREG_PRT3_BIE
#define Slinea1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Slinea1__BYP CYREG_PRT3_BYP
#define Slinea1__CTL CYREG_PRT3_CTL
#define Slinea1__DM0 CYREG_PRT3_DM0
#define Slinea1__DM1 CYREG_PRT3_DM1
#define Slinea1__DM2 CYREG_PRT3_DM2
#define Slinea1__DR CYREG_PRT3_DR
#define Slinea1__INP_DIS CYREG_PRT3_INP_DIS
#define Slinea1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Slinea1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Slinea1__LCD_EN CYREG_PRT3_LCD_EN
#define Slinea1__MASK 0x01u
#define Slinea1__PORT 3u
#define Slinea1__PRT CYREG_PRT3_PRT
#define Slinea1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Slinea1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Slinea1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Slinea1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Slinea1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Slinea1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Slinea1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Slinea1__PS CYREG_PRT3_PS
#define Slinea1__SHIFT 0u
#define Slinea1__SLW CYREG_PRT3_SLW

/* Trigger */
#define Trigger__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Trigger__0__MASK 0x40u
#define Trigger__0__PC CYREG_PRT2_PC6
#define Trigger__0__PORT 2u
#define Trigger__0__SHIFT 6u
#define Trigger__AG CYREG_PRT2_AG
#define Trigger__AMUX CYREG_PRT2_AMUX
#define Trigger__BIE CYREG_PRT2_BIE
#define Trigger__BIT_MASK CYREG_PRT2_BIT_MASK
#define Trigger__BYP CYREG_PRT2_BYP
#define Trigger__CTL CYREG_PRT2_CTL
#define Trigger__DM0 CYREG_PRT2_DM0
#define Trigger__DM1 CYREG_PRT2_DM1
#define Trigger__DM2 CYREG_PRT2_DM2
#define Trigger__DR CYREG_PRT2_DR
#define Trigger__INP_DIS CYREG_PRT2_INP_DIS
#define Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Trigger__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Trigger__LCD_EN CYREG_PRT2_LCD_EN
#define Trigger__MASK 0x40u
#define Trigger__PORT 2u
#define Trigger__PRT CYREG_PRT2_PRT
#define Trigger__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Trigger__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Trigger__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Trigger__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Trigger__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Trigger__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Trigger__PS CYREG_PRT2_PS
#define Trigger__SHIFT 6u
#define Trigger__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Sumo"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
