Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 412563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 412563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk150_274 at time 432563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk150_274 at time 432563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 432563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 452563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 452563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk150_274 at time 472563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk153_277 at time 472563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 492563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 512563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 512563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 512563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 532563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 532563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 532563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk153_277 at time 552563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 552563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk150_274 at time 552563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 552563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 572563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 572563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 572563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 572563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 572563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk150_274 at time 592563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 592563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 592563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 592563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk153_277 at time 612563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 612563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk150_274 at time 632563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 632563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk150_274 at time 632563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk153_277 at time 652563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[7]/TChk150_274 at time 652563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk150_274 at time 672563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 672563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 672563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 672563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk150_274 at time 692563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 692563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk150_274 at time 712563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 712563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk150_274 at time 712563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 732563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 752563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 752563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 752563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk153_277 at time 752563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk153_277 at time 772563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 772563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 772563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 772563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk153_277 at time 792563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 792563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 792563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 792563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk153_277 at time 792563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 812563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 812563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 812563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 812563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 832563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk153_277 at time 852563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk150_274 at time 852563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 852563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 852563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 872563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk150_274 at time 872563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 872563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 892563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk153_277 at time 892563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 892563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 912563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk153_277 at time 912563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk150_274 at time 932563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk150_274 at time 932563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk150_274 at time 952563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[0]/TChk153_277 at time 972563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk150_274 at time 972563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[4]/TChk153_277 at time 972563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 972563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[1]/TChk153_277 at time 992563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[2]/TChk150_274 at time 992563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[3]/TChk153_277 at time 992563 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[5]/TChk150_274 at time 992563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2020.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /rgb2gray_tb/inst_rgb2gray/gray_data_reg[6]/TChk150_274 at time 992563 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
