{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "FIFo1.vhd FIFo1.BAK.vhd " "Backing up file \"FIFo1.vhd\" to \"FIFo1.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1651850128862 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO FIFo1.vhd " "Started upgrading IP component FIFO with file \"FIFo1.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850128863 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1651850140257 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850140258 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1651850151193 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.vhd soc_system.BAK.vhd " "Backing up file \"soc_system/synthesis/soc_system.vhd\" to \"soc_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1651850151199 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850151200 ""}
{ "Info" "" "" "2022.05.06.11:16:17 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.05.06.11:16:17 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1651850177239 ""}
{ "Info" "" "" "2022.05.06.11:16:17 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.05.06.11:16:17 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1651850177246 ""}
{ "Info" "soc_system_generation.rpt" "" "2022.05.06.11:16:44 Info: Saving generation log to C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Saving generation log to C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system" 0 0 "Shell" 0 -1 1651850204567 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1651850204568 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: qsys-generate \"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system.qsys\" --simulation=VHDL --allow-mixed-language-simulation --output-directory=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2022.05.06.11:16:44 Info: qsys-generate \"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system.qsys\" --simulation=VHDL --allow-mixed-language-simulation --output-directory=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1651850204571 ""}
{ "Info" "soc_system.qsys" "" "2022.05.06.11:16:44 Info: Loading FIFO_Version" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Loading FIFO_Version" 0 0 "Shell" 0 -1 1651850204620 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Reading input file" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Reading input file" 0 0 "Shell" 0 -1 1651850204983 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Adding busy_in \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Adding busy_in \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850204985 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Parameterizing module busy_in" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Parameterizing module busy_in" 0 0 "Shell" 0 -1 1651850204986 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1651850204986 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1651850204987 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Adding dac_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Adding dac_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850204997 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Parameterizing module dac_pio" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Parameterizing module dac_pio" 0 0 "Shell" 0 -1 1651850204997 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Adding fake_OK \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Adding fake_OK \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850204998 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Parameterizing module fake_OK" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Parameterizing module fake_OK" 0 0 "Shell" 0 -1 1651850204998 ""}
{ "Info" "" "" "2022.05.06.11:16:44 Info: Adding fifo_wrfull \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:44 Info: Adding fifo_wrfull \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850204998 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module fifo_wrfull" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module fifo_wrfull" 0 0 "Shell" 0 -1 1651850205005 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1651850205005 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1651850205006 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding hps_0 \[altera_hps 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding hps_0 \[altera_hps 21.1\]" 0 0 "Shell" 0 -1 1651850205006 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1651850205008 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1651850205011 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1651850205012 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1651850205012 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1651850205012 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1651850205013 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1651850205013 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding led_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding led_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850205013 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1651850205014 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding new_word_ready \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding new_word_ready \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850205014 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module new_word_ready" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module new_word_ready" 0 0 "Shell" 0 -1 1651850205014 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" 0 0 "Shell" 0 -1 1651850205014 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1651850205015 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding opal_kelly_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding opal_kelly_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850205015 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module opal_kelly_pio" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module opal_kelly_pio" 0 0 "Shell" 0 -1 1651850205015 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" 0 0 "Shell" 0 -1 1651850205016 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1651850205016 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Adding system_reset \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Adding system_reset \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850205016 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing module system_reset" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing module system_reset" 0 0 "Shell" 0 -1 1651850205016 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Building connections" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Building connections" 0 0 "Shell" 0 -1 1651850205017 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Parameterizing connections" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1651850205018 ""}
{ "Info" "" "" "2022.05.06.11:16:45 Info: Validating" {  } {  } 0 0 "2022.05.06.11:16:45 Info: Validating" 0 0 "Shell" 0 -1 1651850205019 ""}
{ "Info" "" "" "2022.05.06.11:16:51 Info: Done reading input file" {  } {  } 0 0 "2022.05.06.11:16:51 Info: Done reading input file" 0 0 "Shell" 0 -1 1651850211356 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1651850214069 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1651850214069 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1651850214069 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1651850214069 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2022.05.06.11:16:54 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2022.05.06.11:16:54 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1651850214069 ""}
{ "Warning" "" "" "2022.05.06.11:16:54 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2022.05.06.11:16:54 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1651850214070 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1651850214071 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1651850214072 ""}
{ "Info" "" "" "2022.05.06.11:16:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.05.06.11:16:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1651850214072 ""}
{ "Info" "" "" "2022.05.06.11:16:55 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" {  } {  } 0 0 "2022.05.06.11:16:55 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1651850215407 ""}
{ "Info" "" "" "2022.05.06.11:17:02 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2022.05.06.11:17:02 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1651850222888 ""}
{ "Warning" "" "" "2022.05.06.11:17:03 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2022.05.06.11:17:03 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1651850223600 ""}
{ "Warning" "" "" "2022.05.06.11:17:03 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2022.05.06.11:17:03 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1651850223600 ""}
{ "Warning" "" "" "2022.05.06.11:17:03 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.05.06.11:17:03 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1651850223601 ""}
{ "Warning" "" "" "2022.05.06.11:17:03 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.05.06.11:17:03 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1651850223601 ""}
{ "Info" "" "" "2022.05.06.11:17:08 Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'" {  } {  } 0 0 "2022.05.06.11:17:08 Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'" 0 0 "Shell" 0 -1 1651850228562 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:08 Info: busy_in:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen//soc_system_busy_in_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen" {  } {  } 0 0 "2022.05.06.11:17:08 Info: busy_in:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen//soc_system_busy_in_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen" 0 0 "Shell" 0 -1 1651850228562 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: busy_in: Done RTL generation for module 'soc_system_busy_in'" {  } {  } 0 0 "2022.05.06.11:17:09 Info: busy_in: Done RTL generation for module 'soc_system_busy_in'" 0 0 "Shell" 0 -1 1651850229170 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: busy_in: \"soc_system\" instantiated altera_avalon_pio \"busy_in\"" {  } {  } 0 0 "2022.05.06.11:17:09 Info: busy_in: \"soc_system\" instantiated altera_avalon_pio \"busy_in\"" 0 0 "Shell" 0 -1 1651850229176 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'" {  } {  } 0 0 "2022.05.06.11:17:09 Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'" 0 0 "Shell" 0 -1 1651850229180 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:09 Info: dac_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen//soc_system_dac_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen" {  } {  } 0 0 "2022.05.06.11:17:09 Info: dac_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen//soc_system_dac_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen" 0 0 "Shell" 0 -1 1651850229180 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'" {  } {  } 0 0 "2022.05.06.11:17:09 Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'" 0 0 "Shell" 0 -1 1651850229365 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: dac_pio: \"soc_system\" instantiated altera_avalon_pio \"dac_pio\"" {  } {  } 0 0 "2022.05.06.11:17:09 Info: dac_pio: \"soc_system\" instantiated altera_avalon_pio \"dac_pio\"" 0 0 "Shell" 0 -1 1651850229371 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'" {  } {  } 0 0 "2022.05.06.11:17:09 Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'" 0 0 "Shell" 0 -1 1651850229375 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:09 Info: fake_OK:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen//soc_system_fake_OK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen" {  } {  } 0 0 "2022.05.06.11:17:09 Info: fake_OK:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen//soc_system_fake_OK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen" 0 0 "Shell" 0 -1 1651850229375 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'" {  } {  } 0 0 "2022.05.06.11:17:09 Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'" 0 0 "Shell" 0 -1 1651850229554 ""}
{ "Info" "" "" "2022.05.06.11:17:09 Info: fake_OK: \"soc_system\" instantiated altera_avalon_pio \"fake_OK\"" {  } {  } 0 0 "2022.05.06.11:17:09 Info: fake_OK: \"soc_system\" instantiated altera_avalon_pio \"fake_OK\"" 0 0 "Shell" 0 -1 1651850229560 ""}
{ "Info" "" "" "2022.05.06.11:17:10 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2022.05.06.11:17:10 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1651850230234 ""}
{ "Info" "" "" "2022.05.06.11:17:10 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.05.06.11:17:10 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1651850230236 ""}
{ "Info" "" "" "2022.05.06.11:17:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2022.05.06.11:17:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1651850230756 ""}
{ "Info" "" "" "2022.05.06.11:17:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.05.06.11:17:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1651850231127 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2022.05.06.11:17:11 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2022.05.06.11:17:11 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1651850231129 ""}
{ "Warning" "" "" "2022.05.06.11:17:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2022.05.06.11:17:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1651850231130 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.05.06.11:17:13 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1651850233381 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2022.05.06.11:17:13 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1651850233387 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.05.06.11:17:13 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1651850233400 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:13 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen" {  } {  } 0 0 "2022.05.06.11:17:13 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen" 0 0 "Shell" 0 -1 1651850233400 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.05.06.11:17:13 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1651850233733 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.05.06.11:17:13 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1651850233740 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.05.06.11:17:13 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1651850233743 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:13 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen" {  } {  } 0 0 "2022.05.06.11:17:13 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen" 0 0 "Shell" 0 -1 1651850233743 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.05.06.11:17:13 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1651850233919 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.05.06.11:17:13 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1651850233922 ""}
{ "Info" "" "" "2022.05.06.11:17:13 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2022.05.06.11:17:13 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1651850233926 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:13 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen" {  } {  } 0 0 "2022.05.06.11:17:13 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1651850233926 ""}
{ "Info" "" "" "2022.05.06.11:17:14 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2022.05.06.11:17:14 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1651850234224 ""}
{ "Info" "" "" "2022.05.06.11:17:14 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2022.05.06.11:17:14 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1651850234242 ""}
{ "Info" "" "" "2022.05.06.11:17:14 Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'" {  } {  } 0 0 "2022.05.06.11:17:14 Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'" 0 0 "Shell" 0 -1 1651850234245 ""}
{ "Info" "  ]" "" "2022.05.06.11:17:14 Info: opal_kelly_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen//soc_system_opal_kelly_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen" {  } {  } 0 0 "2022.05.06.11:17:14 Info: opal_kelly_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen//soc_system_opal_kelly_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen" 0 0 "Shell" 0 -1 1651850234245 ""}
{ "Info" "" "" "2022.05.06.11:17:14 Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'" {  } {  } 0 0 "2022.05.06.11:17:14 Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'" 0 0 "Shell" 0 -1 1651850234426 ""}
{ "Info" "" "" "2022.05.06.11:17:14 Info: opal_kelly_pio: \"soc_system\" instantiated altera_avalon_pio \"opal_kelly_pio\"" {  } {  } 0 0 "2022.05.06.11:17:14 Info: opal_kelly_pio: \"soc_system\" instantiated altera_avalon_pio \"opal_kelly_pio\"" 0 0 "Shell" 0 -1 1651850234429 ""}
{ "Info" "" "" "2022.05.06.11:17:14 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.05.06.11:17:14 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1651850234437 ""}
{ "Info" "" "" "2022.05.06.11:17:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850243466 ""}
{ "Info" "" "" "2022.05.06.11:17:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850243760 ""}
{ "Info" "" "" "2022.05.06.11:17:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850244048 ""}
{ "Info" "" "" "2022.05.06.11:17:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850244332 ""}
{ "Info" "" "" "2022.05.06.11:17:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850244616 ""}
{ "Info" "" "" "2022.05.06.11:17:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850244907 ""}
{ "Info" "" "" "2022.05.06.11:17:25 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:25 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850245219 ""}
{ "Info" "" "" "2022.05.06.11:17:25 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:25 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850245501 ""}
{ "Info" "" "" "2022.05.06.11:17:25 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:25 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850245786 ""}
{ "Info" "" "" "2022.05.06.11:17:26 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:26 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850246071 ""}
{ "Info" "" "" "2022.05.06.11:17:26 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:26 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850246360 ""}
{ "Info" "" "" "2022.05.06.11:17:26 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:17:26 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850246711 ""}
{ "Info" "" "" "2022.05.06.11:17:30 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.05.06.11:17:30 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1651850250893 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1651850252145 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1651850252156 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1651850252159 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1651850252177 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1651850252240 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1651850252253 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1651850252262 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1651850252269 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1651850252275 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1651850252284 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1651850252292 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1651850252296 ""}
{ "Info" "" "" "2022.05.06.11:17:32 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.05.06.11:17:32 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1651850252446 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1651850253168 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1651850253176 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1651850253183 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1651850253197 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1651850253204 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1651850253217 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1651850253236 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1651850253251 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1651850253264 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1651850253276 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1651850253288 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1651850253301 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1651850253314 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1651850253330 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253339 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253340 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1651850253390 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253399 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253400 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253400 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1651850253408 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1651850253412 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1651850253415 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1651850253436 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1651850253449 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253455 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1651850253461 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253462 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1651850253469 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253470 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1651850253472 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1651850253475 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1651850253478 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1651850253480 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1651850253487 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253488 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1651850253496 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253497 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1651850253506 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253507 ""}
{ "Info" "" "" "2022.05.06.11:17:33 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2022.05.06.11:17:33 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1651850253517 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253517 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850253523 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1651850254148 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1651850254856 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1651850254881 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254882 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254882 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254882 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1651850254901 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1651850254913 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1651850254916 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1651850254923 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254923 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1651850254926 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1651850254933 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254934 ""}
{ "Info" "" "" "2022.05.06.11:17:34 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.05.06.11:17:34 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1651850254994 ""}
{ "Info" "verbosity_pkg.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254995 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254996 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850254997 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850255003 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850255004 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850255004 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1651850255005 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.05.06.11:17:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1651850255016 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.05.06.11:17:35 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1651850255020 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: soc_system: Done \"soc_system\" with 68 modules, 110 files" {  } {  } 0 0 "2022.05.06.11:17:35 Info: soc_system: Done \"soc_system\" with 68 modules, 110 files" 0 0 "Shell" 0 -1 1651850255020 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.05.06.11:17:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1651850255055 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1651850255055 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.05.06.11:17:35 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1651850255055 ""}
{ "Info" "" --use-relative-paths=true" "" "2022.05.06.11:17:35 Info: sim-script-gen --spd=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: sim-script-gen --spd=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255055 ""}
{ "Info" " --use-relative-paths=true" "" "2022.05.06.11:17:35 Info: Doing: ip-make-simscript --spd=C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\soc_system.spd --output-directory=C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Doing: ip-make-simscript --spd=C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\soc_system.spd --output-directory=C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255058 ""}
{ "Info" " directory:" "" "2022.05.06.11:17:35 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255653 ""}
{ "Info" "msim_setup.tcl" "" "2022.05.06.11:17:35 Info:     mentor" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     mentor" 0 0 "Shell" 0 -1 1651850255660 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2022.05.06.11:17:35 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1651850255663 ""}
{ "Info" " directory:" "" "2022.05.06.11:17:35 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255677 ""}
{ "Info" "synopsys_sim.setup" "" "2022.05.06.11:17:35 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1651850255682 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.05.06.11:17:35 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1651850255686 ""}
{ "Info" " directory:" "" "2022.05.06.11:17:35 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255706 ""}
{ "Info" "cds.lib" "" "2022.05.06.11:17:35 Info:     cadence" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     cadence" 0 0 "Shell" 0 -1 1651850255710 ""}
{ "Info" "hdl.var" "" "2022.05.06.11:17:35 Info:     cadence" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     cadence" 0 0 "Shell" 0 -1 1651850255862 ""}
{ "Info" "ncsim_setup.sh" "" "2022.05.06.11:17:35 Info:     cadence" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     cadence" 0 0 "Shell" 0 -1 1651850255867 ""}
{ "Info" " directory" "" "2022.05.06.11:17:35 Info:     62 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     62 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1651850255867 ""}
{ "Info" " directory:" "" "2022.05.06.11:17:35 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255875 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.05.06.11:17:35 Info:     aldec" {  } {  } 0 0 "2022.05.06.11:17:35 Info:     aldec" 0 0 "Shell" 0 -1 1651850255884 ""}
{ "Info" "." "" "2022.05.06.11:17:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" {  } {  } 0 0 "2022.05.06.11:17:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation" 0 0 "Shell" 0 -1 1651850255884 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2022.05.06.11:17:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1651850255884 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2022.05.06.11:17:35 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1651850255884 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1651850255884 ""}
{ "Info" "" "" "2022.05.06.11:17:35 Info: qsys-generate \"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\" --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2022.05.06.11:17:35 Info: qsys-generate \"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\" --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1651850255884 ""}
{ "Info" "soc_system.qsys" "" "2022.05.06.11:17:35 Info: Loading FIFO_Version" {  } {  } 0 0 "2022.05.06.11:17:35 Info: Loading FIFO_Version" 0 0 "Shell" 0 -1 1651850255886 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Reading input file" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Reading input file" 0 0 "Shell" 0 -1 1651850256226 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding busy_in \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding busy_in \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256229 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module busy_in" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module busy_in" 0 0 "Shell" 0 -1 1651850256230 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1651850256231 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1651850256232 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding dac_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding dac_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256232 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module dac_pio" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module dac_pio" 0 0 "Shell" 0 -1 1651850256233 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding fake_OK \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding fake_OK \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256233 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module fake_OK" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module fake_OK" 0 0 "Shell" 0 -1 1651850256234 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding fifo_wrfull \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding fifo_wrfull \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256234 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module fifo_wrfull" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module fifo_wrfull" 0 0 "Shell" 0 -1 1651850256235 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1651850256235 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1651850256235 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding hps_0 \[altera_hps 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding hps_0 \[altera_hps 21.1\]" 0 0 "Shell" 0 -1 1651850256235 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1651850256244 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1651850256270 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1651850256270 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1651850256271 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1651850256271 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1651850256271 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1651850256271 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding led_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding led_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256272 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1651850256272 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding new_word_ready \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding new_word_ready \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256272 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module new_word_ready" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module new_word_ready" 0 0 "Shell" 0 -1 1651850256272 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" 0 0 "Shell" 0 -1 1651850256272 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1651850256272 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding opal_kelly_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding opal_kelly_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module opal_kelly_pio" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module opal_kelly_pio" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Adding system_reset \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Adding system_reset \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing module system_reset" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing module system_reset" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Building connections" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Building connections" 0 0 "Shell" 0 -1 1651850256273 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Parameterizing connections" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1651850256275 ""}
{ "Info" "" "" "2022.05.06.11:17:36 Info: Validating" {  } {  } 0 0 "2022.05.06.11:17:36 Info: Validating" 0 0 "Shell" 0 -1 1651850256275 ""}
{ "Info" "" "" "2022.05.06.11:17:44 Info: Done reading input file" {  } {  } 0 0 "2022.05.06.11:17:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1651850264116 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1651850266931 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1651850266931 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1651850266931 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1651850266931 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2022.05.06.11:17:46 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2022.05.06.11:17:46 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1651850266932 ""}
{ "Warning" "" "" "2022.05.06.11:17:46 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2022.05.06.11:17:46 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1651850266932 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1651850266933 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1651850266933 ""}
{ "Info" "" "" "2022.05.06.11:17:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.05.06.11:17:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1651850266933 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.05.06.11:17:47 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1651850267241 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1651850267241 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info:" {  } {  } 0 0 "2022.05.06.11:17:47 Info:" 0 0 "Shell" 0 -1 1651850267241 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1651850267241 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: qsys-generate \"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system.qsys\" --synthesis=VHDL --output-directory=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2022.05.06.11:17:47 Info: qsys-generate \"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system.qsys\" --synthesis=VHDL --output-directory=\"C:\\Users\\Alan\\Desktop\\Soc System DE-0 Compiled Edition 21\\SoC\\FIFO_Version\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1651850267242 ""}
{ "Info" "soc_system.qsys" "" "2022.05.06.11:17:47 Info: Loading FIFO_Version" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Loading FIFO_Version" 0 0 "Shell" 0 -1 1651850267244 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Reading input file" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Reading input file" 0 0 "Shell" 0 -1 1651850267502 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding busy_in \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding busy_in \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267503 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module busy_in" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module busy_in" 0 0 "Shell" 0 -1 1651850267503 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1651850267503 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1651850267503 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding dac_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding dac_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267503 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module dac_pio" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module dac_pio" 0 0 "Shell" 0 -1 1651850267503 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding fake_OK \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding fake_OK \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module fake_OK" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module fake_OK" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding fifo_wrfull \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding fifo_wrfull \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module fifo_wrfull" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module fifo_wrfull" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding hps_0 \[altera_hps 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding hps_0 \[altera_hps 21.1\]" 0 0 "Shell" 0 -1 1651850267504 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1651850267506 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1651850267516 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1651850267516 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1651850267516 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1651850267516 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1651850267516 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1651850267516 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding led_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding led_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267517 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1651850267517 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding new_word_ready \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding new_word_ready \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267517 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module new_word_ready" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module new_word_ready" 0 0 "Shell" 0 -1 1651850267517 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" 0 0 "Shell" 0 -1 1651850267517 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1651850267517 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding opal_kelly_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding opal_kelly_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module opal_kelly_pio" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module opal_kelly_pio" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Adding system_reset \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Adding system_reset \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing module system_reset" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing module system_reset" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Building connections" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Building connections" 0 0 "Shell" 0 -1 1651850267518 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Parameterizing connections" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1651850267519 ""}
{ "Info" "" "" "2022.05.06.11:17:47 Info: Validating" {  } {  } 0 0 "2022.05.06.11:17:47 Info: Validating" 0 0 "Shell" 0 -1 1651850267520 ""}
{ "Info" "" "" "2022.05.06.11:17:56 Info: Done reading input file" {  } {  } 0 0 "2022.05.06.11:17:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1651850276120 ""}
{ "Info" "" "" "2022.05.06.11:17:59 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.06.11:17:59 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1651850279721 ""}
{ "Info" "" "" "2022.05.06.11:17:59 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.05.06.11:17:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2022.05.06.11:17:59 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.05.06.11:17:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1651850279721 ""}
{ "Info" "" "" "2022.05.06.11:17:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.05.06.11:17:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1651850279721 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2022.05.06.11:17:59 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2022.05.06.11:17:59 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1651850279721 ""}
{ "Warning" "" "" "2022.05.06.11:17:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2022.05.06.11:17:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1651850279722 ""}
{ "Info" "" "" "2022.05.06.11:17:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.05.06.11:17:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1651850279723 ""}
{ "Info" "" "" "2022.05.06.11:17:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.05.06.11:17:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1651850279723 ""}
{ "Info" "" "" "2022.05.06.11:17:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.05.06.11:17:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1651850279723 ""}
{ "Info" "" "" "2022.05.06.11:18:01 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.05.06.11:18:01 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1651850281798 ""}
{ "Info" "" "" "2022.05.06.11:18:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2022.05.06.11:18:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1651850287333 ""}
{ "Warning" "" "" "2022.05.06.11:18:07 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2022.05.06.11:18:07 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1651850287987 ""}
{ "Warning" "" "" "2022.05.06.11:18:07 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2022.05.06.11:18:07 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1651850287987 ""}
{ "Warning" "" "" "2022.05.06.11:18:07 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.05.06.11:18:07 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1651850287988 ""}
{ "Warning" "" "" "2022.05.06.11:18:07 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.05.06.11:18:07 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1651850287988 ""}
{ "Info" "" "" "2022.05.06.11:18:12 Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'" {  } {  } 0 0 "2022.05.06.11:18:12 Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'" 0 0 "Shell" 0 -1 1651850292891 ""}
{ "Info" "soc_system_busy_in_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:12 Info: busy_in:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0063_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0063_busy_in_gen/" {  } {  } 0 0 "2022.05.06.11:18:12 Info: busy_in:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0063_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0063_busy_in_gen/" 0 0 "Shell" 0 -1 1651850292891 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: busy_in: Done RTL generation for module 'soc_system_busy_in'" {  } {  } 0 0 "2022.05.06.11:18:13 Info: busy_in: Done RTL generation for module 'soc_system_busy_in'" 0 0 "Shell" 0 -1 1651850293060 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: busy_in: \"soc_system\" instantiated altera_avalon_pio \"busy_in\"" {  } {  } 0 0 "2022.05.06.11:18:13 Info: busy_in: \"soc_system\" instantiated altera_avalon_pio \"busy_in\"" 0 0 "Shell" 0 -1 1651850293068 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'" {  } {  } 0 0 "2022.05.06.11:18:13 Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'" 0 0 "Shell" 0 -1 1651850293070 ""}
{ "Info" "soc_system_dac_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:13 Info: dac_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0064_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0064_dac_pio_gen/" {  } {  } 0 0 "2022.05.06.11:18:13 Info: dac_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0064_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0064_dac_pio_gen/" 0 0 "Shell" 0 -1 1651850293070 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'" {  } {  } 0 0 "2022.05.06.11:18:13 Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'" 0 0 "Shell" 0 -1 1651850293240 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: dac_pio: \"soc_system\" instantiated altera_avalon_pio \"dac_pio\"" {  } {  } 0 0 "2022.05.06.11:18:13 Info: dac_pio: \"soc_system\" instantiated altera_avalon_pio \"dac_pio\"" 0 0 "Shell" 0 -1 1651850293246 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'" {  } {  } 0 0 "2022.05.06.11:18:13 Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'" 0 0 "Shell" 0 -1 1651850293249 ""}
{ "Info" "soc_system_fake_OK_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:13 Info: fake_OK:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0065_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0065_fake_OK_gen/" {  } {  } 0 0 "2022.05.06.11:18:13 Info: fake_OK:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0065_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0065_fake_OK_gen/" 0 0 "Shell" 0 -1 1651850293249 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'" {  } {  } 0 0 "2022.05.06.11:18:13 Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'" 0 0 "Shell" 0 -1 1651850293446 ""}
{ "Info" "" "" "2022.05.06.11:18:13 Info: fake_OK: \"soc_system\" instantiated altera_avalon_pio \"fake_OK\"" {  } {  } 0 0 "2022.05.06.11:18:13 Info: fake_OK: \"soc_system\" instantiated altera_avalon_pio \"fake_OK\"" 0 0 "Shell" 0 -1 1651850293450 ""}
{ "Info" "" "" "2022.05.06.11:18:14 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2022.05.06.11:18:14 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1651850294234 ""}
{ "Info" "" "" "2022.05.06.11:18:14 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.05.06.11:18:14 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1651850294234 ""}
{ "Info" "" "" "2022.05.06.11:18:14 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2022.05.06.11:18:14 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1651850294803 ""}
{ "Info" "" "" "2022.05.06.11:18:15 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.05.06.11:18:15 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1651850295159 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2022.05.06.11:18:15 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2022.05.06.11:18:15 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1651850295161 ""}
{ "Warning" "" "" "2022.05.06.11:18:15 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2022.05.06.11:18:15 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1651850295162 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.05.06.11:18:17 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1651850297112 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2022.05.06.11:18:17 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1651850297114 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.05.06.11:18:17 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1651850297127 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:17 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0067_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0067_jtag_uart_gen/" {  } {  } 0 0 "2022.05.06.11:18:17 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0067_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0067_jtag_uart_gen/" 0 0 "Shell" 0 -1 1651850297127 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.05.06.11:18:17 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1651850297347 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.05.06.11:18:17 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1651850297361 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.05.06.11:18:17 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1651850297367 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:17 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0068_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0068_led_pio_gen/" {  } {  } 0 0 "2022.05.06.11:18:17 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0068_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0068_led_pio_gen/" 0 0 "Shell" 0 -1 1651850297367 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.05.06.11:18:17 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1651850297603 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.05.06.11:18:17 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1651850297610 ""}
{ "Info" "" "" "2022.05.06.11:18:17 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2022.05.06.11:18:17 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1651850297626 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:17 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0069_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0069_onchip_memory2_0_gen/" {  } {  } 0 0 "2022.05.06.11:18:17 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0069_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0069_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1651850297626 ""}
{ "Info" "" "" "2022.05.06.11:18:18 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2022.05.06.11:18:18 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1651850298190 ""}
{ "Info" "" "" "2022.05.06.11:18:18 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2022.05.06.11:18:18 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1651850298228 ""}
{ "Info" "" "" "2022.05.06.11:18:18 Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'" {  } {  } 0 0 "2022.05.06.11:18:18 Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'" 0 0 "Shell" 0 -1 1651850298234 ""}
{ "Info" "soc_system_opal_kelly_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.06.11:18:18 Info: opal_kelly_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0070_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0070_opal_kelly_pio_gen/" {  } {  } 0 0 "2022.05.06.11:18:18 Info: opal_kelly_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0070_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0070_opal_kelly_pio_gen/" 0 0 "Shell" 0 -1 1651850298234 ""}
{ "Info" "" "" "2022.05.06.11:18:18 Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'" {  } {  } 0 0 "2022.05.06.11:18:18 Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'" 0 0 "Shell" 0 -1 1651850298530 ""}
{ "Info" "" "" "2022.05.06.11:18:18 Info: opal_kelly_pio: \"soc_system\" instantiated altera_avalon_pio \"opal_kelly_pio\"" {  } {  } 0 0 "2022.05.06.11:18:18 Info: opal_kelly_pio: \"soc_system\" instantiated altera_avalon_pio \"opal_kelly_pio\"" 0 0 "Shell" 0 -1 1651850298533 ""}
{ "Info" "" "" "2022.05.06.11:18:18 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.05.06.11:18:18 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1651850298535 ""}
{ "Info" "" "" "2022.05.06.11:18:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850307611 ""}
{ "Info" "" "" "2022.05.06.11:18:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850307987 ""}
{ "Info" "" "" "2022.05.06.11:18:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850308319 ""}
{ "Info" "" "" "2022.05.06.11:18:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850308660 ""}
{ "Info" "" "" "2022.05.06.11:18:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850309007 ""}
{ "Info" "" "" "2022.05.06.11:18:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850309307 ""}
{ "Info" "" "" "2022.05.06.11:18:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850309639 ""}
{ "Info" "" "" "2022.05.06.11:18:29 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:29 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850309979 ""}
{ "Info" "" "" "2022.05.06.11:18:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850310307 ""}
{ "Info" "" "" "2022.05.06.11:18:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850310655 ""}
{ "Info" "" "" "2022.05.06.11:18:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850310966 ""}
{ "Info" "" "" "2022.05.06.11:18:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.06.11:18:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1651850311291 ""}
{ "Info" "" "" "2022.05.06.11:18:36 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.05.06.11:18:36 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1651850316173 ""}
{ "Info" "" "" "2022.05.06.11:18:37 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.05.06.11:18:37 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1651850317721 ""}
{ "Info" "" "" "2022.05.06.11:18:37 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.05.06.11:18:37 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1651850317728 ""}
{ "Info" "" "" "2022.05.06.11:18:37 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.05.06.11:18:37 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1651850317734 ""}
{ "Info" "" "" "2022.05.06.11:18:37 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.05.06.11:18:37 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1651850317737 ""}
{ "Info" "" "" "2022.05.06.11:18:37 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.05.06.11:18:37 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1651850317744 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1651850318215 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1651850318218 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1651850318223 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1651850318228 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1651850318230 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1651850318236 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1651850318242 ""}
{ "Info" "" "" "2022.05.06.11:18:38 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.05.06.11:18:38 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1651850318346 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1651850319340 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1651850319344 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1651850319348 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1651850319352 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1651850319353 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1651850319355 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1651850319370 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1651850319398 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1651850319423 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1651850319453 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1651850319468 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1651850319482 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1651850319497 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1651850319501 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319517 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319519 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1651850319525 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319543 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319546 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319547 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1651850319555 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1651850319562 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1651850319567 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1651850319582 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1651850319595 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319609 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1651850319625 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319628 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1651850319641 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319642 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1651850319649 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1651850319656 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1651850319667 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1651850319675 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1651850319683 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319684 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1651850319693 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319694 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1651850319713 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319716 ""}
{ "Info" "" "" "2022.05.06.11:18:39 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2022.05.06.11:18:39 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1651850319719 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319735 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850319751 ""}
{ "Info" "" "" "2022.05.06.11:18:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.05.06.11:18:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1651850320600 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1651850321401 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1651850321404 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850321405 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850321405 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850321405 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1651850321428 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1651850321447 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1651850321453 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1651850321471 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850321472 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1651850321475 ""}
{ "Info" "" "" "2022.05.06.11:18:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.05.06.11:18:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1651850321500 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1651850321502 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1651850340437 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1651850340437 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1651850340438 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1651850340438 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1651850340439 ""}
{ "Error" "hps_AC_ROM.hex" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9118_5787807544789778905.dir/0004_seq_gen" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9118_5787807544789778905.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1651850340439 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1651850340441 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1651850340441 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:42 Info:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:42 Info:" 0 0 "Shell" 0 -1 1651850340442 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1651850340442 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:" 0 0 "Shell" 0 -1 1651850340443 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1651850340443 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:" 0 0 "Shell" 0 -1 1651850340443 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1651850340444 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:" 0 0 "Shell" 0 -1 1651850340444 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1651850340444 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:48 Warning: Ignored parameter assignment device=5CSEMA4U23C6" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:48 Warning: Ignored parameter assignment device=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1651850340445 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:48 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:48 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1651850340445 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1651850340446 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.seq: This module has no ports or interfaces" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.seq: This module has no ports or interfaces" 0 0 "Shell" 0 -1 1651850340447 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1651850340448 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1651850340449 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1651850340449 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1651850340450 ""}
{ "Warning" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1651850340451 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1651850340452 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:54 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:54 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1651850340453 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:54 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:54 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1651850340453 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:55 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:55 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1651850340454 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" 0 0 "Shell" 0 -1 1651850340454 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: *****************************" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: *****************************" 0 0 "Shell" 0 -1 1651850340454 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" 0 0 "Shell" 0 -1 1651850340454 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" 0 0 "Shell" 0 -1 1651850340454 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: script after running Synthesis and before Fitting." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: script after running Synthesis and before Fitting." 0 0 "Shell" 0 -1 1651850340455 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" 0 0 "Shell" 0 -1 1651850340455 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: *****************************" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: *****************************" 0 0 "Shell" 0 -1 1651850340455 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:" 0 0 "Shell" 0 -1 1651850340455 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1651850340455 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1651850340456 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1651850340456 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1651850340456 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Please install WSL and try again." {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1651850340456 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: child process exited abnormally" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1651850340456 ""}
{ "Error" "hps_AC_ROM.hex" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9118_5787807544789778905.dir/0004_seq_gen" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9118_5787807544789778905.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1651850340457 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: while executing" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: while executing" 0 0 "Shell" 0 -1 1651850340457 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1651850340457 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: (\"foreach\" body line 4)" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1651850340457 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: invoked from within" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1651850340458 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1651850340458 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1651850340458 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1651850340459 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:         add_fileset_file \$...\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1651850340459 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1651850340459 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: invoked from within" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1651850340459 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1651850340460 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: (\"if\" then script line 4)" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: (\"if\" then script line 4)" 0 0 "Shell" 0 -1 1651850340460 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: invoked from within" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1651850340460 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" 0 0 "Shell" 0 -1 1651850340460 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" 0 0 "Shell" 0 -1 1651850340461 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border:         add_fileset_file \$top_level_fi...\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border:         add_fileset_file \$top_level_fi...\"" 0 0 "Shell" 0 -1 1651850340461 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: (procedure \"generate_files\" line 4)" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: (procedure \"generate_files\" line 4)" 0 0 "Shell" 0 -1 1651850340461 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: invoked from within" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1651850340461 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" 0 0 "Shell" 0 -1 1651850340462 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: (procedure \"generate_synth\" line 3)" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: (procedure \"generate_synth\" line 3)" 0 0 "Shell" 0 -1 1651850340462 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: invoked from within" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1651850340462 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" 0 0 "Shell" 0 -1 1651850340462 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" 0 0 "Shell" 0 -1 1651850340462 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1651850340463 ""}
{ "Error" "" "" "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" {  } {  } 0 0 "2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" 0 0 "Shell" 0 -1 1651850340463 ""}
{ "Info" "" "" "2022.05.06.11:19:01 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.05.06.11:19:01 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1651850341060 ""}
{ "Error" "" "" "2022.05.06.11:19:01 Error: Generation stopped, 2 or more modules remaining" {  } {  } 0 0 "2022.05.06.11:19:01 Error: Generation stopped, 2 or more modules remaining" 0 0 "Shell" 0 -1 1651850341072 ""}
{ "Info" "" "" "2022.05.06.11:19:01 Info: soc_system: Done \"soc_system\" with 68 modules, 126 files" {  } {  } 0 0 "2022.05.06.11:19:01 Info: soc_system: Done \"soc_system\" with 68 modules, 126 files" 0 0 "Shell" 0 -1 1651850341072 ""}
{ "Error" "" "" "2022.05.06.11:19:02 Error: qsys-generate failed with exit code 1: 70 Errors, 8 Warnings" {  } {  } 0 0 "2022.05.06.11:19:02 Error: qsys-generate failed with exit code 1: 70 Errors, 8 Warnings" 0 0 "Shell" 0 -1 1651850342719 ""}
{ "Info" "" "" "2022.05.06.11:19:02 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.05.06.11:19:02 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1651850342719 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1651850349669 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1651850349669 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "newpll.vhd newpll.BAK.vhd " "Backing up file \"newpll.vhd\" to \"newpll.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1651850349671 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll newpll.vhd " "Started upgrading IP component altera_pll with file \"newpll.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850349671 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO FIFo1.vhd " "Completed upgrading IP component FIFO with file \"FIFo1.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850408178 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850408181 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1651850408181 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll newpll.vhd " "Completed upgrading IP component altera_pll with file \"newpll.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1651850408182 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1651850415143 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 65 s 27 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 65 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651850415143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  6 11:20:15 2022 " "Processing ended: Fri May  6 11:20:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651850415143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:05:06 " "Elapsed time: 00:05:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651850415143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651850415143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1651850415143 ""}
