<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<title>CurrentProj</title>
<style type="text/css">
<!--
body {
	margin-left: 0px;
	margin-top: 0px;
}
-->
</style>
<link href="styles/font.css" rel="stylesheet" type="text/css">
<style type="text/css">
<!--
.style11 {font-family: "Times New Roman", Times, serif}
.style12 {
	font-size: 24px;
	font-weight: bold;
}
.style14 {font-size: medium}
-->
</style>
</head>

<body>
<table width="663" border="0" cellpadding="0" cellspacing="0">
  <tr>
    <td width="663"><img src="images/badge.png" width="88" height="108"><br></td>
  </tr>
  <tr>
    <td height="161"><p class="style11"><span class="style12"> Raindrop System</span><span class="style14"> , name of our optical interconnect evaluation system, <br>
is one of the fundamental parts of DSAG. Raindrop system uses the DDR
interface as <br>the communication channel with the computer system, and
uses FPGA to implement <br>DDR control logic. RocketIO Multi-Gbit transceivers 
inside Xilinx FPGA are used for <br>high speed transmit and receive logic. 12-way
VCSEL electronic-optical and PIN <br>optical-electronic modules are used for
optical interconnect. With DDR266 and 12 <br>RocketIO transceivers, the total
bandwidth can reach 25Gb. </span></p>
    </td>
  </tr>
  <tr>
    <td height="23">&nbsp;</td>
  </tr>
  <tr>
    <td><img src="images/rd5.jpg" width="662" height="340"></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
</table>
<p><FONT face=Arial size=3><A> </A></FONT></p>
<p>&nbsp;</p>
<p>&nbsp;</p>
</body>
</html>
