Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Oct 16 16:37:34 2025
| Host         : uxsrv026.ihp-ffo.de running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file CU_top_control_sets_placed.rpt
| Design       : CU_top
| Device       : xczu28dr
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              18 |           16 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |              21 |            7 |
| Yes          | No                    | Yes                    |             169 |           46 |
| Yes          | Yes                   | No                     |              77 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                         Enable Signal                                                         |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | control_unit_enable0                                                                                                          |                                                                                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mapper_din_last_i_1_n_0                                                                                                       | reset_IBUF_inst/O                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | interleaver_din_ready_i_1_n_0                                                                                                 | reset_IBUF_inst/O                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fifo_reset_i_1_n_0                                                                                                            | reset_IBUF_inst/O                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                                                               | Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | splitter_case[2]_i_1_n_0                                                                                                      | reset_IBUF_inst/O                                                                                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | n                                                                                                                             | reset_IBUF_inst/O                                                                                                           |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | state[2]_i_1_n_0                                                                                                              | reset_IBUF_inst/O                                                                                                           |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | data_state0                                                                                                                   |                                                                                                                             |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | control_unit_process.delay_cnt[3]_i_1_n_0                                                                                     | reset_IBUF_inst/O                                                                                                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | control_unit_process.i[3]_i_1_n_0                                                                                             | reset_IBUF_inst/O                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | delay_cnt                                                                                                                     | reset_IBUF_inst/O                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | index0                                                                                                                        |                                                                                                                             |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | control_unit_process.k[6]_i_1_n_0                                                                                             | reset_IBUF_inst/O                                                                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                               | Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                                                                                                               |                                                                                                                             |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | symbol_counter[9]_i_1_n_0                                                                                                     | reset_IBUF_inst/O                                                                                                           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | dpd_din_data_I0                                                                                                               |                                                                                                                             |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                               | reset_IBUF_inst/O                                                                                                           |               16 |             18 |         1.12 |
|  clk_IBUF_BUFG | Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                             | Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG | payload_process.frame_counter[31]_i_1_n_0                                                                                     | reset_IBUF_inst/O                                                                                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pilot_symbols0                                                                                                                | pilot_symbols[31]_i_1_n_0                                                                                                   |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | FSM_onehot_data_state_reg_n_0_[0]                                                                                             | reset_IBUF_inst/O                                                                                                           |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | scrambler_din_data[31]_i_1_n_0                                                                                                | reset_IBUF_inst/O                                                                                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | splitter_data_in[31]_i_1_n_0                                                                                                  | reset_IBUF_inst/O                                                                                                           |               11 |             32 |         2.91 |
+----------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


