

================================================================
== Vitis HLS Report for 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
================================================================
* Date:           Fri Oct 14 17:52:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.133 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       25|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       25|      153|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln81_1_fu_229_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln81_fu_241_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln83_fu_300_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln84_fu_289_p2       |         +|   0|  0|  13|           6|           6|
    |icmp_ln81_fu_223_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln83_fu_247_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln81_1_fu_265_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln81_fu_253_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  81|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten21_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_68                                 |   9|          2|    4|          8|
    |indvar_flatten21_fu_76                  |   9|          2|    7|         14|
    |j_fu_72                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_68                  |  4|   0|    4|          0|
    |indvar_flatten21_fu_76   |  7|   0|    7|          0|
    |j_fu_72                  |  4|   0|    4|          0|
    |select_ln81_reg_356      |  4|   0|    4|          0|
    |trunc_ln81_1_reg_361     |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop|  return value|
|row_outbuf_address0   |  out|    6|   ap_memory|                                              row_outbuf|         array|
|row_outbuf_ce0        |  out|    1|   ap_memory|                                              row_outbuf|         array|
|row_outbuf_q0         |   in|   16|   ap_memory|                                              row_outbuf|         array|
|col_inbuf_address0    |  out|    3|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_ce0         |  out|    1|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_we0         |  out|    1|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_d0          |  out|   16|   ap_memory|                                               col_inbuf|         array|
|col_inbuf_1_address0  |  out|    3|   ap_memory|                                             col_inbuf_1|         array|
|col_inbuf_1_ce0       |  out|    1|   ap_memory|                                             col_inbuf_1|         array|
|col_inbuf_1_we0       |  out|    1|   ap_memory|                                             col_inbuf_1|         array|
|col_inbuf_1_d0        |  out|   16|   ap_memory|                                             col_inbuf_1|         array|
|col_inbuf_2_address0  |  out|    3|   ap_memory|                                             col_inbuf_2|         array|
|col_inbuf_2_ce0       |  out|    1|   ap_memory|                                             col_inbuf_2|         array|
|col_inbuf_2_we0       |  out|    1|   ap_memory|                                             col_inbuf_2|         array|
|col_inbuf_2_d0        |  out|   16|   ap_memory|                                             col_inbuf_2|         array|
|col_inbuf_3_address0  |  out|    3|   ap_memory|                                             col_inbuf_3|         array|
|col_inbuf_3_ce0       |  out|    1|   ap_memory|                                             col_inbuf_3|         array|
|col_inbuf_3_we0       |  out|    1|   ap_memory|                                             col_inbuf_3|         array|
|col_inbuf_3_d0        |  out|   16|   ap_memory|                                             col_inbuf_3|         array|
|col_inbuf_4_address0  |  out|    3|   ap_memory|                                             col_inbuf_4|         array|
|col_inbuf_4_ce0       |  out|    1|   ap_memory|                                             col_inbuf_4|         array|
|col_inbuf_4_we0       |  out|    1|   ap_memory|                                             col_inbuf_4|         array|
|col_inbuf_4_d0        |  out|   16|   ap_memory|                                             col_inbuf_4|         array|
|col_inbuf_5_address0  |  out|    3|   ap_memory|                                             col_inbuf_5|         array|
|col_inbuf_5_ce0       |  out|    1|   ap_memory|                                             col_inbuf_5|         array|
|col_inbuf_5_we0       |  out|    1|   ap_memory|                                             col_inbuf_5|         array|
|col_inbuf_5_d0        |  out|   16|   ap_memory|                                             col_inbuf_5|         array|
|col_inbuf_6_address0  |  out|    3|   ap_memory|                                             col_inbuf_6|         array|
|col_inbuf_6_ce0       |  out|    1|   ap_memory|                                             col_inbuf_6|         array|
|col_inbuf_6_we0       |  out|    1|   ap_memory|                                             col_inbuf_6|         array|
|col_inbuf_6_d0        |  out|   16|   ap_memory|                                             col_inbuf_6|         array|
|col_inbuf_7_address0  |  out|    3|   ap_memory|                                             col_inbuf_7|         array|
|col_inbuf_7_ce0       |  out|    1|   ap_memory|                                             col_inbuf_7|         array|
|col_inbuf_7_we0       |  out|    1|   ap_memory|                                             col_inbuf_7|         array|
|col_inbuf_7_d0        |  out|   16|   ap_memory|                                             col_inbuf_7|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

