
l073-spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800389c  0800389c  0001389c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003908  08003908  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08003908  08003908  00013908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003910  08003910  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003910  08003910  00013910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003914  08003914  00013914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08003918  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000084  0800399c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  0800399c  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b47a  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000197d  00000000  00000000  0002b526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000930  00000000  00000000  0002cea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000898  00000000  00000000  0002d7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013c36  00000000  00000000  0002e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b27e  00000000  00000000  00041ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b2a8  00000000  00000000  0004cf24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c81cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002068  00000000  00000000  000c8220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003884 	.word	0x08003884

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	08003884 	.word	0x08003884

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <Buffercmp>:
 * @param  BufferLength: buffer's length
 * @retval 0  : pBuffer1 identical to pBuffer2
 *         >0 : pBuffer1 differs from pBuffer2
 */
static uint16_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	60f8      	str	r0, [r7, #12]
 80004a4:	60b9      	str	r1, [r7, #8]
 80004a6:	1dbb      	adds	r3, r7, #6
 80004a8:	801a      	strh	r2, [r3, #0]
	while (BufferLength--)
 80004aa:	e00e      	b.n	80004ca <Buffercmp+0x2e>
	{
		if((*pBuffer1) != *pBuffer2)
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	781a      	ldrb	r2, [r3, #0]
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	429a      	cmp	r2, r3
 80004b6:	d002      	beq.n	80004be <Buffercmp+0x22>
		{
			return BufferLength;
 80004b8:	1dbb      	adds	r3, r7, #6
 80004ba:	881b      	ldrh	r3, [r3, #0]
 80004bc:	e00d      	b.n	80004da <Buffercmp+0x3e>
		}
		pBuffer1++;
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	3301      	adds	r3, #1
 80004c2:	60fb      	str	r3, [r7, #12]
		pBuffer2++;
 80004c4:	68bb      	ldr	r3, [r7, #8]
 80004c6:	3301      	adds	r3, #1
 80004c8:	60bb      	str	r3, [r7, #8]
	while (BufferLength--)
 80004ca:	1dbb      	adds	r3, r7, #6
 80004cc:	881b      	ldrh	r3, [r3, #0]
 80004ce:	1dba      	adds	r2, r7, #6
 80004d0:	1e59      	subs	r1, r3, #1
 80004d2:	8011      	strh	r1, [r2, #0]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d1e9      	bne.n	80004ac <Buffercmp+0x10>
	}

	return 0;
 80004d8:	2300      	movs	r3, #0
}
 80004da:	0018      	movs	r0, r3
 80004dc:	46bd      	mov	sp, r7
 80004de:	b004      	add	sp, #16
 80004e0:	bd80      	pop	{r7, pc}
	...

080004e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e8:	f000 fb40 	bl	8000b6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ec:	f000 f834 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f0:	f000 f934 	bl	800075c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004f4:	f000 f8e4 	bl	80006c0 <MX_USART2_UART_Init>
  MX_DMA_Init();
 80004f8:	f000 f912 	bl	8000720 <MX_DMA_Init>
  MX_SPI2_Init();
 80004fc:	f000 f89e 	bl	800063c <MX_SPI2_Init>
#endif /* MASTER_BOARD */

	/*##-2- Start the Full Duplex Communication process ########################*/
	/* While the SPI in TransmitReceive process, user can transmit data through
     "aTxBuffer" buffer & receive data through "aRxBuffer" */
	if(HAL_SPI_TransmitReceive_DMA(&hspi2, (uint8_t*)aTxBuffer, (uint8_t *)aRxBuffer, BUFFERSIZE) != HAL_OK)
 8000500:	4a11      	ldr	r2, [pc, #68]	; (8000548 <main+0x64>)
 8000502:	4912      	ldr	r1, [pc, #72]	; (800054c <main+0x68>)
 8000504:	4812      	ldr	r0, [pc, #72]	; (8000550 <main+0x6c>)
 8000506:	2375      	movs	r3, #117	; 0x75
 8000508:	f002 f85a 	bl	80025c0 <HAL_SPI_TransmitReceive_DMA>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <main+0x30>
	{
		/* Transfer error in transmission process */
		Error_Handler();
 8000510:	f000 f9b6 	bl	8000880 <Error_Handler>
	/*  Before starting a new communication transfer, you must wait the callback call
      to get the transfer complete confirmation or an error detection.
      For simplicity reasons, this example is just waiting till the end of the
      transfer, but application may perform other tasks while transfer operation
      is ongoing. */
	while (wTransferState == TRANSFER_WAIT)
 8000514:	46c0      	nop			; (mov r8, r8)
 8000516:	4b0f      	ldr	r3, [pc, #60]	; (8000554 <main+0x70>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d0fb      	beq.n	8000516 <main+0x32>
	{
	}

	switch(wTransferState)
 800051e:	4b0d      	ldr	r3, [pc, #52]	; (8000554 <main+0x70>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d10a      	bne.n	800053c <main+0x58>
	{
	case TRANSFER_COMPLETE :
		/*##-4- Compare the sent and received buffers ##############################*/
		if(Buffercmp((uint8_t*)aTxBuffer, (uint8_t*)aRxBuffer, BUFFERSIZE))
 8000526:	4908      	ldr	r1, [pc, #32]	; (8000548 <main+0x64>)
 8000528:	4b08      	ldr	r3, [pc, #32]	; (800054c <main+0x68>)
 800052a:	2275      	movs	r2, #117	; 0x75
 800052c:	0018      	movs	r0, r3
 800052e:	f7ff ffb5 	bl	800049c <Buffercmp>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d005      	beq.n	8000542 <main+0x5e>
		{
			/* Processing Error */
			Error_Handler();
 8000536:	f000 f9a3 	bl	8000880 <Error_Handler>
		}
		break;
 800053a:	e002      	b.n	8000542 <main+0x5e>
	default :
		Error_Handler();
 800053c:	f000 f9a0 	bl	8000880 <Error_Handler>
		break;
 8000540:	e000      	b.n	8000544 <main+0x60>
		break;
 8000542:	46c0      	nop			; (mov r8, r8)

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000544:	e7fe      	b.n	8000544 <main+0x60>
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	20000144 	.word	0x20000144
 800054c:	20000000 	.word	0x20000000
 8000550:	200000a4 	.word	0x200000a4
 8000554:	200000a0 	.word	0x200000a0

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b09f      	sub	sp, #124	; 0x7c
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	2440      	movs	r4, #64	; 0x40
 8000560:	193b      	adds	r3, r7, r4
 8000562:	0018      	movs	r0, r3
 8000564:	2338      	movs	r3, #56	; 0x38
 8000566:	001a      	movs	r2, r3
 8000568:	2100      	movs	r1, #0
 800056a:	f003 f983 	bl	8003874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056e:	232c      	movs	r3, #44	; 0x2c
 8000570:	18fb      	adds	r3, r7, r3
 8000572:	0018      	movs	r0, r3
 8000574:	2314      	movs	r3, #20
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f003 f97b 	bl	8003874 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	0018      	movs	r0, r3
 8000582:	2328      	movs	r3, #40	; 0x28
 8000584:	001a      	movs	r2, r3
 8000586:	2100      	movs	r1, #0
 8000588:	f003 f974 	bl	8003874 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800058c:	4b29      	ldr	r3, [pc, #164]	; (8000634 <SystemClock_Config+0xdc>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a29      	ldr	r2, [pc, #164]	; (8000638 <SystemClock_Config+0xe0>)
 8000592:	401a      	ands	r2, r3
 8000594:	4b27      	ldr	r3, [pc, #156]	; (8000634 <SystemClock_Config+0xdc>)
 8000596:	2180      	movs	r1, #128	; 0x80
 8000598:	0109      	lsls	r1, r1, #4
 800059a:	430a      	orrs	r2, r1
 800059c:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059e:	0021      	movs	r1, r4
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	2202      	movs	r2, #2
 80005a4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	2201      	movs	r2, #1
 80005aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	2210      	movs	r2, #16
 80005b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2202      	movs	r2, #2
 80005b6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2280      	movs	r2, #128	; 0x80
 80005c2:	0312      	lsls	r2, r2, #12
 80005c4:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2280      	movs	r2, #128	; 0x80
 80005ca:	0412      	lsls	r2, r2, #16
 80005cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	0018      	movs	r0, r3
 80005d2:	f000 fff5 	bl	80015c0 <HAL_RCC_OscConfig>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0x86>
  {
    Error_Handler();
 80005da:	f000 f951 	bl	8000880 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005de:	212c      	movs	r1, #44	; 0x2c
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	220f      	movs	r2, #15
 80005e4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2203      	movs	r2, #3
 80005ea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2200      	movs	r2, #0
 80005fc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2101      	movs	r1, #1
 8000602:	0018      	movs	r0, r3
 8000604:	f001 fbb0 	bl	8001d68 <HAL_RCC_ClockConfig>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800060c:	f000 f938 	bl	8000880 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	2202      	movs	r2, #2
 8000614:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	0018      	movs	r0, r3
 8000620:	f001 fdc6 	bl	80021b0 <HAL_RCCEx_PeriphCLKConfig>
 8000624:	1e03      	subs	r3, r0, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000628:	f000 f92a 	bl	8000880 <Error_Handler>
  }
}
 800062c:	46c0      	nop			; (mov r8, r8)
 800062e:	46bd      	mov	sp, r7
 8000630:	b01f      	add	sp, #124	; 0x7c
 8000632:	bd90      	pop	{r4, r7, pc}
 8000634:	40007000 	.word	0x40007000
 8000638:	ffffe7ff 	.word	0xffffe7ff

0800063c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000642:	4a1e      	ldr	r2, [pc, #120]	; (80006bc <MX_SPI2_Init+0x80>)
 8000644:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000646:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000648:	2282      	movs	r2, #130	; 0x82
 800064a:	0052      	lsls	r2, r2, #1
 800064c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800064e:	4b1a      	ldr	r3, [pc, #104]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000650:	2200      	movs	r2, #0
 8000652:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000654:	4b18      	ldr	r3, [pc, #96]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000656:	2200      	movs	r2, #0
 8000658:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800065a:	4b17      	ldr	r3, [pc, #92]	; (80006b8 <MX_SPI2_Init+0x7c>)
 800065c:	2200      	movs	r2, #0
 800065e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000660:	4b15      	ldr	r3, [pc, #84]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000662:	2200      	movs	r2, #0
 8000664:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000666:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000668:	2280      	movs	r2, #128	; 0x80
 800066a:	0092      	lsls	r2, r2, #2
 800066c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800066e:	4b12      	ldr	r3, [pc, #72]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000670:	2200      	movs	r2, #0
 8000672:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000674:	4b10      	ldr	r3, [pc, #64]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000676:	2200      	movs	r2, #0
 8000678:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800067a:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <MX_SPI2_Init+0x7c>)
 800067c:	2200      	movs	r2, #0
 800067e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000680:	4b0d      	ldr	r3, [pc, #52]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000682:	2200      	movs	r2, #0
 8000684:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000686:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_SPI2_Init+0x7c>)
 8000688:	2207      	movs	r2, #7
 800068a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800068c:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <MX_SPI2_Init+0x7c>)
 800068e:	0018      	movs	r0, r3
 8000690:	f001 ff02 	bl	8002498 <HAL_SPI_Init>
 8000694:	1e03      	subs	r3, r0, #0
 8000696:	d001      	beq.n	800069c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000698:	f000 f8f2 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
#ifdef MASTER_BOARD
	hspi2.Init.Mode = SPI_MODE_MASTER;
#else
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_SPI2_Init+0x7c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	605a      	str	r2, [r3, #4]
#endif /* MASTER_BOARD */

	if(HAL_SPI_Init(&hspi2) != HAL_OK)
 80006a2:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <MX_SPI2_Init+0x7c>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f001 fef7 	bl	8002498 <HAL_SPI_Init>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_SPI2_Init+0x76>
	{
		/* Initialization Error */
		Error_Handler();
 80006ae:	f000 f8e7 	bl	8000880 <Error_Handler>
	}
  /* USER CODE END SPI2_Init 2 */

}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	200000a4 	.word	0x200000a4
 80006bc:	40003800 	.word	0x40003800

080006c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c4:	4b14      	ldr	r3, [pc, #80]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006c6:	4a15      	ldr	r2, [pc, #84]	; (800071c <MX_USART2_UART_Init+0x5c>)
 80006c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ca:	4b13      	ldr	r3, [pc, #76]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006cc:	22e1      	movs	r2, #225	; 0xe1
 80006ce:	0252      	lsls	r2, r2, #9
 80006d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006d2:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006e6:	220c      	movs	r2, #12
 80006e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_USART2_UART_Init+0x58>)
 80006fe:	2200      	movs	r2, #0
 8000700:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <MX_USART2_UART_Init+0x58>)
 8000704:	0018      	movs	r0, r3
 8000706:	f002 fbbf 	bl	8002e88 <HAL_UART_Init>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d001      	beq.n	8000712 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800070e:	f000 f8b7 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	200001bc 	.word	0x200001bc
 800071c:	40004400 	.word	0x40004400

08000720 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000726:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <MX_DMA_Init+0x38>)
 8000728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800072a:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <MX_DMA_Init+0x38>)
 800072c:	2101      	movs	r1, #1
 800072e:	430a      	orrs	r2, r1
 8000730:	631a      	str	r2, [r3, #48]	; 0x30
 8000732:	4b09      	ldr	r3, [pc, #36]	; (8000758 <MX_DMA_Init+0x38>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	2201      	movs	r2, #1
 8000738:	4013      	ands	r3, r2
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 800073e:	2200      	movs	r2, #0
 8000740:	2100      	movs	r1, #0
 8000742:	200b      	movs	r0, #11
 8000744:	f000 fb52 	bl	8000dec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000748:	200b      	movs	r0, #11
 800074a:	f000 fb64 	bl	8000e16 <HAL_NVIC_EnableIRQ>

}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b002      	add	sp, #8
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	40021000 	.word	0x40021000

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b08b      	sub	sp, #44	; 0x2c
 8000760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	2414      	movs	r4, #20
 8000764:	193b      	adds	r3, r7, r4
 8000766:	0018      	movs	r0, r3
 8000768:	2314      	movs	r3, #20
 800076a:	001a      	movs	r2, r3
 800076c:	2100      	movs	r1, #0
 800076e:	f003 f881 	bl	8003874 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000772:	4b30      	ldr	r3, [pc, #192]	; (8000834 <MX_GPIO_Init+0xd8>)
 8000774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000776:	4b2f      	ldr	r3, [pc, #188]	; (8000834 <MX_GPIO_Init+0xd8>)
 8000778:	2104      	movs	r1, #4
 800077a:	430a      	orrs	r2, r1
 800077c:	62da      	str	r2, [r3, #44]	; 0x2c
 800077e:	4b2d      	ldr	r3, [pc, #180]	; (8000834 <MX_GPIO_Init+0xd8>)
 8000780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000782:	2204      	movs	r2, #4
 8000784:	4013      	ands	r3, r2
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078a:	4b2a      	ldr	r3, [pc, #168]	; (8000834 <MX_GPIO_Init+0xd8>)
 800078c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800078e:	4b29      	ldr	r3, [pc, #164]	; (8000834 <MX_GPIO_Init+0xd8>)
 8000790:	2180      	movs	r1, #128	; 0x80
 8000792:	430a      	orrs	r2, r1
 8000794:	62da      	str	r2, [r3, #44]	; 0x2c
 8000796:	4b27      	ldr	r3, [pc, #156]	; (8000834 <MX_GPIO_Init+0xd8>)
 8000798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800079a:	2280      	movs	r2, #128	; 0x80
 800079c:	4013      	ands	r3, r2
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	4b24      	ldr	r3, [pc, #144]	; (8000834 <MX_GPIO_Init+0xd8>)
 80007a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007a6:	4b23      	ldr	r3, [pc, #140]	; (8000834 <MX_GPIO_Init+0xd8>)
 80007a8:	2101      	movs	r1, #1
 80007aa:	430a      	orrs	r2, r1
 80007ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ae:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_GPIO_Init+0xd8>)
 80007b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007b2:	2201      	movs	r2, #1
 80007b4:	4013      	ands	r3, r2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ba:	4b1e      	ldr	r3, [pc, #120]	; (8000834 <MX_GPIO_Init+0xd8>)
 80007bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007be:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <MX_GPIO_Init+0xd8>)
 80007c0:	2102      	movs	r1, #2
 80007c2:	430a      	orrs	r2, r1
 80007c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007c6:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <MX_GPIO_Init+0xd8>)
 80007c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ca:	2202      	movs	r2, #2
 80007cc:	4013      	ands	r3, r2
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007d2:	23a0      	movs	r3, #160	; 0xa0
 80007d4:	05db      	lsls	r3, r3, #23
 80007d6:	2200      	movs	r2, #0
 80007d8:	2120      	movs	r1, #32
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 feb8 	bl	8001550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	2280      	movs	r2, #128	; 0x80
 80007e4:	0192      	lsls	r2, r2, #6
 80007e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	2284      	movs	r2, #132	; 0x84
 80007ec:	0392      	lsls	r2, r2, #14
 80007ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	193b      	adds	r3, r7, r4
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007f6:	193b      	adds	r3, r7, r4
 80007f8:	4a0f      	ldr	r2, [pc, #60]	; (8000838 <MX_GPIO_Init+0xdc>)
 80007fa:	0019      	movs	r1, r3
 80007fc:	0010      	movs	r0, r2
 80007fe:	f000 fd29 	bl	8001254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000802:	0021      	movs	r1, r4
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2220      	movs	r2, #32
 8000808:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2201      	movs	r2, #1
 800080e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	187a      	adds	r2, r7, r1
 800081e:	23a0      	movs	r3, #160	; 0xa0
 8000820:	05db      	lsls	r3, r3, #23
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f000 fd15 	bl	8001254 <HAL_GPIO_Init>

}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b00b      	add	sp, #44	; 0x2c
 8000830:	bd90      	pop	{r4, r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	40021000 	.word	0x40021000
 8000838:	50000800 	.word	0x50000800

0800083c <HAL_SPI_TxRxCpltCallback>:
 * @note   This example shows a simple way to report end of Interrupt TxRx transfer, and
 *         you can add your own implementation.
 * @retval None
 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	/* Turn LED on: Transfer in transmission/reception process is correct */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000844:	23a0      	movs	r3, #160	; 0xa0
 8000846:	05db      	lsls	r3, r3, #23
 8000848:	2201      	movs	r2, #1
 800084a:	2120      	movs	r1, #32
 800084c:	0018      	movs	r0, r3
 800084e:	f000 fe7f 	bl	8001550 <HAL_GPIO_WritePin>
	wTransferState = TRANSFER_COMPLETE;
 8000852:	4b03      	ldr	r3, [pc, #12]	; (8000860 <HAL_SPI_TxRxCpltCallback+0x24>)
 8000854:	2201      	movs	r2, #1
 8000856:	601a      	str	r2, [r3, #0]
}
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	b002      	add	sp, #8
 800085e:	bd80      	pop	{r7, pc}
 8000860:	200000a0 	.word	0x200000a0

08000864 <HAL_SPI_ErrorCallback>:
 * @note   This example shows a simple way to report transfer error, and you can
 *         add your own implementation.
 * @retval None
 */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	wTransferState = TRANSFER_ERROR;
 800086c:	4b03      	ldr	r3, [pc, #12]	; (800087c <HAL_SPI_ErrorCallback+0x18>)
 800086e:	2202      	movs	r2, #2
 8000870:	601a      	str	r2, [r3, #0]
}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b002      	add	sp, #8
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	200000a0 	.word	0x200000a0

08000880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000884:	b672      	cpsid	i
}
 8000886:	46c0      	nop			; (mov r8, r8)
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while(1)
	{
		/* Toggle LED2 */
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000888:	23a0      	movs	r3, #160	; 0xa0
 800088a:	05db      	lsls	r3, r3, #23
 800088c:	2120      	movs	r1, #32
 800088e:	0018      	movs	r0, r3
 8000890:	f000 fe7b 	bl	800158a <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000894:	23fa      	movs	r3, #250	; 0xfa
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	0018      	movs	r0, r3
 800089a:	f000 f9d7 	bl	8000c4c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800089e:	e7f3      	b.n	8000888 <Error_Handler+0x8>

080008a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a4:	4b07      	ldr	r3, [pc, #28]	; (80008c4 <HAL_MspInit+0x24>)
 80008a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <HAL_MspInit+0x24>)
 80008aa:	2101      	movs	r1, #1
 80008ac:	430a      	orrs	r2, r1
 80008ae:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b0:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <HAL_MspInit+0x24>)
 80008b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008b4:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <HAL_MspInit+0x24>)
 80008b6:	2180      	movs	r1, #128	; 0x80
 80008b8:	0549      	lsls	r1, r1, #21
 80008ba:	430a      	orrs	r2, r1
 80008bc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40021000 	.word	0x40021000

080008c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b089      	sub	sp, #36	; 0x24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d0:	240c      	movs	r4, #12
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	2314      	movs	r3, #20
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f002 ffca 	bl	8003874 <memset>
  if(hspi->Instance==SPI2)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a45      	ldr	r2, [pc, #276]	; (80009fc <HAL_SPI_MspInit+0x134>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d000      	beq.n	80008ec <HAL_SPI_MspInit+0x24>
 80008ea:	e083      	b.n	80009f4 <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80008ec:	4b44      	ldr	r3, [pc, #272]	; (8000a00 <HAL_SPI_MspInit+0x138>)
 80008ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008f0:	4b43      	ldr	r3, [pc, #268]	; (8000a00 <HAL_SPI_MspInit+0x138>)
 80008f2:	2180      	movs	r1, #128	; 0x80
 80008f4:	01c9      	lsls	r1, r1, #7
 80008f6:	430a      	orrs	r2, r1
 80008f8:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fa:	4b41      	ldr	r3, [pc, #260]	; (8000a00 <HAL_SPI_MspInit+0x138>)
 80008fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008fe:	4b40      	ldr	r3, [pc, #256]	; (8000a00 <HAL_SPI_MspInit+0x138>)
 8000900:	2102      	movs	r1, #2
 8000902:	430a      	orrs	r2, r1
 8000904:	62da      	str	r2, [r3, #44]	; 0x2c
 8000906:	4b3e      	ldr	r3, [pc, #248]	; (8000a00 <HAL_SPI_MspInit+0x138>)
 8000908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800090a:	2202      	movs	r2, #2
 800090c:	4013      	ands	r3, r2
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000912:	193b      	adds	r3, r7, r4
 8000914:	22e0      	movs	r2, #224	; 0xe0
 8000916:	0212      	lsls	r2, r2, #8
 8000918:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	0021      	movs	r1, r4
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2202      	movs	r2, #2
 8000920:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000928:	187b      	adds	r3, r7, r1
 800092a:	2203      	movs	r2, #3
 800092c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800092e:	187b      	adds	r3, r7, r1
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000934:	187b      	adds	r3, r7, r1
 8000936:	4a33      	ldr	r2, [pc, #204]	; (8000a04 <HAL_SPI_MspInit+0x13c>)
 8000938:	0019      	movs	r1, r3
 800093a:	0010      	movs	r0, r2
 800093c:	f000 fc8a 	bl	8001254 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000940:	4b31      	ldr	r3, [pc, #196]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000942:	4a32      	ldr	r2, [pc, #200]	; (8000a0c <HAL_SPI_MspInit+0x144>)
 8000944:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 8000946:	4b30      	ldr	r3, [pc, #192]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000948:	2202      	movs	r2, #2
 800094a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800094c:	4b2e      	ldr	r3, [pc, #184]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000952:	4b2d      	ldr	r3, [pc, #180]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000954:	2200      	movs	r2, #0
 8000956:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000958:	4b2b      	ldr	r3, [pc, #172]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 800095a:	2280      	movs	r2, #128	; 0x80
 800095c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800095e:	4b2a      	ldr	r3, [pc, #168]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000960:	2200      	movs	r2, #0
 8000962:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000964:	4b28      	ldr	r3, [pc, #160]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000966:	2200      	movs	r2, #0
 8000968:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800096a:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 800096c:	2200      	movs	r2, #0
 800096e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000970:	4b25      	ldr	r3, [pc, #148]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000972:	2200      	movs	r2, #0
 8000974:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000976:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 8000978:	0018      	movs	r0, r3
 800097a:	f000 fa69 	bl	8000e50 <HAL_DMA_Init>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d001      	beq.n	8000986 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8000982:	f7ff ff7d 	bl	8000880 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a1f      	ldr	r2, [pc, #124]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 800098a:	64da      	str	r2, [r3, #76]	; 0x4c
 800098c:	4b1e      	ldr	r3, [pc, #120]	; (8000a08 <HAL_SPI_MspInit+0x140>)
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000992:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 8000994:	4a1f      	ldr	r2, [pc, #124]	; (8000a14 <HAL_SPI_MspInit+0x14c>)
 8000996:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8000998:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 800099a:	2202      	movs	r2, #2
 800099c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800099e:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009a0:	2210      	movs	r2, #16
 80009a2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009aa:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009ac:	2280      	movs	r2, #128	; 0x80
 80009ae:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009b0:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80009bc:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80009c2:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009ca:	0018      	movs	r0, r3
 80009cc:	f000 fa40 	bl	8000e50 <HAL_DMA_Init>
 80009d0:	1e03      	subs	r3, r0, #0
 80009d2:	d001      	beq.n	80009d8 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 80009d4:	f7ff ff54 	bl	8000880 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a0d      	ldr	r2, [pc, #52]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009dc:	649a      	str	r2, [r3, #72]	; 0x48
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <HAL_SPI_MspInit+0x148>)
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2100      	movs	r1, #0
 80009e8:	201a      	movs	r0, #26
 80009ea:	f000 f9ff 	bl	8000dec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80009ee:	201a      	movs	r0, #26
 80009f0:	f000 fa11 	bl	8000e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80009f4:	46c0      	nop			; (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b009      	add	sp, #36	; 0x24
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	40003800 	.word	0x40003800
 8000a00:	40021000 	.word	0x40021000
 8000a04:	50000400 	.word	0x50000400
 8000a08:	200000fc 	.word	0x200000fc
 8000a0c:	40020044 	.word	0x40020044
 8000a10:	20000240 	.word	0x20000240
 8000a14:	40020058 	.word	0x40020058

08000a18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b089      	sub	sp, #36	; 0x24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	240c      	movs	r4, #12
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	0018      	movs	r0, r3
 8000a26:	2314      	movs	r3, #20
 8000a28:	001a      	movs	r2, r3
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f002 ff22 	bl	8003874 <memset>
  if(huart->Instance==USART2)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a18      	ldr	r2, [pc, #96]	; (8000a98 <HAL_UART_MspInit+0x80>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d129      	bne.n	8000a8e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a3a:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <HAL_UART_MspInit+0x84>)
 8000a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a3e:	4b17      	ldr	r3, [pc, #92]	; (8000a9c <HAL_UART_MspInit+0x84>)
 8000a40:	2180      	movs	r1, #128	; 0x80
 8000a42:	0289      	lsls	r1, r1, #10
 8000a44:	430a      	orrs	r2, r1
 8000a46:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a48:	4b14      	ldr	r3, [pc, #80]	; (8000a9c <HAL_UART_MspInit+0x84>)
 8000a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a4c:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <HAL_UART_MspInit+0x84>)
 8000a4e:	2101      	movs	r1, #1
 8000a50:	430a      	orrs	r2, r1
 8000a52:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <HAL_UART_MspInit+0x84>)
 8000a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a58:	2201      	movs	r2, #1
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a60:	0021      	movs	r1, r4
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	220c      	movs	r2, #12
 8000a66:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2203      	movs	r2, #3
 8000a78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2204      	movs	r2, #4
 8000a7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a80:	187a      	adds	r2, r7, r1
 8000a82:	23a0      	movs	r3, #160	; 0xa0
 8000a84:	05db      	lsls	r3, r3, #23
 8000a86:	0011      	movs	r1, r2
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f000 fbe3 	bl	8001254 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b009      	add	sp, #36	; 0x24
 8000a94:	bd90      	pop	{r4, r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	40004400 	.word	0x40004400
 8000a9c:	40021000 	.word	0x40021000

08000aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <NMI_Handler+0x4>

08000aa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aaa:	e7fe      	b.n	8000aaa <HardFault_Handler+0x4>

08000aac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac4:	f000 f8a6 	bl	8000c14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000ad4:	4b05      	ldr	r3, [pc, #20]	; (8000aec <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f000 fadf 	bl	800109a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000adc:	4b04      	ldr	r3, [pc, #16]	; (8000af0 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f000 fadb 	bl	800109a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	200000fc 	.word	0x200000fc
 8000af0:	20000240 	.word	0x20000240

08000af4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000af8:	4b03      	ldr	r3, [pc, #12]	; (8000b08 <SPI2_IRQHandler+0x14>)
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 fe7a 	bl	80027f4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	200000a4 	.word	0x200000a4

08000b0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <Reset_Handler>:
 8000b18:	480d      	ldr	r0, [pc, #52]	; (8000b50 <LoopForever+0x2>)
 8000b1a:	4685      	mov	sp, r0
 8000b1c:	480d      	ldr	r0, [pc, #52]	; (8000b54 <LoopForever+0x6>)
 8000b1e:	490e      	ldr	r1, [pc, #56]	; (8000b58 <LoopForever+0xa>)
 8000b20:	4a0e      	ldr	r2, [pc, #56]	; (8000b5c <LoopForever+0xe>)
 8000b22:	2300      	movs	r3, #0
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:
 8000b26:	58d4      	ldr	r4, [r2, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:
 8000b2c:	18c4      	adds	r4, r0, r3
 8000b2e:	428c      	cmp	r4, r1
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
 8000b32:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <LoopForever+0x12>)
 8000b34:	4c0b      	ldr	r4, [pc, #44]	; (8000b64 <LoopForever+0x16>)
 8000b36:	2300      	movs	r3, #0
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:
 8000b3a:	6013      	str	r3, [r2, #0]
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:
 8000b3e:	42a2      	cmp	r2, r4
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>
 8000b42:	f7ff ffe3 	bl	8000b0c <SystemInit>
 8000b46:	f002 fe71 	bl	800382c <__libc_init_array>
 8000b4a:	f7ff fccb 	bl	80004e4 <main>

08000b4e <LoopForever>:
 8000b4e:	e7fe      	b.n	8000b4e <LoopForever>
 8000b50:	20005000 	.word	0x20005000
 8000b54:	20000000 	.word	0x20000000
 8000b58:	20000084 	.word	0x20000084
 8000b5c:	08003918 	.word	0x08003918
 8000b60:	20000084 	.word	0x20000084
 8000b64:	2000028c 	.word	0x2000028c

08000b68 <ADC1_COMP_IRQHandler>:
 8000b68:	e7fe      	b.n	8000b68 <ADC1_COMP_IRQHandler>
	...

08000b6c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_Init+0x3c>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <HAL_Init+0x3c>)
 8000b7e:	2140      	movs	r1, #64	; 0x40
 8000b80:	430a      	orrs	r2, r1
 8000b82:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b84:	2000      	movs	r0, #0
 8000b86:	f000 f811 	bl	8000bac <HAL_InitTick>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
 8000b94:	e001      	b.n	8000b9a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b96:	f7ff fe83 	bl	80008a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
}
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b002      	add	sp, #8
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	40022000 	.word	0x40022000

08000bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb4:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <HAL_InitTick+0x5c>)
 8000bb6:	681c      	ldr	r4, [r3, #0]
 8000bb8:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <HAL_InitTick+0x60>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	0019      	movs	r1, r3
 8000bbe:	23fa      	movs	r3, #250	; 0xfa
 8000bc0:	0098      	lsls	r0, r3, #2
 8000bc2:	f7ff faa1 	bl	8000108 <__udivsi3>
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	0019      	movs	r1, r3
 8000bca:	0020      	movs	r0, r4
 8000bcc:	f7ff fa9c 	bl	8000108 <__udivsi3>
 8000bd0:	0003      	movs	r3, r0
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f000 f92f 	bl	8000e36 <HAL_SYSTICK_Config>
 8000bd8:	1e03      	subs	r3, r0, #0
 8000bda:	d001      	beq.n	8000be0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e00f      	b.n	8000c00 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d80b      	bhi.n	8000bfe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	2301      	movs	r3, #1
 8000bea:	425b      	negs	r3, r3
 8000bec:	2200      	movs	r2, #0
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f000 f8fc 	bl	8000dec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_InitTick+0x64>)
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e000      	b.n	8000c00 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
}
 8000c00:	0018      	movs	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	b003      	add	sp, #12
 8000c06:	bd90      	pop	{r4, r7, pc}
 8000c08:	20000078 	.word	0x20000078
 8000c0c:	20000080 	.word	0x20000080
 8000c10:	2000007c 	.word	0x2000007c

08000c14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <HAL_IncTick+0x1c>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	001a      	movs	r2, r3
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <HAL_IncTick+0x20>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	18d2      	adds	r2, r2, r3
 8000c24:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <HAL_IncTick+0x20>)
 8000c26:	601a      	str	r2, [r3, #0]
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	20000080 	.word	0x20000080
 8000c34:	20000288 	.word	0x20000288

08000c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c3c:	4b02      	ldr	r3, [pc, #8]	; (8000c48 <HAL_GetTick+0x10>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
}
 8000c40:	0018      	movs	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	20000288 	.word	0x20000288

08000c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c54:	f7ff fff0 	bl	8000c38 <HAL_GetTick>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	3301      	adds	r3, #1
 8000c64:	d005      	beq.n	8000c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c66:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <HAL_Delay+0x44>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	001a      	movs	r2, r3
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	189b      	adds	r3, r3, r2
 8000c70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	f7ff ffe0 	bl	8000c38 <HAL_GetTick>
 8000c78:	0002      	movs	r2, r0
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d8f7      	bhi.n	8000c74 <HAL_Delay+0x28>
  {
  }
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b004      	add	sp, #16
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	20000080 	.word	0x20000080

08000c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	1dfb      	adds	r3, r7, #7
 8000c9e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ca0:	1dfb      	adds	r3, r7, #7
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b7f      	cmp	r3, #127	; 0x7f
 8000ca6:	d809      	bhi.n	8000cbc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ca8:	1dfb      	adds	r3, r7, #7
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	001a      	movs	r2, r3
 8000cae:	231f      	movs	r3, #31
 8000cb0:	401a      	ands	r2, r3
 8000cb2:	4b04      	ldr	r3, [pc, #16]	; (8000cc4 <__NVIC_EnableIRQ+0x30>)
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	4091      	lsls	r1, r2
 8000cb8:	000a      	movs	r2, r1
 8000cba:	601a      	str	r2, [r3, #0]
  }
}
 8000cbc:	46c0      	nop			; (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b002      	add	sp, #8
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	e000e100 	.word	0xe000e100

08000cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc8:	b590      	push	{r4, r7, lr}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	0002      	movs	r2, r0
 8000cd0:	6039      	str	r1, [r7, #0]
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b7f      	cmp	r3, #127	; 0x7f
 8000cdc:	d828      	bhi.n	8000d30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cde:	4a2f      	ldr	r2, [pc, #188]	; (8000d9c <__NVIC_SetPriority+0xd4>)
 8000ce0:	1dfb      	adds	r3, r7, #7
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b25b      	sxtb	r3, r3
 8000ce6:	089b      	lsrs	r3, r3, #2
 8000ce8:	33c0      	adds	r3, #192	; 0xc0
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	589b      	ldr	r3, [r3, r2]
 8000cee:	1dfa      	adds	r2, r7, #7
 8000cf0:	7812      	ldrb	r2, [r2, #0]
 8000cf2:	0011      	movs	r1, r2
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	400a      	ands	r2, r1
 8000cf8:	00d2      	lsls	r2, r2, #3
 8000cfa:	21ff      	movs	r1, #255	; 0xff
 8000cfc:	4091      	lsls	r1, r2
 8000cfe:	000a      	movs	r2, r1
 8000d00:	43d2      	mvns	r2, r2
 8000d02:	401a      	ands	r2, r3
 8000d04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	019b      	lsls	r3, r3, #6
 8000d0a:	22ff      	movs	r2, #255	; 0xff
 8000d0c:	401a      	ands	r2, r3
 8000d0e:	1dfb      	adds	r3, r7, #7
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	0018      	movs	r0, r3
 8000d14:	2303      	movs	r3, #3
 8000d16:	4003      	ands	r3, r0
 8000d18:	00db      	lsls	r3, r3, #3
 8000d1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d1c:	481f      	ldr	r0, [pc, #124]	; (8000d9c <__NVIC_SetPriority+0xd4>)
 8000d1e:	1dfb      	adds	r3, r7, #7
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	b25b      	sxtb	r3, r3
 8000d24:	089b      	lsrs	r3, r3, #2
 8000d26:	430a      	orrs	r2, r1
 8000d28:	33c0      	adds	r3, #192	; 0xc0
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d2e:	e031      	b.n	8000d94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d30:	4a1b      	ldr	r2, [pc, #108]	; (8000da0 <__NVIC_SetPriority+0xd8>)
 8000d32:	1dfb      	adds	r3, r7, #7
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	0019      	movs	r1, r3
 8000d38:	230f      	movs	r3, #15
 8000d3a:	400b      	ands	r3, r1
 8000d3c:	3b08      	subs	r3, #8
 8000d3e:	089b      	lsrs	r3, r3, #2
 8000d40:	3306      	adds	r3, #6
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	18d3      	adds	r3, r2, r3
 8000d46:	3304      	adds	r3, #4
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	1dfa      	adds	r2, r7, #7
 8000d4c:	7812      	ldrb	r2, [r2, #0]
 8000d4e:	0011      	movs	r1, r2
 8000d50:	2203      	movs	r2, #3
 8000d52:	400a      	ands	r2, r1
 8000d54:	00d2      	lsls	r2, r2, #3
 8000d56:	21ff      	movs	r1, #255	; 0xff
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	000a      	movs	r2, r1
 8000d5c:	43d2      	mvns	r2, r2
 8000d5e:	401a      	ands	r2, r3
 8000d60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	019b      	lsls	r3, r3, #6
 8000d66:	22ff      	movs	r2, #255	; 0xff
 8000d68:	401a      	ands	r2, r3
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	0018      	movs	r0, r3
 8000d70:	2303      	movs	r3, #3
 8000d72:	4003      	ands	r3, r0
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d78:	4809      	ldr	r0, [pc, #36]	; (8000da0 <__NVIC_SetPriority+0xd8>)
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	001c      	movs	r4, r3
 8000d80:	230f      	movs	r3, #15
 8000d82:	4023      	ands	r3, r4
 8000d84:	3b08      	subs	r3, #8
 8000d86:	089b      	lsrs	r3, r3, #2
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	3306      	adds	r3, #6
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	18c3      	adds	r3, r0, r3
 8000d90:	3304      	adds	r3, #4
 8000d92:	601a      	str	r2, [r3, #0]
}
 8000d94:	46c0      	nop			; (mov r8, r8)
 8000d96:	46bd      	mov	sp, r7
 8000d98:	b003      	add	sp, #12
 8000d9a:	bd90      	pop	{r4, r7, pc}
 8000d9c:	e000e100 	.word	0xe000e100
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	1e5a      	subs	r2, r3, #1
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	045b      	lsls	r3, r3, #17
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d301      	bcc.n	8000dbc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000db8:	2301      	movs	r3, #1
 8000dba:	e010      	b.n	8000dde <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <SysTick_Config+0x44>)
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	3a01      	subs	r2, #1
 8000dc2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	2103      	movs	r1, #3
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f7ff ff7c 	bl	8000cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd0:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <SysTick_Config+0x44>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dd6:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <SysTick_Config+0x44>)
 8000dd8:	2207      	movs	r2, #7
 8000dda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	0018      	movs	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b002      	add	sp, #8
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	e000e010 	.word	0xe000e010

08000dec <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60b9      	str	r1, [r7, #8]
 8000df4:	607a      	str	r2, [r7, #4]
 8000df6:	210f      	movs	r1, #15
 8000df8:	187b      	adds	r3, r7, r1
 8000dfa:	1c02      	adds	r2, r0, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b25b      	sxtb	r3, r3
 8000e06:	0011      	movs	r1, r2
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f7ff ff5d 	bl	8000cc8 <__NVIC_SetPriority>
}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b004      	add	sp, #16
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b082      	sub	sp, #8
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	0002      	movs	r2, r0
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e22:	1dfb      	adds	r3, r7, #7
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	b25b      	sxtb	r3, r3
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f7ff ff33 	bl	8000c94 <__NVIC_EnableIRQ>
}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	46bd      	mov	sp, r7
 8000e32:	b002      	add	sp, #8
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	0018      	movs	r0, r3
 8000e42:	f7ff ffaf 	bl	8000da4 <SysTick_Config>
 8000e46:	0003      	movs	r3, r0
}
 8000e48:	0018      	movs	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	b002      	add	sp, #8
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d101      	bne.n	8000e62 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e061      	b.n	8000f26 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a32      	ldr	r2, [pc, #200]	; (8000f30 <HAL_DMA_Init+0xe0>)
 8000e68:	4694      	mov	ip, r2
 8000e6a:	4463      	add	r3, ip
 8000e6c:	2114      	movs	r1, #20
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f7ff f94a 	bl	8000108 <__udivsi3>
 8000e74:	0003      	movs	r3, r0
 8000e76:	009a      	lsls	r2, r3, #2
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4a2d      	ldr	r2, [pc, #180]	; (8000f34 <HAL_DMA_Init+0xe4>)
 8000e80:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2225      	movs	r2, #37	; 0x25
 8000e86:	2102      	movs	r1, #2
 8000e88:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	4a28      	ldr	r2, [pc, #160]	; (8000f38 <HAL_DMA_Init+0xe8>)
 8000e96:	4013      	ands	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	691b      	ldr	r3, [r3, #16]
 8000ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000eba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	689a      	ldr	r2, [r3, #8]
 8000ed4:	2380      	movs	r3, #128	; 0x80
 8000ed6:	01db      	lsls	r3, r3, #7
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d018      	beq.n	8000f0e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000edc:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <HAL_DMA_Init+0xec>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee4:	211c      	movs	r1, #28
 8000ee6:	400b      	ands	r3, r1
 8000ee8:	210f      	movs	r1, #15
 8000eea:	4099      	lsls	r1, r3
 8000eec:	000b      	movs	r3, r1
 8000eee:	43d9      	mvns	r1, r3
 8000ef0:	4b12      	ldr	r3, [pc, #72]	; (8000f3c <HAL_DMA_Init+0xec>)
 8000ef2:	400a      	ands	r2, r1
 8000ef4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000ef6:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <HAL_DMA_Init+0xec>)
 8000ef8:	6819      	ldr	r1, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f02:	201c      	movs	r0, #28
 8000f04:	4003      	ands	r3, r0
 8000f06:	409a      	lsls	r2, r3
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <HAL_DMA_Init+0xec>)
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2225      	movs	r2, #37	; 0x25
 8000f18:	2101      	movs	r1, #1
 8000f1a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2224      	movs	r2, #36	; 0x24
 8000f20:	2100      	movs	r1, #0
 8000f22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	0018      	movs	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b004      	add	sp, #16
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	bffdfff8 	.word	0xbffdfff8
 8000f34:	40020000 	.word	0x40020000
 8000f38:	ffff800f 	.word	0xffff800f
 8000f3c:	400200a8 	.word	0x400200a8

08000f40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
 8000f4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f4e:	2317      	movs	r3, #23
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	2224      	movs	r2, #36	; 0x24
 8000f5a:	5c9b      	ldrb	r3, [r3, r2]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d101      	bne.n	8000f64 <HAL_DMA_Start_IT+0x24>
 8000f60:	2302      	movs	r3, #2
 8000f62:	e04f      	b.n	8001004 <HAL_DMA_Start_IT+0xc4>
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2224      	movs	r2, #36	; 0x24
 8000f68:	2101      	movs	r1, #1
 8000f6a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2225      	movs	r2, #37	; 0x25
 8000f70:	5c9b      	ldrb	r3, [r3, r2]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d13a      	bne.n	8000fee <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2225      	movs	r2, #37	; 0x25
 8000f7c:	2102      	movs	r1, #2
 8000f7e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2101      	movs	r1, #1
 8000f92:	438a      	bics	r2, r1
 8000f94:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	68b9      	ldr	r1, [r7, #8]
 8000f9c:	68f8      	ldr	r0, [r7, #12]
 8000f9e:	f000 f92a 	bl	80011f6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d008      	beq.n	8000fbc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	210e      	movs	r1, #14
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	e00f      	b.n	8000fdc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2104      	movs	r1, #4
 8000fc8:	438a      	bics	r2, r1
 8000fca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	210a      	movs	r1, #10
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	e007      	b.n	8000ffe <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2224      	movs	r2, #36	; 0x24
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000ff6:	2317      	movs	r3, #23
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8000ffe:	2317      	movs	r3, #23
 8001000:	18fb      	adds	r3, r7, r3
 8001002:	781b      	ldrb	r3, [r3, #0]
}
 8001004:	0018      	movs	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	b006      	add	sp, #24
 800100a:	bd80      	pop	{r7, pc}

0800100c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001014:	210f      	movs	r1, #15
 8001016:	187b      	adds	r3, r7, r1
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2225      	movs	r2, #37	; 0x25
 8001020:	5c9b      	ldrb	r3, [r3, r2]
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d006      	beq.n	8001036 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2204      	movs	r2, #4
 800102c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800102e:	187b      	adds	r3, r7, r1
 8001030:	2201      	movs	r2, #1
 8001032:	701a      	strb	r2, [r3, #0]
 8001034:	e02a      	b.n	800108c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	210e      	movs	r1, #14
 8001042:	438a      	bics	r2, r1
 8001044:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2101      	movs	r1, #1
 8001052:	438a      	bics	r2, r1
 8001054:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105a:	221c      	movs	r2, #28
 800105c:	401a      	ands	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001062:	2101      	movs	r1, #1
 8001064:	4091      	lsls	r1, r2
 8001066:	000a      	movs	r2, r1
 8001068:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2225      	movs	r2, #37	; 0x25
 800106e:	2101      	movs	r1, #1
 8001070:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2224      	movs	r2, #36	; 0x24
 8001076:	2100      	movs	r1, #0
 8001078:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107e:	2b00      	cmp	r3, #0
 8001080:	d004      	beq.n	800108c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	0010      	movs	r0, r2
 800108a:	4798      	blx	r3
    }
  }
  return status;
 800108c:	230f      	movs	r3, #15
 800108e:	18fb      	adds	r3, r7, r3
 8001090:	781b      	ldrb	r3, [r3, #0]
}
 8001092:	0018      	movs	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	b004      	add	sp, #16
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b084      	sub	sp, #16
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b6:	221c      	movs	r2, #28
 80010b8:	4013      	ands	r3, r2
 80010ba:	2204      	movs	r2, #4
 80010bc:	409a      	lsls	r2, r3
 80010be:	0013      	movs	r3, r2
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	4013      	ands	r3, r2
 80010c4:	d026      	beq.n	8001114 <HAL_DMA_IRQHandler+0x7a>
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	2204      	movs	r2, #4
 80010ca:	4013      	ands	r3, r2
 80010cc:	d022      	beq.n	8001114 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2220      	movs	r2, #32
 80010d6:	4013      	ands	r3, r2
 80010d8:	d107      	bne.n	80010ea <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2104      	movs	r1, #4
 80010e6:	438a      	bics	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	221c      	movs	r2, #28
 80010f0:	401a      	ands	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f6:	2104      	movs	r1, #4
 80010f8:	4091      	lsls	r1, r2
 80010fa:	000a      	movs	r2, r1
 80010fc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	2b00      	cmp	r3, #0
 8001104:	d100      	bne.n	8001108 <HAL_DMA_IRQHandler+0x6e>
 8001106:	e071      	b.n	80011ec <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	0010      	movs	r0, r2
 8001110:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001112:	e06b      	b.n	80011ec <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001118:	221c      	movs	r2, #28
 800111a:	4013      	ands	r3, r2
 800111c:	2202      	movs	r2, #2
 800111e:	409a      	lsls	r2, r3
 8001120:	0013      	movs	r3, r2
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	4013      	ands	r3, r2
 8001126:	d02d      	beq.n	8001184 <HAL_DMA_IRQHandler+0xea>
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2202      	movs	r2, #2
 800112c:	4013      	ands	r3, r2
 800112e:	d029      	beq.n	8001184 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2220      	movs	r2, #32
 8001138:	4013      	ands	r3, r2
 800113a:	d10b      	bne.n	8001154 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	210a      	movs	r1, #10
 8001148:	438a      	bics	r2, r1
 800114a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2225      	movs	r2, #37	; 0x25
 8001150:	2101      	movs	r1, #1
 8001152:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001158:	221c      	movs	r2, #28
 800115a:	401a      	ands	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	2102      	movs	r1, #2
 8001162:	4091      	lsls	r1, r2
 8001164:	000a      	movs	r2, r1
 8001166:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2224      	movs	r2, #36	; 0x24
 800116c:	2100      	movs	r1, #0
 800116e:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001174:	2b00      	cmp	r3, #0
 8001176:	d039      	beq.n	80011ec <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	0010      	movs	r0, r2
 8001180:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001182:	e033      	b.n	80011ec <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001188:	221c      	movs	r2, #28
 800118a:	4013      	ands	r3, r2
 800118c:	2208      	movs	r2, #8
 800118e:	409a      	lsls	r2, r3
 8001190:	0013      	movs	r3, r2
 8001192:	68fa      	ldr	r2, [r7, #12]
 8001194:	4013      	ands	r3, r2
 8001196:	d02a      	beq.n	80011ee <HAL_DMA_IRQHandler+0x154>
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	2208      	movs	r2, #8
 800119c:	4013      	ands	r3, r2
 800119e:	d026      	beq.n	80011ee <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	210e      	movs	r1, #14
 80011ac:	438a      	bics	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b4:	221c      	movs	r2, #28
 80011b6:	401a      	ands	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	2101      	movs	r1, #1
 80011be:	4091      	lsls	r1, r2
 80011c0:	000a      	movs	r2, r1
 80011c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2201      	movs	r2, #1
 80011c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2225      	movs	r2, #37	; 0x25
 80011ce:	2101      	movs	r1, #1
 80011d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2224      	movs	r2, #36	; 0x24
 80011d6:	2100      	movs	r1, #0
 80011d8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d005      	beq.n	80011ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	0010      	movs	r0, r2
 80011ea:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46c0      	nop			; (mov r8, r8)
}
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b084      	sub	sp, #16
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001208:	221c      	movs	r2, #28
 800120a:	401a      	ands	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001210:	2101      	movs	r1, #1
 8001212:	4091      	lsls	r1, r2
 8001214:	000a      	movs	r2, r1
 8001216:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	683a      	ldr	r2, [r7, #0]
 800121e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	2b10      	cmp	r3, #16
 8001226:	d108      	bne.n	800123a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001238:	e007      	b.n	800124a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	60da      	str	r2, [r3, #12]
}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	46bd      	mov	sp, r7
 800124e:	b004      	add	sp, #16
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001262:	2300      	movs	r3, #0
 8001264:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001266:	2300      	movs	r3, #0
 8001268:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800126a:	e155      	b.n	8001518 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2101      	movs	r1, #1
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	4091      	lsls	r1, r2
 8001276:	000a      	movs	r2, r1
 8001278:	4013      	ands	r3, r2
 800127a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d100      	bne.n	8001284 <HAL_GPIO_Init+0x30>
 8001282:	e146      	b.n	8001512 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2203      	movs	r2, #3
 800128a:	4013      	ands	r3, r2
 800128c:	2b01      	cmp	r3, #1
 800128e:	d005      	beq.n	800129c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2203      	movs	r2, #3
 8001296:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001298:	2b02      	cmp	r3, #2
 800129a:	d130      	bne.n	80012fe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	2203      	movs	r2, #3
 80012a8:	409a      	lsls	r2, r3
 80012aa:	0013      	movs	r3, r2
 80012ac:	43da      	mvns	r2, r3
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	68da      	ldr	r2, [r3, #12]
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	409a      	lsls	r2, r3
 80012be:	0013      	movs	r3, r2
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012d2:	2201      	movs	r2, #1
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	409a      	lsls	r2, r3
 80012d8:	0013      	movs	r3, r2
 80012da:	43da      	mvns	r2, r3
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	091b      	lsrs	r3, r3, #4
 80012e8:	2201      	movs	r2, #1
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
 80012f0:	0013      	movs	r3, r2
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2203      	movs	r2, #3
 8001304:	4013      	ands	r3, r2
 8001306:	2b03      	cmp	r3, #3
 8001308:	d017      	beq.n	800133a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	2203      	movs	r2, #3
 8001316:	409a      	lsls	r2, r3
 8001318:	0013      	movs	r3, r2
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	689a      	ldr	r2, [r3, #8]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	409a      	lsls	r2, r3
 800132c:	0013      	movs	r3, r2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2203      	movs	r2, #3
 8001340:	4013      	ands	r3, r2
 8001342:	2b02      	cmp	r3, #2
 8001344:	d123      	bne.n	800138e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	08da      	lsrs	r2, r3, #3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3208      	adds	r2, #8
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	58d3      	ldr	r3, [r2, r3]
 8001352:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	2207      	movs	r2, #7
 8001358:	4013      	ands	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	220f      	movs	r2, #15
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	43da      	mvns	r2, r3
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	4013      	ands	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	691a      	ldr	r2, [r3, #16]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	2107      	movs	r1, #7
 8001372:	400b      	ands	r3, r1
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	409a      	lsls	r2, r3
 8001378:	0013      	movs	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	08da      	lsrs	r2, r3, #3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3208      	adds	r2, #8
 8001388:	0092      	lsls	r2, r2, #2
 800138a:	6939      	ldr	r1, [r7, #16]
 800138c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	2203      	movs	r2, #3
 800139a:	409a      	lsls	r2, r3
 800139c:	0013      	movs	r3, r2
 800139e:	43da      	mvns	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2203      	movs	r2, #3
 80013ac:	401a      	ands	r2, r3
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	409a      	lsls	r2, r3
 80013b4:	0013      	movs	r3, r2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	23c0      	movs	r3, #192	; 0xc0
 80013c8:	029b      	lsls	r3, r3, #10
 80013ca:	4013      	ands	r3, r2
 80013cc:	d100      	bne.n	80013d0 <HAL_GPIO_Init+0x17c>
 80013ce:	e0a0      	b.n	8001512 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d0:	4b57      	ldr	r3, [pc, #348]	; (8001530 <HAL_GPIO_Init+0x2dc>)
 80013d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013d4:	4b56      	ldr	r3, [pc, #344]	; (8001530 <HAL_GPIO_Init+0x2dc>)
 80013d6:	2101      	movs	r1, #1
 80013d8:	430a      	orrs	r2, r1
 80013da:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80013dc:	4a55      	ldr	r2, [pc, #340]	; (8001534 <HAL_GPIO_Init+0x2e0>)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	089b      	lsrs	r3, r3, #2
 80013e2:	3302      	adds	r3, #2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	589b      	ldr	r3, [r3, r2]
 80013e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	2203      	movs	r2, #3
 80013ee:	4013      	ands	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	220f      	movs	r2, #15
 80013f4:	409a      	lsls	r2, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	43da      	mvns	r2, r3
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	4013      	ands	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	23a0      	movs	r3, #160	; 0xa0
 8001404:	05db      	lsls	r3, r3, #23
 8001406:	429a      	cmp	r2, r3
 8001408:	d01f      	beq.n	800144a <HAL_GPIO_Init+0x1f6>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a4a      	ldr	r2, [pc, #296]	; (8001538 <HAL_GPIO_Init+0x2e4>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d019      	beq.n	8001446 <HAL_GPIO_Init+0x1f2>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a49      	ldr	r2, [pc, #292]	; (800153c <HAL_GPIO_Init+0x2e8>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d013      	beq.n	8001442 <HAL_GPIO_Init+0x1ee>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a48      	ldr	r2, [pc, #288]	; (8001540 <HAL_GPIO_Init+0x2ec>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d00d      	beq.n	800143e <HAL_GPIO_Init+0x1ea>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a47      	ldr	r2, [pc, #284]	; (8001544 <HAL_GPIO_Init+0x2f0>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d007      	beq.n	800143a <HAL_GPIO_Init+0x1e6>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a46      	ldr	r2, [pc, #280]	; (8001548 <HAL_GPIO_Init+0x2f4>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d101      	bne.n	8001436 <HAL_GPIO_Init+0x1e2>
 8001432:	2305      	movs	r3, #5
 8001434:	e00a      	b.n	800144c <HAL_GPIO_Init+0x1f8>
 8001436:	2306      	movs	r3, #6
 8001438:	e008      	b.n	800144c <HAL_GPIO_Init+0x1f8>
 800143a:	2304      	movs	r3, #4
 800143c:	e006      	b.n	800144c <HAL_GPIO_Init+0x1f8>
 800143e:	2303      	movs	r3, #3
 8001440:	e004      	b.n	800144c <HAL_GPIO_Init+0x1f8>
 8001442:	2302      	movs	r3, #2
 8001444:	e002      	b.n	800144c <HAL_GPIO_Init+0x1f8>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <HAL_GPIO_Init+0x1f8>
 800144a:	2300      	movs	r3, #0
 800144c:	697a      	ldr	r2, [r7, #20]
 800144e:	2103      	movs	r1, #3
 8001450:	400a      	ands	r2, r1
 8001452:	0092      	lsls	r2, r2, #2
 8001454:	4093      	lsls	r3, r2
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800145c:	4935      	ldr	r1, [pc, #212]	; (8001534 <HAL_GPIO_Init+0x2e0>)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	089b      	lsrs	r3, r3, #2
 8001462:	3302      	adds	r3, #2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800146a:	4b38      	ldr	r3, [pc, #224]	; (800154c <HAL_GPIO_Init+0x2f8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	43da      	mvns	r2, r3
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	2380      	movs	r3, #128	; 0x80
 8001480:	025b      	lsls	r3, r3, #9
 8001482:	4013      	ands	r3, r2
 8001484:	d003      	beq.n	800148e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	4313      	orrs	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800148e:	4b2f      	ldr	r3, [pc, #188]	; (800154c <HAL_GPIO_Init+0x2f8>)
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001494:	4b2d      	ldr	r3, [pc, #180]	; (800154c <HAL_GPIO_Init+0x2f8>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	43da      	mvns	r2, r3
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	029b      	lsls	r3, r3, #10
 80014ac:	4013      	ands	r3, r2
 80014ae:	d003      	beq.n	80014b8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014b8:	4b24      	ldr	r3, [pc, #144]	; (800154c <HAL_GPIO_Init+0x2f8>)
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014be:	4b23      	ldr	r3, [pc, #140]	; (800154c <HAL_GPIO_Init+0x2f8>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	43da      	mvns	r2, r3
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	4013      	ands	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685a      	ldr	r2, [r3, #4]
 80014d2:	2380      	movs	r3, #128	; 0x80
 80014d4:	035b      	lsls	r3, r3, #13
 80014d6:	4013      	ands	r3, r2
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4313      	orrs	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <HAL_GPIO_Init+0x2f8>)
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014e8:	4b18      	ldr	r3, [pc, #96]	; (800154c <HAL_GPIO_Init+0x2f8>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	43da      	mvns	r2, r3
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	2380      	movs	r3, #128	; 0x80
 80014fe:	039b      	lsls	r3, r3, #14
 8001500:	4013      	ands	r3, r2
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800150c:	4b0f      	ldr	r3, [pc, #60]	; (800154c <HAL_GPIO_Init+0x2f8>)
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	3301      	adds	r3, #1
 8001516:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	40da      	lsrs	r2, r3
 8001520:	1e13      	subs	r3, r2, #0
 8001522:	d000      	beq.n	8001526 <HAL_GPIO_Init+0x2d2>
 8001524:	e6a2      	b.n	800126c <HAL_GPIO_Init+0x18>
  }
}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	46c0      	nop			; (mov r8, r8)
 800152a:	46bd      	mov	sp, r7
 800152c:	b006      	add	sp, #24
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40021000 	.word	0x40021000
 8001534:	40010000 	.word	0x40010000
 8001538:	50000400 	.word	0x50000400
 800153c:	50000800 	.word	0x50000800
 8001540:	50000c00 	.word	0x50000c00
 8001544:	50001000 	.word	0x50001000
 8001548:	50001c00 	.word	0x50001c00
 800154c:	40010400 	.word	0x40010400

08001550 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	0008      	movs	r0, r1
 800155a:	0011      	movs	r1, r2
 800155c:	1cbb      	adds	r3, r7, #2
 800155e:	1c02      	adds	r2, r0, #0
 8001560:	801a      	strh	r2, [r3, #0]
 8001562:	1c7b      	adds	r3, r7, #1
 8001564:	1c0a      	adds	r2, r1, #0
 8001566:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001568:	1c7b      	adds	r3, r7, #1
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d004      	beq.n	800157a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001570:	1cbb      	adds	r3, r7, #2
 8001572:	881a      	ldrh	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001578:	e003      	b.n	8001582 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800157a:	1cbb      	adds	r3, r7, #2
 800157c:	881a      	ldrh	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	46bd      	mov	sp, r7
 8001586:	b002      	add	sp, #8
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b084      	sub	sp, #16
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
 8001592:	000a      	movs	r2, r1
 8001594:	1cbb      	adds	r3, r7, #2
 8001596:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800159e:	1cbb      	adds	r3, r7, #2
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	4013      	ands	r3, r2
 80015a6:	041a      	lsls	r2, r3, #16
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	43db      	mvns	r3, r3
 80015ac:	1cb9      	adds	r1, r7, #2
 80015ae:	8809      	ldrh	r1, [r1, #0]
 80015b0:	400b      	ands	r3, r1
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	619a      	str	r2, [r3, #24]
}
 80015b8:	46c0      	nop			; (mov r8, r8)
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b004      	add	sp, #16
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015c0:	b5b0      	push	{r4, r5, r7, lr}
 80015c2:	b08a      	sub	sp, #40	; 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d102      	bne.n	80015d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	f000 fbbf 	bl	8001d52 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015d4:	4bc9      	ldr	r3, [pc, #804]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	220c      	movs	r2, #12
 80015da:	4013      	ands	r3, r2
 80015dc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015de:	4bc7      	ldr	r3, [pc, #796]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	025b      	lsls	r3, r3, #9
 80015e6:	4013      	ands	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2201      	movs	r2, #1
 80015f0:	4013      	ands	r3, r2
 80015f2:	d100      	bne.n	80015f6 <HAL_RCC_OscConfig+0x36>
 80015f4:	e07e      	b.n	80016f4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d007      	beq.n	800160c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	2b0c      	cmp	r3, #12
 8001600:	d112      	bne.n	8001628 <HAL_RCC_OscConfig+0x68>
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	025b      	lsls	r3, r3, #9
 8001608:	429a      	cmp	r2, r3
 800160a:	d10d      	bne.n	8001628 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160c:	4bbb      	ldr	r3, [pc, #748]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	029b      	lsls	r3, r3, #10
 8001614:	4013      	ands	r3, r2
 8001616:	d100      	bne.n	800161a <HAL_RCC_OscConfig+0x5a>
 8001618:	e06b      	b.n	80016f2 <HAL_RCC_OscConfig+0x132>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d167      	bne.n	80016f2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	f000 fb95 	bl	8001d52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	025b      	lsls	r3, r3, #9
 8001630:	429a      	cmp	r2, r3
 8001632:	d107      	bne.n	8001644 <HAL_RCC_OscConfig+0x84>
 8001634:	4bb1      	ldr	r3, [pc, #708]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4bb0      	ldr	r3, [pc, #704]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800163a:	2180      	movs	r1, #128	; 0x80
 800163c:	0249      	lsls	r1, r1, #9
 800163e:	430a      	orrs	r2, r1
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	e027      	b.n	8001694 <HAL_RCC_OscConfig+0xd4>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	23a0      	movs	r3, #160	; 0xa0
 800164a:	02db      	lsls	r3, r3, #11
 800164c:	429a      	cmp	r2, r3
 800164e:	d10e      	bne.n	800166e <HAL_RCC_OscConfig+0xae>
 8001650:	4baa      	ldr	r3, [pc, #680]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4ba9      	ldr	r3, [pc, #676]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001656:	2180      	movs	r1, #128	; 0x80
 8001658:	02c9      	lsls	r1, r1, #11
 800165a:	430a      	orrs	r2, r1
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	4ba7      	ldr	r3, [pc, #668]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4ba6      	ldr	r3, [pc, #664]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001664:	2180      	movs	r1, #128	; 0x80
 8001666:	0249      	lsls	r1, r1, #9
 8001668:	430a      	orrs	r2, r1
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	e012      	b.n	8001694 <HAL_RCC_OscConfig+0xd4>
 800166e:	4ba3      	ldr	r3, [pc, #652]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	4ba2      	ldr	r3, [pc, #648]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001674:	49a2      	ldr	r1, [pc, #648]	; (8001900 <HAL_RCC_OscConfig+0x340>)
 8001676:	400a      	ands	r2, r1
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	4ba0      	ldr	r3, [pc, #640]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	025b      	lsls	r3, r3, #9
 8001682:	4013      	ands	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4b9c      	ldr	r3, [pc, #624]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b9b      	ldr	r3, [pc, #620]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800168e:	499d      	ldr	r1, [pc, #628]	; (8001904 <HAL_RCC_OscConfig+0x344>)
 8001690:	400a      	ands	r2, r1
 8001692:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d015      	beq.n	80016c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff facc 	bl	8000c38 <HAL_GetTick>
 80016a0:	0003      	movs	r3, r0
 80016a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016a4:	e009      	b.n	80016ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a6:	f7ff fac7 	bl	8000c38 <HAL_GetTick>
 80016aa:	0002      	movs	r2, r0
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b64      	cmp	r3, #100	; 0x64
 80016b2:	d902      	bls.n	80016ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	f000 fb4c 	bl	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016ba:	4b90      	ldr	r3, [pc, #576]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	029b      	lsls	r3, r3, #10
 80016c2:	4013      	ands	r3, r2
 80016c4:	d0ef      	beq.n	80016a6 <HAL_RCC_OscConfig+0xe6>
 80016c6:	e015      	b.n	80016f4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff fab6 	bl	8000c38 <HAL_GetTick>
 80016cc:	0003      	movs	r3, r0
 80016ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d2:	f7ff fab1 	bl	8000c38 <HAL_GetTick>
 80016d6:	0002      	movs	r2, r0
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b64      	cmp	r3, #100	; 0x64
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e336      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016e4:	4b85      	ldr	r3, [pc, #532]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	029b      	lsls	r3, r3, #10
 80016ec:	4013      	ands	r3, r2
 80016ee:	d1f0      	bne.n	80016d2 <HAL_RCC_OscConfig+0x112>
 80016f0:	e000      	b.n	80016f4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2202      	movs	r2, #2
 80016fa:	4013      	ands	r3, r2
 80016fc:	d100      	bne.n	8001700 <HAL_RCC_OscConfig+0x140>
 80016fe:	e099      	b.n	8001834 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	2220      	movs	r2, #32
 800170a:	4013      	ands	r3, r2
 800170c:	d009      	beq.n	8001722 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800170e:	4b7b      	ldr	r3, [pc, #492]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	4b7a      	ldr	r3, [pc, #488]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001714:	2120      	movs	r1, #32
 8001716:	430a      	orrs	r2, r1
 8001718:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171c:	2220      	movs	r2, #32
 800171e:	4393      	bics	r3, r2
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	2b04      	cmp	r3, #4
 8001726:	d005      	beq.n	8001734 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	2b0c      	cmp	r3, #12
 800172c:	d13e      	bne.n	80017ac <HAL_RCC_OscConfig+0x1ec>
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d13b      	bne.n	80017ac <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001734:	4b71      	ldr	r3, [pc, #452]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2204      	movs	r2, #4
 800173a:	4013      	ands	r3, r2
 800173c:	d004      	beq.n	8001748 <HAL_RCC_OscConfig+0x188>
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	2b00      	cmp	r3, #0
 8001742:	d101      	bne.n	8001748 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e304      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001748:	4b6c      	ldr	r3, [pc, #432]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	4a6e      	ldr	r2, [pc, #440]	; (8001908 <HAL_RCC_OscConfig+0x348>)
 800174e:	4013      	ands	r3, r2
 8001750:	0019      	movs	r1, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	021a      	lsls	r2, r3, #8
 8001758:	4b68      	ldr	r3, [pc, #416]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800175a:	430a      	orrs	r2, r1
 800175c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800175e:	4b67      	ldr	r3, [pc, #412]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2209      	movs	r2, #9
 8001764:	4393      	bics	r3, r2
 8001766:	0019      	movs	r1, r3
 8001768:	4b64      	ldr	r3, [pc, #400]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800176a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800176c:	430a      	orrs	r2, r1
 800176e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001770:	f000 fc42 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 8001774:	0001      	movs	r1, r0
 8001776:	4b61      	ldr	r3, [pc, #388]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	091b      	lsrs	r3, r3, #4
 800177c:	220f      	movs	r2, #15
 800177e:	4013      	ands	r3, r2
 8001780:	4a62      	ldr	r2, [pc, #392]	; (800190c <HAL_RCC_OscConfig+0x34c>)
 8001782:	5cd3      	ldrb	r3, [r2, r3]
 8001784:	000a      	movs	r2, r1
 8001786:	40da      	lsrs	r2, r3
 8001788:	4b61      	ldr	r3, [pc, #388]	; (8001910 <HAL_RCC_OscConfig+0x350>)
 800178a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800178c:	4b61      	ldr	r3, [pc, #388]	; (8001914 <HAL_RCC_OscConfig+0x354>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2513      	movs	r5, #19
 8001792:	197c      	adds	r4, r7, r5
 8001794:	0018      	movs	r0, r3
 8001796:	f7ff fa09 	bl	8000bac <HAL_InitTick>
 800179a:	0003      	movs	r3, r0
 800179c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800179e:	197b      	adds	r3, r7, r5
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d046      	beq.n	8001834 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80017a6:	197b      	adds	r3, r7, r5
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	e2d2      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80017ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d027      	beq.n	8001802 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80017b2:	4b52      	ldr	r3, [pc, #328]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2209      	movs	r2, #9
 80017b8:	4393      	bics	r3, r2
 80017ba:	0019      	movs	r1, r3
 80017bc:	4b4f      	ldr	r3, [pc, #316]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80017be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017c0:	430a      	orrs	r2, r1
 80017c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7ff fa38 	bl	8000c38 <HAL_GetTick>
 80017c8:	0003      	movs	r3, r0
 80017ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017cc:	e008      	b.n	80017e0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017ce:	f7ff fa33 	bl	8000c38 <HAL_GetTick>
 80017d2:	0002      	movs	r2, r0
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e2b8      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017e0:	4b46      	ldr	r3, [pc, #280]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2204      	movs	r2, #4
 80017e6:	4013      	ands	r3, r2
 80017e8:	d0f1      	beq.n	80017ce <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ea:	4b44      	ldr	r3, [pc, #272]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	4a46      	ldr	r2, [pc, #280]	; (8001908 <HAL_RCC_OscConfig+0x348>)
 80017f0:	4013      	ands	r3, r2
 80017f2:	0019      	movs	r1, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	021a      	lsls	r2, r3, #8
 80017fa:	4b40      	ldr	r3, [pc, #256]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80017fc:	430a      	orrs	r2, r1
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	e018      	b.n	8001834 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001802:	4b3e      	ldr	r3, [pc, #248]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4b3d      	ldr	r3, [pc, #244]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001808:	2101      	movs	r1, #1
 800180a:	438a      	bics	r2, r1
 800180c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180e:	f7ff fa13 	bl	8000c38 <HAL_GetTick>
 8001812:	0003      	movs	r3, r0
 8001814:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001818:	f7ff fa0e 	bl	8000c38 <HAL_GetTick>
 800181c:	0002      	movs	r2, r0
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e293      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800182a:	4b34      	ldr	r3, [pc, #208]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2204      	movs	r2, #4
 8001830:	4013      	ands	r3, r2
 8001832:	d1f1      	bne.n	8001818 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2210      	movs	r2, #16
 800183a:	4013      	ands	r3, r2
 800183c:	d100      	bne.n	8001840 <HAL_RCC_OscConfig+0x280>
 800183e:	e0a2      	b.n	8001986 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d140      	bne.n	80018c8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001846:	4b2d      	ldr	r3, [pc, #180]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4013      	ands	r3, r2
 8001850:	d005      	beq.n	800185e <HAL_RCC_OscConfig+0x29e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e279      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800185e:	4b27      	ldr	r3, [pc, #156]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4a2d      	ldr	r2, [pc, #180]	; (8001918 <HAL_RCC_OscConfig+0x358>)
 8001864:	4013      	ands	r3, r2
 8001866:	0019      	movs	r1, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800186c:	4b23      	ldr	r3, [pc, #140]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 800186e:	430a      	orrs	r2, r1
 8001870:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001872:	4b22      	ldr	r3, [pc, #136]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	021b      	lsls	r3, r3, #8
 8001878:	0a19      	lsrs	r1, r3, #8
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	061a      	lsls	r2, r3, #24
 8001880:	4b1e      	ldr	r3, [pc, #120]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001882:	430a      	orrs	r2, r1
 8001884:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188a:	0b5b      	lsrs	r3, r3, #13
 800188c:	3301      	adds	r3, #1
 800188e:	2280      	movs	r2, #128	; 0x80
 8001890:	0212      	lsls	r2, r2, #8
 8001892:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	210f      	movs	r1, #15
 800189c:	400b      	ands	r3, r1
 800189e:	491b      	ldr	r1, [pc, #108]	; (800190c <HAL_RCC_OscConfig+0x34c>)
 80018a0:	5ccb      	ldrb	r3, [r1, r3]
 80018a2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80018a4:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <HAL_RCC_OscConfig+0x350>)
 80018a6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80018a8:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <HAL_RCC_OscConfig+0x354>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2513      	movs	r5, #19
 80018ae:	197c      	adds	r4, r7, r5
 80018b0:	0018      	movs	r0, r3
 80018b2:	f7ff f97b 	bl	8000bac <HAL_InitTick>
 80018b6:	0003      	movs	r3, r0
 80018b8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80018ba:	197b      	adds	r3, r7, r5
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d061      	beq.n	8001986 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80018c2:	197b      	adds	r3, r7, r5
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	e244      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d040      	beq.n	8001952 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018d0:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_RCC_OscConfig+0x33c>)
 80018d6:	2180      	movs	r1, #128	; 0x80
 80018d8:	0049      	lsls	r1, r1, #1
 80018da:	430a      	orrs	r2, r1
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff f9ab 	bl	8000c38 <HAL_GetTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018e6:	e019      	b.n	800191c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018e8:	f7ff f9a6 	bl	8000c38 <HAL_GetTick>
 80018ec:	0002      	movs	r2, r0
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d912      	bls.n	800191c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e22b      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	40021000 	.word	0x40021000
 8001900:	fffeffff 	.word	0xfffeffff
 8001904:	fffbffff 	.word	0xfffbffff
 8001908:	ffffe0ff 	.word	0xffffe0ff
 800190c:	0800389c 	.word	0x0800389c
 8001910:	20000078 	.word	0x20000078
 8001914:	2000007c 	.word	0x2000007c
 8001918:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800191c:	4bca      	ldr	r3, [pc, #808]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4013      	ands	r3, r2
 8001926:	d0df      	beq.n	80018e8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001928:	4bc7      	ldr	r3, [pc, #796]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	4ac7      	ldr	r2, [pc, #796]	; (8001c4c <HAL_RCC_OscConfig+0x68c>)
 800192e:	4013      	ands	r3, r2
 8001930:	0019      	movs	r1, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001936:	4bc4      	ldr	r3, [pc, #784]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001938:	430a      	orrs	r2, r1
 800193a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800193c:	4bc2      	ldr	r3, [pc, #776]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	0a19      	lsrs	r1, r3, #8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	061a      	lsls	r2, r3, #24
 800194a:	4bbf      	ldr	r3, [pc, #764]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800194c:	430a      	orrs	r2, r1
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	e019      	b.n	8001986 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001952:	4bbd      	ldr	r3, [pc, #756]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4bbc      	ldr	r3, [pc, #752]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001958:	49bd      	ldr	r1, [pc, #756]	; (8001c50 <HAL_RCC_OscConfig+0x690>)
 800195a:	400a      	ands	r2, r1
 800195c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195e:	f7ff f96b 	bl	8000c38 <HAL_GetTick>
 8001962:	0003      	movs	r3, r0
 8001964:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001968:	f7ff f966 	bl	8000c38 <HAL_GetTick>
 800196c:	0002      	movs	r2, r0
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e1eb      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800197a:	4bb3      	ldr	r3, [pc, #716]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4013      	ands	r3, r2
 8001984:	d1f0      	bne.n	8001968 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2208      	movs	r2, #8
 800198c:	4013      	ands	r3, r2
 800198e:	d036      	beq.n	80019fe <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	695b      	ldr	r3, [r3, #20]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d019      	beq.n	80019cc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001998:	4bab      	ldr	r3, [pc, #684]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800199a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800199c:	4baa      	ldr	r3, [pc, #680]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 800199e:	2101      	movs	r1, #1
 80019a0:	430a      	orrs	r2, r1
 80019a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a4:	f7ff f948 	bl	8000c38 <HAL_GetTick>
 80019a8:	0003      	movs	r3, r0
 80019aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019ae:	f7ff f943 	bl	8000c38 <HAL_GetTick>
 80019b2:	0002      	movs	r2, r0
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e1c8      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019c0:	4ba1      	ldr	r3, [pc, #644]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 80019c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019c4:	2202      	movs	r2, #2
 80019c6:	4013      	ands	r3, r2
 80019c8:	d0f1      	beq.n	80019ae <HAL_RCC_OscConfig+0x3ee>
 80019ca:	e018      	b.n	80019fe <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019cc:	4b9e      	ldr	r3, [pc, #632]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 80019ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019d0:	4b9d      	ldr	r3, [pc, #628]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 80019d2:	2101      	movs	r1, #1
 80019d4:	438a      	bics	r2, r1
 80019d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d8:	f7ff f92e 	bl	8000c38 <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019e2:	f7ff f929 	bl	8000c38 <HAL_GetTick>
 80019e6:	0002      	movs	r2, r0
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e1ae      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80019f4:	4b94      	ldr	r3, [pc, #592]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 80019f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019f8:	2202      	movs	r2, #2
 80019fa:	4013      	ands	r3, r2
 80019fc:	d1f1      	bne.n	80019e2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2204      	movs	r2, #4
 8001a04:	4013      	ands	r3, r2
 8001a06:	d100      	bne.n	8001a0a <HAL_RCC_OscConfig+0x44a>
 8001a08:	e0ae      	b.n	8001b68 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0a:	2023      	movs	r0, #35	; 0x23
 8001a0c:	183b      	adds	r3, r7, r0
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a12:	4b8d      	ldr	r3, [pc, #564]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	055b      	lsls	r3, r3, #21
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d109      	bne.n	8001a32 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b8a      	ldr	r3, [pc, #552]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a22:	4b89      	ldr	r3, [pc, #548]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a24:	2180      	movs	r1, #128	; 0x80
 8001a26:	0549      	lsls	r1, r1, #21
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001a2c:	183b      	adds	r3, r7, r0
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a32:	4b88      	ldr	r3, [pc, #544]	; (8001c54 <HAL_RCC_OscConfig+0x694>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	2380      	movs	r3, #128	; 0x80
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d11a      	bne.n	8001a74 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a3e:	4b85      	ldr	r3, [pc, #532]	; (8001c54 <HAL_RCC_OscConfig+0x694>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	4b84      	ldr	r3, [pc, #528]	; (8001c54 <HAL_RCC_OscConfig+0x694>)
 8001a44:	2180      	movs	r1, #128	; 0x80
 8001a46:	0049      	lsls	r1, r1, #1
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a4c:	f7ff f8f4 	bl	8000c38 <HAL_GetTick>
 8001a50:	0003      	movs	r3, r0
 8001a52:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a56:	f7ff f8ef 	bl	8000c38 <HAL_GetTick>
 8001a5a:	0002      	movs	r2, r0
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b64      	cmp	r3, #100	; 0x64
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e174      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a68:	4b7a      	ldr	r3, [pc, #488]	; (8001c54 <HAL_RCC_OscConfig+0x694>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	4013      	ands	r3, r2
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d107      	bne.n	8001a90 <HAL_RCC_OscConfig+0x4d0>
 8001a80:	4b71      	ldr	r3, [pc, #452]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a84:	4b70      	ldr	r3, [pc, #448]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a86:	2180      	movs	r1, #128	; 0x80
 8001a88:	0049      	lsls	r1, r1, #1
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	651a      	str	r2, [r3, #80]	; 0x50
 8001a8e:	e031      	b.n	8001af4 <HAL_RCC_OscConfig+0x534>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d10c      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x4f2>
 8001a98:	4b6b      	ldr	r3, [pc, #428]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a9c:	4b6a      	ldr	r3, [pc, #424]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001a9e:	496c      	ldr	r1, [pc, #432]	; (8001c50 <HAL_RCC_OscConfig+0x690>)
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	651a      	str	r2, [r3, #80]	; 0x50
 8001aa4:	4b68      	ldr	r3, [pc, #416]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001aa6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001aa8:	4b67      	ldr	r3, [pc, #412]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001aaa:	496b      	ldr	r1, [pc, #428]	; (8001c58 <HAL_RCC_OscConfig+0x698>)
 8001aac:	400a      	ands	r2, r1
 8001aae:	651a      	str	r2, [r3, #80]	; 0x50
 8001ab0:	e020      	b.n	8001af4 <HAL_RCC_OscConfig+0x534>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	23a0      	movs	r3, #160	; 0xa0
 8001ab8:	00db      	lsls	r3, r3, #3
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d10e      	bne.n	8001adc <HAL_RCC_OscConfig+0x51c>
 8001abe:	4b62      	ldr	r3, [pc, #392]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001ac0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ac2:	4b61      	ldr	r3, [pc, #388]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001ac4:	2180      	movs	r1, #128	; 0x80
 8001ac6:	00c9      	lsls	r1, r1, #3
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	651a      	str	r2, [r3, #80]	; 0x50
 8001acc:	4b5e      	ldr	r3, [pc, #376]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001ace:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ad0:	4b5d      	ldr	r3, [pc, #372]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001ad2:	2180      	movs	r1, #128	; 0x80
 8001ad4:	0049      	lsls	r1, r1, #1
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	651a      	str	r2, [r3, #80]	; 0x50
 8001ada:	e00b      	b.n	8001af4 <HAL_RCC_OscConfig+0x534>
 8001adc:	4b5a      	ldr	r3, [pc, #360]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001ade:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ae0:	4b59      	ldr	r3, [pc, #356]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001ae2:	495b      	ldr	r1, [pc, #364]	; (8001c50 <HAL_RCC_OscConfig+0x690>)
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	651a      	str	r2, [r3, #80]	; 0x50
 8001ae8:	4b57      	ldr	r3, [pc, #348]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001aea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001aec:	4b56      	ldr	r3, [pc, #344]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001aee:	495a      	ldr	r1, [pc, #360]	; (8001c58 <HAL_RCC_OscConfig+0x698>)
 8001af0:	400a      	ands	r2, r1
 8001af2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d015      	beq.n	8001b28 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001afc:	f7ff f89c 	bl	8000c38 <HAL_GetTick>
 8001b00:	0003      	movs	r3, r0
 8001b02:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b04:	e009      	b.n	8001b1a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b06:	f7ff f897 	bl	8000c38 <HAL_GetTick>
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	4a52      	ldr	r2, [pc, #328]	; (8001c5c <HAL_RCC_OscConfig+0x69c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e11b      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b1a:	4b4b      	ldr	r3, [pc, #300]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4013      	ands	r3, r2
 8001b24:	d0ef      	beq.n	8001b06 <HAL_RCC_OscConfig+0x546>
 8001b26:	e014      	b.n	8001b52 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b28:	f7ff f886 	bl	8000c38 <HAL_GetTick>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b30:	e009      	b.n	8001b46 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b32:	f7ff f881 	bl	8000c38 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	4a47      	ldr	r2, [pc, #284]	; (8001c5c <HAL_RCC_OscConfig+0x69c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e105      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b46:	4b40      	ldr	r3, [pc, #256]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b4a:	2380      	movs	r3, #128	; 0x80
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d1ef      	bne.n	8001b32 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b52:	2323      	movs	r3, #35	; 0x23
 8001b54:	18fb      	adds	r3, r7, r3
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d105      	bne.n	8001b68 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b5c:	4b3a      	ldr	r3, [pc, #232]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b60:	4b39      	ldr	r3, [pc, #228]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b62:	493f      	ldr	r1, [pc, #252]	; (8001c60 <HAL_RCC_OscConfig+0x6a0>)
 8001b64:	400a      	ands	r2, r1
 8001b66:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2220      	movs	r2, #32
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d049      	beq.n	8001c06 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d026      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001b7a:	4b33      	ldr	r3, [pc, #204]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b7c:	689a      	ldr	r2, [r3, #8]
 8001b7e:	4b32      	ldr	r3, [pc, #200]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b80:	2101      	movs	r1, #1
 8001b82:	430a      	orrs	r2, r1
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b8a:	4b2f      	ldr	r3, [pc, #188]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	635a      	str	r2, [r3, #52]	; 0x34
 8001b92:	4b34      	ldr	r3, [pc, #208]	; (8001c64 <HAL_RCC_OscConfig+0x6a4>)
 8001b94:	6a1a      	ldr	r2, [r3, #32]
 8001b96:	4b33      	ldr	r3, [pc, #204]	; (8001c64 <HAL_RCC_OscConfig+0x6a4>)
 8001b98:	2180      	movs	r1, #128	; 0x80
 8001b9a:	0189      	lsls	r1, r1, #6
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff f84a 	bl	8000c38 <HAL_GetTick>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001baa:	f7ff f845 	bl	8000c38 <HAL_GetTick>
 8001bae:	0002      	movs	r2, r0
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0ca      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d0f1      	beq.n	8001baa <HAL_RCC_OscConfig+0x5ea>
 8001bc6:	e01e      	b.n	8001c06 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001bce:	2101      	movs	r1, #1
 8001bd0:	438a      	bics	r2, r1
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <HAL_RCC_OscConfig+0x6a4>)
 8001bd6:	6a1a      	ldr	r2, [r3, #32]
 8001bd8:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_RCC_OscConfig+0x6a4>)
 8001bda:	4923      	ldr	r1, [pc, #140]	; (8001c68 <HAL_RCC_OscConfig+0x6a8>)
 8001bdc:	400a      	ands	r2, r1
 8001bde:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff f82a 	bl	8000c38 <HAL_GetTick>
 8001be4:	0003      	movs	r3, r0
 8001be6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bea:	f7ff f825 	bl	8000c38 <HAL_GetTick>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e0aa      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	2202      	movs	r2, #2
 8001c02:	4013      	ands	r3, r2
 8001c04:	d1f1      	bne.n	8001bea <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d100      	bne.n	8001c10 <HAL_RCC_OscConfig+0x650>
 8001c0e:	e09f      	b.n	8001d50 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	2b0c      	cmp	r3, #12
 8001c14:	d100      	bne.n	8001c18 <HAL_RCC_OscConfig+0x658>
 8001c16:	e078      	b.n	8001d0a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d159      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c20:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <HAL_RCC_OscConfig+0x688>)
 8001c26:	4911      	ldr	r1, [pc, #68]	; (8001c6c <HAL_RCC_OscConfig+0x6ac>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff f804 	bl	8000c38 <HAL_GetTick>
 8001c30:	0003      	movs	r3, r0
 8001c32:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c34:	e01c      	b.n	8001c70 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c36:	f7fe ffff 	bl	8000c38 <HAL_GetTick>
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d915      	bls.n	8001c70 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e084      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	ffff1fff 	.word	0xffff1fff
 8001c50:	fffffeff 	.word	0xfffffeff
 8001c54:	40007000 	.word	0x40007000
 8001c58:	fffffbff 	.word	0xfffffbff
 8001c5c:	00001388 	.word	0x00001388
 8001c60:	efffffff 	.word	0xefffffff
 8001c64:	40010000 	.word	0x40010000
 8001c68:	ffffdfff 	.word	0xffffdfff
 8001c6c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c70:	4b3a      	ldr	r3, [pc, #232]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	049b      	lsls	r3, r3, #18
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d1dc      	bne.n	8001c36 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c7c:	4b37      	ldr	r3, [pc, #220]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	4a37      	ldr	r2, [pc, #220]	; (8001d60 <HAL_RCC_OscConfig+0x7a0>)
 8001c82:	4013      	ands	r3, r2
 8001c84:	0019      	movs	r1, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c94:	431a      	orrs	r2, r3
 8001c96:	4b31      	ldr	r3, [pc, #196]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c9c:	4b2f      	ldr	r3, [pc, #188]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b2e      	ldr	r3, [pc, #184]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001ca2:	2180      	movs	r1, #128	; 0x80
 8001ca4:	0449      	lsls	r1, r1, #17
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7fe ffc5 	bl	8000c38 <HAL_GetTick>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb4:	f7fe ffc0 	bl	8000c38 <HAL_GetTick>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e045      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001cc6:	4b25      	ldr	r3, [pc, #148]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	049b      	lsls	r3, r3, #18
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d0f0      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x6f4>
 8001cd2:	e03d      	b.n	8001d50 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd4:	4b21      	ldr	r3, [pc, #132]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001cda:	4922      	ldr	r1, [pc, #136]	; (8001d64 <HAL_RCC_OscConfig+0x7a4>)
 8001cdc:	400a      	ands	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce0:	f7fe ffaa 	bl	8000c38 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cea:	f7fe ffa5 	bl	8000c38 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e02a      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cfc:	4b17      	ldr	r3, [pc, #92]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	049b      	lsls	r3, r3, #18
 8001d04:	4013      	ands	r3, r2
 8001d06:	d1f0      	bne.n	8001cea <HAL_RCC_OscConfig+0x72a>
 8001d08:	e022      	b.n	8001d50 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d101      	bne.n	8001d16 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e01d      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <HAL_RCC_OscConfig+0x79c>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	2380      	movs	r3, #128	; 0x80
 8001d20:	025b      	lsls	r3, r3, #9
 8001d22:	401a      	ands	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d10f      	bne.n	8001d4c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	23f0      	movs	r3, #240	; 0xf0
 8001d30:	039b      	lsls	r3, r3, #14
 8001d32:	401a      	ands	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d107      	bne.n	8001d4c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	23c0      	movs	r3, #192	; 0xc0
 8001d40:	041b      	lsls	r3, r3, #16
 8001d42:	401a      	ands	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d001      	beq.n	8001d50 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e000      	b.n	8001d52 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b00a      	add	sp, #40	; 0x28
 8001d58:	bdb0      	pop	{r4, r5, r7, pc}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	ff02ffff 	.word	0xff02ffff
 8001d64:	feffffff 	.word	0xfeffffff

08001d68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d68:	b5b0      	push	{r4, r5, r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e128      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d7c:	4b96      	ldr	r3, [pc, #600]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2201      	movs	r2, #1
 8001d82:	4013      	ands	r3, r2
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d91e      	bls.n	8001dc8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8a:	4b93      	ldr	r3, [pc, #588]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	4393      	bics	r3, r2
 8001d92:	0019      	movs	r1, r3
 8001d94:	4b90      	ldr	r3, [pc, #576]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d9c:	f7fe ff4c 	bl	8000c38 <HAL_GetTick>
 8001da0:	0003      	movs	r3, r0
 8001da2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da4:	e009      	b.n	8001dba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da6:	f7fe ff47 	bl	8000c38 <HAL_GetTick>
 8001daa:	0002      	movs	r2, r0
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	4a8a      	ldr	r2, [pc, #552]	; (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e109      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dba:	4b87      	ldr	r3, [pc, #540]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d1ee      	bne.n	8001da6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2202      	movs	r2, #2
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d009      	beq.n	8001de6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd2:	4b83      	ldr	r3, [pc, #524]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	22f0      	movs	r2, #240	; 0xf0
 8001dd8:	4393      	bics	r3, r2
 8001dda:	0019      	movs	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	4b7f      	ldr	r3, [pc, #508]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001de2:	430a      	orrs	r2, r1
 8001de4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2201      	movs	r2, #1
 8001dec:	4013      	ands	r3, r2
 8001dee:	d100      	bne.n	8001df2 <HAL_RCC_ClockConfig+0x8a>
 8001df0:	e089      	b.n	8001f06 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d107      	bne.n	8001e0a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001dfa:	4b79      	ldr	r3, [pc, #484]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	029b      	lsls	r3, r3, #10
 8001e02:	4013      	ands	r3, r2
 8001e04:	d120      	bne.n	8001e48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e0e1      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d107      	bne.n	8001e22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e12:	4b73      	ldr	r3, [pc, #460]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	2380      	movs	r3, #128	; 0x80
 8001e18:	049b      	lsls	r3, r3, #18
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d114      	bne.n	8001e48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e0d5      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d106      	bne.n	8001e38 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e2a:	4b6d      	ldr	r3, [pc, #436]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2204      	movs	r2, #4
 8001e30:	4013      	ands	r3, r2
 8001e32:	d109      	bne.n	8001e48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e0ca      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e38:	4b69      	ldr	r3, [pc, #420]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	2380      	movs	r3, #128	; 0x80
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4013      	ands	r3, r2
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0c2      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e48:	4b65      	ldr	r3, [pc, #404]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	4393      	bics	r3, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	4b62      	ldr	r3, [pc, #392]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e5c:	f7fe feec 	bl	8000c38 <HAL_GetTick>
 8001e60:	0003      	movs	r3, r0
 8001e62:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d111      	bne.n	8001e90 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e6c:	e009      	b.n	8001e82 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6e:	f7fe fee3 	bl	8000c38 <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	4a58      	ldr	r2, [pc, #352]	; (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e0a5      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e82:	4b57      	ldr	r3, [pc, #348]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	220c      	movs	r2, #12
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b08      	cmp	r3, #8
 8001e8c:	d1ef      	bne.n	8001e6e <HAL_RCC_ClockConfig+0x106>
 8001e8e:	e03a      	b.n	8001f06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	2b03      	cmp	r3, #3
 8001e96:	d111      	bne.n	8001ebc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e98:	e009      	b.n	8001eae <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9a:	f7fe fecd 	bl	8000c38 <HAL_GetTick>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	4a4d      	ldr	r2, [pc, #308]	; (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e08f      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eae:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b0c      	cmp	r3, #12
 8001eb8:	d1ef      	bne.n	8001e9a <HAL_RCC_ClockConfig+0x132>
 8001eba:	e024      	b.n	8001f06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d11b      	bne.n	8001efc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ec4:	e009      	b.n	8001eda <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec6:	f7fe feb7 	bl	8000c38 <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	4a42      	ldr	r2, [pc, #264]	; (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e079      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eda:	4b41      	ldr	r3, [pc, #260]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	220c      	movs	r2, #12
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d1ef      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0x15e>
 8001ee6:	e00e      	b.n	8001f06 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee8:	f7fe fea6 	bl	8000c38 <HAL_GetTick>
 8001eec:	0002      	movs	r2, r0
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	4a3a      	ldr	r2, [pc, #232]	; (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e068      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001efc:	4b38      	ldr	r3, [pc, #224]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	220c      	movs	r2, #12
 8001f02:	4013      	ands	r3, r2
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f06:	4b34      	ldr	r3, [pc, #208]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d21e      	bcs.n	8001f52 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f14:	4b30      	ldr	r3, [pc, #192]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	4393      	bics	r3, r2
 8001f1c:	0019      	movs	r1, r3
 8001f1e:	4b2e      	ldr	r3, [pc, #184]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f26:	f7fe fe87 	bl	8000c38 <HAL_GetTick>
 8001f2a:	0003      	movs	r3, r0
 8001f2c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2e:	e009      	b.n	8001f44 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f30:	f7fe fe82 	bl	8000c38 <HAL_GetTick>
 8001f34:	0002      	movs	r2, r0
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	4a28      	ldr	r2, [pc, #160]	; (8001fdc <HAL_RCC_ClockConfig+0x274>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e044      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f44:	4b24      	ldr	r3, [pc, #144]	; (8001fd8 <HAL_RCC_ClockConfig+0x270>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d1ee      	bne.n	8001f30 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2204      	movs	r2, #4
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d009      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f5c:	4b20      	ldr	r3, [pc, #128]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4a20      	ldr	r2, [pc, #128]	; (8001fe4 <HAL_RCC_ClockConfig+0x27c>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	4b1d      	ldr	r3, [pc, #116]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2208      	movs	r2, #8
 8001f76:	4013      	ands	r3, r2
 8001f78:	d00a      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	4a1a      	ldr	r2, [pc, #104]	; (8001fe8 <HAL_RCC_ClockConfig+0x280>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	0019      	movs	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	00da      	lsls	r2, r3, #3
 8001f8a:	4b15      	ldr	r3, [pc, #84]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f90:	f000 f832 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 8001f94:	0001      	movs	r1, r0
 8001f96:	4b12      	ldr	r3, [pc, #72]	; (8001fe0 <HAL_RCC_ClockConfig+0x278>)
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	220f      	movs	r2, #15
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	4a12      	ldr	r2, [pc, #72]	; (8001fec <HAL_RCC_ClockConfig+0x284>)
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	000a      	movs	r2, r1
 8001fa6:	40da      	lsrs	r2, r3
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <HAL_RCC_ClockConfig+0x288>)
 8001faa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <HAL_RCC_ClockConfig+0x28c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	250b      	movs	r5, #11
 8001fb2:	197c      	adds	r4, r7, r5
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7fe fdf9 	bl	8000bac <HAL_InitTick>
 8001fba:	0003      	movs	r3, r0
 8001fbc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001fbe:	197b      	adds	r3, r7, r5
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d002      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001fc6:	197b      	adds	r3, r7, r5
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	e000      	b.n	8001fce <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	0018      	movs	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b004      	add	sp, #16
 8001fd4:	bdb0      	pop	{r4, r5, r7, pc}
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	40022000 	.word	0x40022000
 8001fdc:	00001388 	.word	0x00001388
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	fffff8ff 	.word	0xfffff8ff
 8001fe8:	ffffc7ff 	.word	0xffffc7ff
 8001fec:	0800389c 	.word	0x0800389c
 8001ff0:	20000078 	.word	0x20000078
 8001ff4:	2000007c 	.word	0x2000007c

08001ff8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff8:	b5b0      	push	{r4, r5, r7, lr}
 8001ffa:	b08e      	sub	sp, #56	; 0x38
 8001ffc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001ffe:	4b4c      	ldr	r3, [pc, #304]	; (8002130 <HAL_RCC_GetSysClockFreq+0x138>)
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002004:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002006:	230c      	movs	r3, #12
 8002008:	4013      	ands	r3, r2
 800200a:	2b0c      	cmp	r3, #12
 800200c:	d014      	beq.n	8002038 <HAL_RCC_GetSysClockFreq+0x40>
 800200e:	d900      	bls.n	8002012 <HAL_RCC_GetSysClockFreq+0x1a>
 8002010:	e07b      	b.n	800210a <HAL_RCC_GetSysClockFreq+0x112>
 8002012:	2b04      	cmp	r3, #4
 8002014:	d002      	beq.n	800201c <HAL_RCC_GetSysClockFreq+0x24>
 8002016:	2b08      	cmp	r3, #8
 8002018:	d00b      	beq.n	8002032 <HAL_RCC_GetSysClockFreq+0x3a>
 800201a:	e076      	b.n	800210a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800201c:	4b44      	ldr	r3, [pc, #272]	; (8002130 <HAL_RCC_GetSysClockFreq+0x138>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2210      	movs	r2, #16
 8002022:	4013      	ands	r3, r2
 8002024:	d002      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002026:	4b43      	ldr	r3, [pc, #268]	; (8002134 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002028:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800202a:	e07c      	b.n	8002126 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800202c:	4b42      	ldr	r3, [pc, #264]	; (8002138 <HAL_RCC_GetSysClockFreq+0x140>)
 800202e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002030:	e079      	b.n	8002126 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002032:	4b42      	ldr	r3, [pc, #264]	; (800213c <HAL_RCC_GetSysClockFreq+0x144>)
 8002034:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002036:	e076      	b.n	8002126 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800203a:	0c9a      	lsrs	r2, r3, #18
 800203c:	230f      	movs	r3, #15
 800203e:	401a      	ands	r2, r3
 8002040:	4b3f      	ldr	r3, [pc, #252]	; (8002140 <HAL_RCC_GetSysClockFreq+0x148>)
 8002042:	5c9b      	ldrb	r3, [r3, r2]
 8002044:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002048:	0d9a      	lsrs	r2, r3, #22
 800204a:	2303      	movs	r3, #3
 800204c:	4013      	ands	r3, r2
 800204e:	3301      	adds	r3, #1
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002052:	4b37      	ldr	r3, [pc, #220]	; (8002130 <HAL_RCC_GetSysClockFreq+0x138>)
 8002054:	68da      	ldr	r2, [r3, #12]
 8002056:	2380      	movs	r3, #128	; 0x80
 8002058:	025b      	lsls	r3, r3, #9
 800205a:	4013      	ands	r3, r2
 800205c:	d01a      	beq.n	8002094 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800205e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
 8002066:	4a35      	ldr	r2, [pc, #212]	; (800213c <HAL_RCC_GetSysClockFreq+0x144>)
 8002068:	2300      	movs	r3, #0
 800206a:	69b8      	ldr	r0, [r7, #24]
 800206c:	69f9      	ldr	r1, [r7, #28]
 800206e:	f7fe f8f7 	bl	8000260 <__aeabi_lmul>
 8002072:	0002      	movs	r2, r0
 8002074:	000b      	movs	r3, r1
 8002076:	0010      	movs	r0, r2
 8002078:	0019      	movs	r1, r3
 800207a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f7fe f8cb 	bl	8000220 <__aeabi_uldivmod>
 800208a:	0002      	movs	r2, r0
 800208c:	000b      	movs	r3, r1
 800208e:	0013      	movs	r3, r2
 8002090:	637b      	str	r3, [r7, #52]	; 0x34
 8002092:	e037      	b.n	8002104 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002094:	4b26      	ldr	r3, [pc, #152]	; (8002130 <HAL_RCC_GetSysClockFreq+0x138>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2210      	movs	r2, #16
 800209a:	4013      	ands	r3, r2
 800209c:	d01a      	beq.n	80020d4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800209e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4a23      	ldr	r2, [pc, #140]	; (8002134 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020a8:	2300      	movs	r3, #0
 80020aa:	68b8      	ldr	r0, [r7, #8]
 80020ac:	68f9      	ldr	r1, [r7, #12]
 80020ae:	f7fe f8d7 	bl	8000260 <__aeabi_lmul>
 80020b2:	0002      	movs	r2, r0
 80020b4:	000b      	movs	r3, r1
 80020b6:	0010      	movs	r0, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020bc:	603b      	str	r3, [r7, #0]
 80020be:	2300      	movs	r3, #0
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f7fe f8ab 	bl	8000220 <__aeabi_uldivmod>
 80020ca:	0002      	movs	r2, r0
 80020cc:	000b      	movs	r3, r1
 80020ce:	0013      	movs	r3, r2
 80020d0:	637b      	str	r3, [r7, #52]	; 0x34
 80020d2:	e017      	b.n	8002104 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80020d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d6:	0018      	movs	r0, r3
 80020d8:	2300      	movs	r3, #0
 80020da:	0019      	movs	r1, r3
 80020dc:	4a16      	ldr	r2, [pc, #88]	; (8002138 <HAL_RCC_GetSysClockFreq+0x140>)
 80020de:	2300      	movs	r3, #0
 80020e0:	f7fe f8be 	bl	8000260 <__aeabi_lmul>
 80020e4:	0002      	movs	r2, r0
 80020e6:	000b      	movs	r3, r1
 80020e8:	0010      	movs	r0, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	001c      	movs	r4, r3
 80020f0:	2300      	movs	r3, #0
 80020f2:	001d      	movs	r5, r3
 80020f4:	0022      	movs	r2, r4
 80020f6:	002b      	movs	r3, r5
 80020f8:	f7fe f892 	bl	8000220 <__aeabi_uldivmod>
 80020fc:	0002      	movs	r2, r0
 80020fe:	000b      	movs	r3, r1
 8002100:	0013      	movs	r3, r2
 8002102:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002106:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002108:	e00d      	b.n	8002126 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800210a:	4b09      	ldr	r3, [pc, #36]	; (8002130 <HAL_RCC_GetSysClockFreq+0x138>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	0b5b      	lsrs	r3, r3, #13
 8002110:	2207      	movs	r2, #7
 8002112:	4013      	ands	r3, r2
 8002114:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	3301      	adds	r3, #1
 800211a:	2280      	movs	r2, #128	; 0x80
 800211c:	0212      	lsls	r2, r2, #8
 800211e:	409a      	lsls	r2, r3
 8002120:	0013      	movs	r3, r2
 8002122:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002124:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002128:	0018      	movs	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	b00e      	add	sp, #56	; 0x38
 800212e:	bdb0      	pop	{r4, r5, r7, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	003d0900 	.word	0x003d0900
 8002138:	00f42400 	.word	0x00f42400
 800213c:	007a1200 	.word	0x007a1200
 8002140:	080038b4 	.word	0x080038b4

08002144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002148:	4b02      	ldr	r3, [pc, #8]	; (8002154 <HAL_RCC_GetHCLKFreq+0x10>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	0018      	movs	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	20000078 	.word	0x20000078

08002158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800215c:	f7ff fff2 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002160:	0001      	movs	r1, r0
 8002162:	4b06      	ldr	r3, [pc, #24]	; (800217c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	0a1b      	lsrs	r3, r3, #8
 8002168:	2207      	movs	r2, #7
 800216a:	4013      	ands	r3, r2
 800216c:	4a04      	ldr	r2, [pc, #16]	; (8002180 <HAL_RCC_GetPCLK1Freq+0x28>)
 800216e:	5cd3      	ldrb	r3, [r2, r3]
 8002170:	40d9      	lsrs	r1, r3
 8002172:	000b      	movs	r3, r1
}
 8002174:	0018      	movs	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	40021000 	.word	0x40021000
 8002180:	080038ac 	.word	0x080038ac

08002184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002188:	f7ff ffdc 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 800218c:	0001      	movs	r1, r0
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	0adb      	lsrs	r3, r3, #11
 8002194:	2207      	movs	r2, #7
 8002196:	4013      	ands	r3, r2
 8002198:	4a04      	ldr	r2, [pc, #16]	; (80021ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800219a:	5cd3      	ldrb	r3, [r2, r3]
 800219c:	40d9      	lsrs	r1, r3
 800219e:	000b      	movs	r3, r1
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	40021000 	.word	0x40021000
 80021ac:	080038ac 	.word	0x080038ac

080021b0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80021b8:	2317      	movs	r3, #23
 80021ba:	18fb      	adds	r3, r7, r3
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2220      	movs	r2, #32
 80021c6:	4013      	ands	r3, r2
 80021c8:	d106      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	2380      	movs	r3, #128	; 0x80
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	4013      	ands	r3, r2
 80021d4:	d100      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80021d6:	e0d9      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021d8:	4ba4      	ldr	r3, [pc, #656]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	055b      	lsls	r3, r3, #21
 80021e0:	4013      	ands	r3, r2
 80021e2:	d10a      	bne.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e4:	4ba1      	ldr	r3, [pc, #644]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021e8:	4ba0      	ldr	r3, [pc, #640]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	0549      	lsls	r1, r1, #21
 80021ee:	430a      	orrs	r2, r1
 80021f0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80021f2:	2317      	movs	r3, #23
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	2201      	movs	r2, #1
 80021f8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021fa:	4b9d      	ldr	r3, [pc, #628]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4013      	ands	r3, r2
 8002204:	d11a      	bne.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002206:	4b9a      	ldr	r3, [pc, #616]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4b99      	ldr	r3, [pc, #612]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800220c:	2180      	movs	r1, #128	; 0x80
 800220e:	0049      	lsls	r1, r1, #1
 8002210:	430a      	orrs	r2, r1
 8002212:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002214:	f7fe fd10 	bl	8000c38 <HAL_GetTick>
 8002218:	0003      	movs	r3, r0
 800221a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221c:	e008      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800221e:	f7fe fd0b 	bl	8000c38 <HAL_GetTick>
 8002222:	0002      	movs	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b64      	cmp	r3, #100	; 0x64
 800222a:	d901      	bls.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e118      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002230:	4b8f      	ldr	r3, [pc, #572]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2380      	movs	r3, #128	; 0x80
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	4013      	ands	r3, r2
 800223a:	d0f0      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800223c:	4b8b      	ldr	r3, [pc, #556]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	23c0      	movs	r3, #192	; 0xc0
 8002242:	039b      	lsls	r3, r3, #14
 8002244:	4013      	ands	r3, r2
 8002246:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	23c0      	movs	r3, #192	; 0xc0
 800224e:	039b      	lsls	r3, r3, #14
 8002250:	4013      	ands	r3, r2
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	429a      	cmp	r2, r3
 8002256:	d107      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	23c0      	movs	r3, #192	; 0xc0
 800225e:	039b      	lsls	r3, r3, #14
 8002260:	4013      	ands	r3, r2
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	429a      	cmp	r2, r3
 8002266:	d013      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	23c0      	movs	r3, #192	; 0xc0
 800226e:	029b      	lsls	r3, r3, #10
 8002270:	401a      	ands	r2, r3
 8002272:	23c0      	movs	r3, #192	; 0xc0
 8002274:	029b      	lsls	r3, r3, #10
 8002276:	429a      	cmp	r2, r3
 8002278:	d10a      	bne.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800227a:	4b7c      	ldr	r3, [pc, #496]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	2380      	movs	r3, #128	; 0x80
 8002280:	029b      	lsls	r3, r3, #10
 8002282:	401a      	ands	r2, r3
 8002284:	2380      	movs	r3, #128	; 0x80
 8002286:	029b      	lsls	r3, r3, #10
 8002288:	429a      	cmp	r2, r3
 800228a:	d101      	bne.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0e8      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002290:	4b76      	ldr	r3, [pc, #472]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002292:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002294:	23c0      	movs	r3, #192	; 0xc0
 8002296:	029b      	lsls	r3, r3, #10
 8002298:	4013      	ands	r3, r2
 800229a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d049      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	23c0      	movs	r3, #192	; 0xc0
 80022a8:	029b      	lsls	r3, r3, #10
 80022aa:	4013      	ands	r3, r2
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d004      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2220      	movs	r2, #32
 80022b8:	4013      	ands	r3, r2
 80022ba:	d10d      	bne.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	23c0      	movs	r3, #192	; 0xc0
 80022c2:	029b      	lsls	r3, r3, #10
 80022c4:	4013      	ands	r3, r2
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d034      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	2380      	movs	r3, #128	; 0x80
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	4013      	ands	r3, r2
 80022d6:	d02e      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80022d8:	4b64      	ldr	r3, [pc, #400]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80022da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022dc:	4a65      	ldr	r2, [pc, #404]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022de:	4013      	ands	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022e2:	4b62      	ldr	r3, [pc, #392]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80022e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022e6:	4b61      	ldr	r3, [pc, #388]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80022e8:	2180      	movs	r1, #128	; 0x80
 80022ea:	0309      	lsls	r1, r1, #12
 80022ec:	430a      	orrs	r2, r1
 80022ee:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022f0:	4b5e      	ldr	r3, [pc, #376]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80022f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022f4:	4b5d      	ldr	r3, [pc, #372]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80022f6:	4960      	ldr	r1, [pc, #384]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80022f8:	400a      	ands	r2, r1
 80022fa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80022fc:	4b5b      	ldr	r3, [pc, #364]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	4013      	ands	r3, r2
 800230a:	d014      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230c:	f7fe fc94 	bl	8000c38 <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002314:	e009      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002316:	f7fe fc8f 	bl	8000c38 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	4a56      	ldr	r2, [pc, #344]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e09b      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800232a:	4b50      	ldr	r3, [pc, #320]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800232c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4013      	ands	r3, r2
 8002334:	d0ef      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	23c0      	movs	r3, #192	; 0xc0
 800233c:	029b      	lsls	r3, r3, #10
 800233e:	401a      	ands	r2, r3
 8002340:	23c0      	movs	r3, #192	; 0xc0
 8002342:	029b      	lsls	r3, r3, #10
 8002344:	429a      	cmp	r2, r3
 8002346:	d10c      	bne.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8002348:	4b48      	ldr	r3, [pc, #288]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a4c      	ldr	r2, [pc, #304]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800234e:	4013      	ands	r3, r2
 8002350:	0019      	movs	r1, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	23c0      	movs	r3, #192	; 0xc0
 8002358:	039b      	lsls	r3, r3, #14
 800235a:	401a      	ands	r2, r3
 800235c:	4b43      	ldr	r3, [pc, #268]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	4b42      	ldr	r3, [pc, #264]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002364:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	23c0      	movs	r3, #192	; 0xc0
 800236c:	029b      	lsls	r3, r3, #10
 800236e:	401a      	ands	r2, r3
 8002370:	4b3e      	ldr	r3, [pc, #248]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002372:	430a      	orrs	r2, r1
 8002374:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002376:	2317      	movs	r3, #23
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d105      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002380:	4b3a      	ldr	r3, [pc, #232]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002382:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002384:	4b39      	ldr	r3, [pc, #228]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002386:	493f      	ldr	r1, [pc, #252]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002388:	400a      	ands	r2, r1
 800238a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2201      	movs	r2, #1
 8002392:	4013      	ands	r3, r2
 8002394:	d009      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002396:	4b35      	ldr	r3, [pc, #212]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	2203      	movs	r2, #3
 800239c:	4393      	bics	r3, r2
 800239e:	0019      	movs	r1, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	4b31      	ldr	r3, [pc, #196]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80023a6:	430a      	orrs	r2, r1
 80023a8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2202      	movs	r2, #2
 80023b0:	4013      	ands	r3, r2
 80023b2:	d009      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023b4:	4b2d      	ldr	r3, [pc, #180]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80023b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b8:	220c      	movs	r2, #12
 80023ba:	4393      	bics	r3, r2
 80023bc:	0019      	movs	r1, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	691a      	ldr	r2, [r3, #16]
 80023c2:	4b2a      	ldr	r3, [pc, #168]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80023c4:	430a      	orrs	r2, r1
 80023c6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2204      	movs	r2, #4
 80023ce:	4013      	ands	r3, r2
 80023d0:	d009      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023d2:	4b26      	ldr	r3, [pc, #152]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80023d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d6:	4a2c      	ldr	r2, [pc, #176]	; (8002488 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80023d8:	4013      	ands	r3, r2
 80023da:	0019      	movs	r1, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	695a      	ldr	r2, [r3, #20]
 80023e0:	4b22      	ldr	r3, [pc, #136]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80023e2:	430a      	orrs	r2, r1
 80023e4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2208      	movs	r2, #8
 80023ec:	4013      	ands	r3, r2
 80023ee:	d009      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023f0:	4b1e      	ldr	r3, [pc, #120]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80023f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f4:	4a25      	ldr	r2, [pc, #148]	; (800248c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	0019      	movs	r1, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699a      	ldr	r2, [r3, #24]
 80023fe:	4b1b      	ldr	r3, [pc, #108]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002400:	430a      	orrs	r2, r1
 8002402:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	4013      	ands	r3, r2
 800240e:	d009      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002410:	4b16      	ldr	r3, [pc, #88]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002414:	4a17      	ldr	r2, [pc, #92]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002416:	4013      	ands	r3, r2
 8002418:	0019      	movs	r1, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69da      	ldr	r2, [r3, #28]
 800241e:	4b13      	ldr	r3, [pc, #76]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002420:	430a      	orrs	r2, r1
 8002422:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2240      	movs	r2, #64	; 0x40
 800242a:	4013      	ands	r3, r2
 800242c:	d009      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002432:	4a17      	ldr	r2, [pc, #92]	; (8002490 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002434:	4013      	ands	r3, r2
 8002436:	0019      	movs	r1, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800243c:	4b0b      	ldr	r3, [pc, #44]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800243e:	430a      	orrs	r2, r1
 8002440:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2280      	movs	r2, #128	; 0x80
 8002448:	4013      	ands	r3, r2
 800244a:	d009      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800244c:	4b07      	ldr	r3, [pc, #28]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800244e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002450:	4a10      	ldr	r2, [pc, #64]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002452:	4013      	ands	r3, r2
 8002454:	0019      	movs	r1, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a1a      	ldr	r2, [r3, #32]
 800245a:	4b04      	ldr	r3, [pc, #16]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800245c:	430a      	orrs	r2, r1
 800245e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	0018      	movs	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	b006      	add	sp, #24
 8002468:	bd80      	pop	{r7, pc}
 800246a:	46c0      	nop			; (mov r8, r8)
 800246c:	40021000 	.word	0x40021000
 8002470:	40007000 	.word	0x40007000
 8002474:	fffcffff 	.word	0xfffcffff
 8002478:	fff7ffff 	.word	0xfff7ffff
 800247c:	00001388 	.word	0x00001388
 8002480:	ffcfffff 	.word	0xffcfffff
 8002484:	efffffff 	.word	0xefffffff
 8002488:	fffff3ff 	.word	0xfffff3ff
 800248c:	ffffcfff 	.word	0xffffcfff
 8002490:	fbffffff 	.word	0xfbffffff
 8002494:	fff3ffff 	.word	0xfff3ffff

08002498 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e083      	b.n	80025b2 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	2382      	movs	r3, #130	; 0x82
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d009      	beq.n	80024d2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	61da      	str	r2, [r3, #28]
 80024c4:	e005      	b.n	80024d2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2251      	movs	r2, #81	; 0x51
 80024dc:	5c9b      	ldrb	r3, [r3, r2]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d107      	bne.n	80024f4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2250      	movs	r2, #80	; 0x50
 80024e8:	2100      	movs	r1, #0
 80024ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7fe f9ea 	bl	80008c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2251      	movs	r2, #81	; 0x51
 80024f8:	2102      	movs	r1, #2
 80024fa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2140      	movs	r1, #64	; 0x40
 8002508:	438a      	bics	r2, r1
 800250a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	2382      	movs	r3, #130	; 0x82
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	401a      	ands	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6899      	ldr	r1, [r3, #8]
 800251a:	2384      	movs	r3, #132	; 0x84
 800251c:	021b      	lsls	r3, r3, #8
 800251e:	400b      	ands	r3, r1
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68d9      	ldr	r1, [r3, #12]
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	400b      	ands	r3, r1
 800252c:	431a      	orrs	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	2102      	movs	r1, #2
 8002534:	400b      	ands	r3, r1
 8002536:	431a      	orrs	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	2101      	movs	r1, #1
 800253e:	400b      	ands	r3, r1
 8002540:	431a      	orrs	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6999      	ldr	r1, [r3, #24]
 8002546:	2380      	movs	r3, #128	; 0x80
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	400b      	ands	r3, r1
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	2138      	movs	r1, #56	; 0x38
 8002554:	400b      	ands	r3, r1
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	2180      	movs	r1, #128	; 0x80
 800255e:	400b      	ands	r3, r1
 8002560:	431a      	orrs	r2, r3
 8002562:	0011      	movs	r1, r2
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002568:	2380      	movs	r3, #128	; 0x80
 800256a:	019b      	lsls	r3, r3, #6
 800256c:	401a      	ands	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	0c1b      	lsrs	r3, r3, #16
 800257c:	2204      	movs	r2, #4
 800257e:	4013      	ands	r3, r2
 8002580:	0019      	movs	r1, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002586:	2210      	movs	r2, #16
 8002588:	401a      	ands	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	69da      	ldr	r2, [r3, #28]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4907      	ldr	r1, [pc, #28]	; (80025bc <HAL_SPI_Init+0x124>)
 800259e:	400a      	ands	r2, r1
 80025a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2251      	movs	r2, #81	; 0x51
 80025ac:	2101      	movs	r1, #1
 80025ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	0018      	movs	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b002      	add	sp, #8
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	fffff7ff 	.word	0xfffff7ff

080025c0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
 80025cc:	001a      	movs	r2, r3
 80025ce:	1cbb      	adds	r3, r7, #2
 80025d0:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025d2:	2317      	movs	r3, #23
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2250      	movs	r2, #80	; 0x50
 80025de:	5c9b      	ldrb	r3, [r3, r2]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d101      	bne.n	80025e8 <HAL_SPI_TransmitReceive_DMA+0x28>
 80025e4:	2302      	movs	r3, #2
 80025e6:	e0f6      	b.n	80027d6 <HAL_SPI_TransmitReceive_DMA+0x216>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2250      	movs	r2, #80	; 0x50
 80025ec:	2101      	movs	r1, #1
 80025ee:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80025f0:	2016      	movs	r0, #22
 80025f2:	183b      	adds	r3, r7, r0
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	2151      	movs	r1, #81	; 0x51
 80025f8:	5c52      	ldrb	r2, [r2, r1]
 80025fa:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002602:	0001      	movs	r1, r0
 8002604:	187b      	adds	r3, r7, r1
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d011      	beq.n	8002630 <HAL_SPI_TransmitReceive_DMA+0x70>
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	2382      	movs	r3, #130	; 0x82
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	429a      	cmp	r2, r3
 8002614:	d107      	bne.n	8002626 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d103      	bne.n	8002626 <HAL_SPI_TransmitReceive_DMA+0x66>
 800261e:	187b      	adds	r3, r7, r1
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b04      	cmp	r3, #4
 8002624:	d004      	beq.n	8002630 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8002626:	2317      	movs	r3, #23
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	2202      	movs	r2, #2
 800262c:	701a      	strb	r2, [r3, #0]
    goto error;
 800262e:	e0cb      	b.n	80027c8 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d006      	beq.n	8002644 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d003      	beq.n	8002644 <HAL_SPI_TransmitReceive_DMA+0x84>
 800263c:	1cbb      	adds	r3, r7, #2
 800263e:	881b      	ldrh	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d104      	bne.n	800264e <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8002644:	2317      	movs	r3, #23
 8002646:	18fb      	adds	r3, r7, r3
 8002648:	2201      	movs	r2, #1
 800264a:	701a      	strb	r2, [r3, #0]
    goto error;
 800264c:	e0bc      	b.n	80027c8 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2251      	movs	r2, #81	; 0x51
 8002652:	5c9b      	ldrb	r3, [r3, r2]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b04      	cmp	r3, #4
 8002658:	d003      	beq.n	8002662 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2251      	movs	r2, #81	; 0x51
 800265e:	2105      	movs	r1, #5
 8002660:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	1cba      	adds	r2, r7, #2
 8002672:	8812      	ldrh	r2, [r2, #0]
 8002674:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	1cba      	adds	r2, r7, #2
 800267a:	8812      	ldrh	r2, [r2, #0]
 800267c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	1cba      	adds	r2, r7, #2
 8002688:	8812      	ldrh	r2, [r2, #0]
 800268a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1cba      	adds	r2, r7, #2
 8002690:	8812      	ldrh	r2, [r2, #0]
 8002692:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2251      	movs	r2, #81	; 0x51
 80026a4:	5c9b      	ldrb	r3, [r3, r2]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d108      	bne.n	80026be <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b0:	4a4b      	ldr	r2, [pc, #300]	; (80027e0 <HAL_SPI_TransmitReceive_DMA+0x220>)
 80026b2:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b8:	4a4a      	ldr	r2, [pc, #296]	; (80027e4 <HAL_SPI_TransmitReceive_DMA+0x224>)
 80026ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80026bc:	e007      	b.n	80026ce <HAL_SPI_TransmitReceive_DMA+0x10e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c2:	4a49      	ldr	r2, [pc, #292]	; (80027e8 <HAL_SPI_TransmitReceive_DMA+0x228>)
 80026c4:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	4a48      	ldr	r2, [pc, #288]	; (80027ec <HAL_SPI_TransmitReceive_DMA+0x22c>)
 80026cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d2:	4a47      	ldr	r2, [pc, #284]	; (80027f0 <HAL_SPI_TransmitReceive_DMA+0x230>)
 80026d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026da:	2200      	movs	r2, #0
 80026dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	330c      	adds	r3, #12
 80026e8:	0019      	movs	r1, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ee:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026f4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80026f6:	f7fe fc23 	bl	8000f40 <HAL_DMA_Start_IT>
 80026fa:	1e03      	subs	r3, r0, #0
 80026fc:	d00e      	beq.n	800271c <HAL_SPI_TransmitReceive_DMA+0x15c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002702:	2210      	movs	r2, #16
 8002704:	431a      	orrs	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800270a:	2317      	movs	r3, #23
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2251      	movs	r2, #81	; 0x51
 8002716:	2101      	movs	r1, #1
 8002718:	5499      	strb	r1, [r3, r2]
    goto error;
 800271a:	e055      	b.n	80027c8 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2101      	movs	r1, #1
 8002728:	430a      	orrs	r2, r1
 800272a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002738:	2200      	movs	r2, #0
 800273a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002740:	2200      	movs	r2, #0
 8002742:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002748:	2200      	movs	r2, #0
 800274a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	0019      	movs	r1, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	330c      	adds	r3, #12
 800275c:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002762:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002764:	f7fe fbec 	bl	8000f40 <HAL_DMA_Start_IT>
 8002768:	1e03      	subs	r3, r0, #0
 800276a:	d00e      	beq.n	800278a <HAL_SPI_TransmitReceive_DMA+0x1ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002770:	2210      	movs	r2, #16
 8002772:	431a      	orrs	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002778:	2317      	movs	r3, #23
 800277a:	18fb      	adds	r3, r7, r3
 800277c:	2201      	movs	r2, #1
 800277e:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2251      	movs	r2, #81	; 0x51
 8002784:	2101      	movs	r1, #1
 8002786:	5499      	strb	r1, [r3, r2]
    goto error;
 8002788:	e01e      	b.n	80027c8 <HAL_SPI_TransmitReceive_DMA+0x208>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2240      	movs	r2, #64	; 0x40
 8002792:	4013      	ands	r3, r2
 8002794:	2b40      	cmp	r3, #64	; 0x40
 8002796:	d007      	beq.n	80027a8 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2140      	movs	r1, #64	; 0x40
 80027a4:	430a      	orrs	r2, r1
 80027a6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2120      	movs	r1, #32
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2102      	movs	r1, #2
 80027c4:	430a      	orrs	r2, r1
 80027c6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2250      	movs	r2, #80	; 0x50
 80027cc:	2100      	movs	r1, #0
 80027ce:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80027d0:	2317      	movs	r3, #23
 80027d2:	18fb      	adds	r3, r7, r3
 80027d4:	781b      	ldrb	r3, [r3, #0]
}
 80027d6:	0018      	movs	r0, r3
 80027d8:	46bd      	mov	sp, r7
 80027da:	b006      	add	sp, #24
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	08002b63 	.word	0x08002b63
 80027e4:	08002a21 	.word	0x08002a21
 80027e8:	08002b81 	.word	0x08002b81
 80027ec:	08002acf 	.word	0x08002acf
 80027f0:	08002b9f 	.word	0x08002b9f

080027f4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	099b      	lsrs	r3, r3, #6
 8002810:	001a      	movs	r2, r3
 8002812:	2301      	movs	r3, #1
 8002814:	4013      	ands	r3, r2
 8002816:	d10f      	bne.n	8002838 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	2201      	movs	r2, #1
 800281c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800281e:	d00b      	beq.n	8002838 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	099b      	lsrs	r3, r3, #6
 8002824:	001a      	movs	r2, r3
 8002826:	2301      	movs	r3, #1
 8002828:	4013      	ands	r3, r2
 800282a:	d005      	beq.n	8002838 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	0010      	movs	r0, r2
 8002834:	4798      	blx	r3
    return;
 8002836:	e0d5      	b.n	80029e4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	085b      	lsrs	r3, r3, #1
 800283c:	001a      	movs	r2, r3
 800283e:	2301      	movs	r3, #1
 8002840:	4013      	ands	r3, r2
 8002842:	d00b      	beq.n	800285c <HAL_SPI_IRQHandler+0x68>
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	09db      	lsrs	r3, r3, #7
 8002848:	001a      	movs	r2, r3
 800284a:	2301      	movs	r3, #1
 800284c:	4013      	ands	r3, r2
 800284e:	d005      	beq.n	800285c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	0010      	movs	r0, r2
 8002858:	4798      	blx	r3
    return;
 800285a:	e0c3      	b.n	80029e4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	095b      	lsrs	r3, r3, #5
 8002860:	001a      	movs	r2, r3
 8002862:	2301      	movs	r3, #1
 8002864:	4013      	ands	r3, r2
 8002866:	d10c      	bne.n	8002882 <HAL_SPI_IRQHandler+0x8e>
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	099b      	lsrs	r3, r3, #6
 800286c:	001a      	movs	r2, r3
 800286e:	2301      	movs	r3, #1
 8002870:	4013      	ands	r3, r2
 8002872:	d106      	bne.n	8002882 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	0a1b      	lsrs	r3, r3, #8
 8002878:	001a      	movs	r2, r3
 800287a:	2301      	movs	r3, #1
 800287c:	4013      	ands	r3, r2
 800287e:	d100      	bne.n	8002882 <HAL_SPI_IRQHandler+0x8e>
 8002880:	e0b0      	b.n	80029e4 <HAL_SPI_IRQHandler+0x1f0>
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	095b      	lsrs	r3, r3, #5
 8002886:	001a      	movs	r2, r3
 8002888:	2301      	movs	r3, #1
 800288a:	4013      	ands	r3, r2
 800288c:	d100      	bne.n	8002890 <HAL_SPI_IRQHandler+0x9c>
 800288e:	e0a9      	b.n	80029e4 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	099b      	lsrs	r3, r3, #6
 8002894:	001a      	movs	r2, r3
 8002896:	2301      	movs	r3, #1
 8002898:	4013      	ands	r3, r2
 800289a:	d023      	beq.n	80028e4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2251      	movs	r2, #81	; 0x51
 80028a0:	5c9b      	ldrb	r3, [r3, r2]
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d011      	beq.n	80028cc <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ac:	2204      	movs	r2, #4
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	e00b      	b.n	80028e4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028cc:	2300      	movs	r3, #0
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	693b      	ldr	r3, [r7, #16]
        return;
 80028e2:	e07f      	b.n	80029e4 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	001a      	movs	r2, r3
 80028ea:	2301      	movs	r3, #1
 80028ec:	4013      	ands	r3, r2
 80028ee:	d014      	beq.n	800291a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f4:	2201      	movs	r2, #1
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80028fc:	2300      	movs	r3, #0
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2140      	movs	r1, #64	; 0x40
 8002914:	438a      	bics	r2, r1
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	001a      	movs	r2, r3
 8002920:	2301      	movs	r3, #1
 8002922:	4013      	ands	r3, r2
 8002924:	d00c      	beq.n	8002940 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800292a:	2208      	movs	r2, #8
 800292c:	431a      	orrs	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002932:	2300      	movs	r3, #0
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002944:	2b00      	cmp	r3, #0
 8002946:	d04c      	beq.n	80029e2 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	21e0      	movs	r1, #224	; 0xe0
 8002954:	438a      	bics	r2, r1
 8002956:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2251      	movs	r2, #81	; 0x51
 800295c:	2101      	movs	r1, #1
 800295e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	2202      	movs	r2, #2
 8002964:	4013      	ands	r3, r2
 8002966:	d103      	bne.n	8002970 <HAL_SPI_IRQHandler+0x17c>
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	2201      	movs	r2, #1
 800296c:	4013      	ands	r3, r2
 800296e:	d032      	beq.n	80029d6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2103      	movs	r1, #3
 800297c:	438a      	bics	r2, r1
 800297e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002984:	2b00      	cmp	r3, #0
 8002986:	d010      	beq.n	80029aa <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298c:	4a17      	ldr	r2, [pc, #92]	; (80029ec <HAL_SPI_IRQHandler+0x1f8>)
 800298e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002994:	0018      	movs	r0, r3
 8002996:	f7fe fb39 	bl	800100c <HAL_DMA_Abort_IT>
 800299a:	1e03      	subs	r3, r0, #0
 800299c:	d005      	beq.n	80029aa <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a2:	2240      	movs	r2, #64	; 0x40
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d016      	beq.n	80029e0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b6:	4a0d      	ldr	r2, [pc, #52]	; (80029ec <HAL_SPI_IRQHandler+0x1f8>)
 80029b8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029be:	0018      	movs	r0, r3
 80029c0:	f7fe fb24 	bl	800100c <HAL_DMA_Abort_IT>
 80029c4:	1e03      	subs	r3, r0, #0
 80029c6:	d00b      	beq.n	80029e0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029cc:	2240      	movs	r2, #64	; 0x40
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80029d4:	e004      	b.n	80029e0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	0018      	movs	r0, r3
 80029da:	f7fd ff43 	bl	8000864 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80029de:	e000      	b.n	80029e2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80029e0:	46c0      	nop			; (mov r8, r8)
    return;
 80029e2:	46c0      	nop			; (mov r8, r8)
  }
}
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b008      	add	sp, #32
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	08002be1 	.word	0x08002be1

080029f0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80029f8:	46c0      	nop			; (mov r8, r8)
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b002      	add	sp, #8
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8002a08:	46c0      	nop			; (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b002      	add	sp, #8
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8002a18:	46c0      	nop			; (mov r8, r8)
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b002      	add	sp, #8
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a2e:	f7fe f903 	bl	8000c38 <HAL_GetTick>
 8002a32:	0003      	movs	r3, r0
 8002a34:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2220      	movs	r2, #32
 8002a3e:	4013      	ands	r3, r2
 8002a40:	2b20      	cmp	r3, #32
 8002a42:	d03d      	beq.n	8002ac0 <SPI_DMAReceiveCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2120      	movs	r1, #32
 8002a50:	438a      	bics	r2, r1
 8002a52:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d10e      	bne.n	8002a7a <SPI_DMAReceiveCplt+0x5a>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	2382      	movs	r3, #130	; 0x82
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d108      	bne.n	8002a7a <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	685a      	ldr	r2, [r3, #4]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2103      	movs	r1, #3
 8002a74:	438a      	bics	r2, r1
 8002a76:	605a      	str	r2, [r3, #4]
 8002a78:	e007      	b.n	8002a8a <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2101      	movs	r1, #1
 8002a86:	438a      	bics	r2, r1
 8002a88:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2164      	movs	r1, #100	; 0x64
 8002a90:	0018      	movs	r0, r3
 8002a92:	f000 f949 	bl	8002d28 <SPI_EndRxTransaction>
 8002a96:	1e03      	subs	r3, r0, #0
 8002a98:	d002      	beq.n	8002aa0 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2251      	movs	r2, #81	; 0x51
 8002aaa:	2101      	movs	r1, #1
 8002aac:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d004      	beq.n	8002ac0 <SPI_DMAReceiveCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7fd fed3 	bl	8000864 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002abe:	e003      	b.n	8002ac8 <SPI_DMAReceiveCplt+0xa8>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f7ff ff94 	bl	80029f0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b004      	add	sp, #16
 8002acc:	bd80      	pop	{r7, pc}

08002ace <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ada:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002adc:	f7fe f8ac 	bl	8000c38 <HAL_GetTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2220      	movs	r2, #32
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b20      	cmp	r3, #32
 8002af0:	d030      	beq.n	8002b54 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2120      	movs	r1, #32
 8002afe:	438a      	bics	r2, r1
 8002b00:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2164      	movs	r1, #100	; 0x64
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f000 f977 	bl	8002dfc <SPI_EndRxTxTransaction>
 8002b0e:	1e03      	subs	r3, r0, #0
 8002b10:	d005      	beq.n	8002b1e <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b16:	2220      	movs	r2, #32
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2103      	movs	r1, #3
 8002b2a:	438a      	bics	r2, r1
 8002b2c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2251      	movs	r2, #81	; 0x51
 8002b3e:	2101      	movs	r1, #1
 8002b40:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d004      	beq.n	8002b54 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	f7fd fe89 	bl	8000864 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002b52:	e003      	b.n	8002b5c <SPI_DMATransmitReceiveCplt+0x8e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	0018      	movs	r0, r3
 8002b58:	f7fd fe70 	bl	800083c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b004      	add	sp, #16
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b084      	sub	sp, #16
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	0018      	movs	r0, r3
 8002b74:	f7ff ff44 	bl	8002a00 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002b78:	46c0      	nop			; (mov r8, r8)
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	b004      	add	sp, #16
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	0018      	movs	r0, r3
 8002b92:	f7ff ff3d 	bl	8002a10 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b004      	add	sp, #16
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2103      	movs	r1, #3
 8002bb8:	438a      	bics	r2, r1
 8002bba:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc0:	2210      	movs	r2, #16
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2251      	movs	r2, #81	; 0x51
 8002bcc:	2101      	movs	r1, #1
 8002bce:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f7fd fe46 	bl	8000864 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002bd8:	46c0      	nop			; (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b004      	add	sp, #16
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f7fd fe31 	bl	8000864 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	46bd      	mov	sp, r7
 8002c06:	b004      	add	sp, #16
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b088      	sub	sp, #32
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	1dfb      	adds	r3, r7, #7
 8002c1a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c1c:	f7fe f80c 	bl	8000c38 <HAL_GetTick>
 8002c20:	0002      	movs	r2, r0
 8002c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	18d3      	adds	r3, r2, r3
 8002c2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c2c:	f7fe f804 	bl	8000c38 <HAL_GetTick>
 8002c30:	0003      	movs	r3, r0
 8002c32:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c34:	4b3a      	ldr	r3, [pc, #232]	; (8002d20 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	015b      	lsls	r3, r3, #5
 8002c3a:	0d1b      	lsrs	r3, r3, #20
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	4353      	muls	r3, r2
 8002c40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c42:	e058      	b.n	8002cf6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	3301      	adds	r3, #1
 8002c48:	d055      	beq.n	8002cf6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c4a:	f7fd fff5 	bl	8000c38 <HAL_GetTick>
 8002c4e:	0002      	movs	r2, r0
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d902      	bls.n	8002c60 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d142      	bne.n	8002ce6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	21e0      	movs	r1, #224	; 0xe0
 8002c6c:	438a      	bics	r2, r1
 8002c6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	2382      	movs	r3, #130	; 0x82
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d113      	bne.n	8002ca4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	021b      	lsls	r3, r3, #8
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d005      	beq.n	8002c94 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	2380      	movs	r3, #128	; 0x80
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d107      	bne.n	8002ca4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2140      	movs	r1, #64	; 0x40
 8002ca0:	438a      	bics	r2, r1
 8002ca2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ca8:	2380      	movs	r3, #128	; 0x80
 8002caa:	019b      	lsls	r3, r3, #6
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d110      	bne.n	8002cd2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	491a      	ldr	r1, [pc, #104]	; (8002d24 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002cbc:	400a      	ands	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2180      	movs	r1, #128	; 0x80
 8002ccc:	0189      	lsls	r1, r1, #6
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2251      	movs	r2, #81	; 0x51
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2250      	movs	r2, #80	; 0x50
 8002cde:	2100      	movs	r1, #0
 8002ce0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e017      	b.n	8002d16 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	68ba      	ldr	r2, [r7, #8]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	425a      	negs	r2, r3
 8002d06:	4153      	adcs	r3, r2
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	001a      	movs	r2, r3
 8002d0c:	1dfb      	adds	r3, r7, #7
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d197      	bne.n	8002c44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	0018      	movs	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b008      	add	sp, #32
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	20000078 	.word	0x20000078
 8002d24:	ffffdfff 	.word	0xffffdfff

08002d28 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af02      	add	r7, sp, #8
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	2382      	movs	r3, #130	; 0x82
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d113      	bne.n	8002d68 <SPI_EndRxTransaction+0x40>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	2380      	movs	r3, #128	; 0x80
 8002d46:	021b      	lsls	r3, r3, #8
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d005      	beq.n	8002d58 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	2380      	movs	r3, #128	; 0x80
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d107      	bne.n	8002d68 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2140      	movs	r1, #64	; 0x40
 8002d64:	438a      	bics	r2, r1
 8002d66:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	2382      	movs	r3, #130	; 0x82
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d12b      	bne.n	8002dcc <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	2380      	movs	r3, #128	; 0x80
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d012      	beq.n	8002da6 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	0013      	movs	r3, r2
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2180      	movs	r1, #128	; 0x80
 8002d8e:	f7ff ff3d 	bl	8002c0c <SPI_WaitFlagStateUntilTimeout>
 8002d92:	1e03      	subs	r3, r0, #0
 8002d94:	d02d      	beq.n	8002df2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e026      	b.n	8002df4 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	0013      	movs	r3, r2
 8002db0:	2200      	movs	r2, #0
 8002db2:	2101      	movs	r1, #1
 8002db4:	f7ff ff2a 	bl	8002c0c <SPI_WaitFlagStateUntilTimeout>
 8002db8:	1e03      	subs	r3, r0, #0
 8002dba:	d01a      	beq.n	8002df2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e013      	b.n	8002df4 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	9300      	str	r3, [sp, #0]
 8002dd4:	0013      	movs	r3, r2
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2101      	movs	r1, #1
 8002dda:	f7ff ff17 	bl	8002c0c <SPI_WaitFlagStateUntilTimeout>
 8002dde:	1e03      	subs	r3, r0, #0
 8002de0:	d007      	beq.n	8002df2 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002de6:	2220      	movs	r2, #32
 8002de8:	431a      	orrs	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e000      	b.n	8002df4 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	0018      	movs	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	b004      	add	sp, #16
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e08:	4b1d      	ldr	r3, [pc, #116]	; (8002e80 <SPI_EndRxTxTransaction+0x84>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	491d      	ldr	r1, [pc, #116]	; (8002e84 <SPI_EndRxTxTransaction+0x88>)
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f7fd f97a 	bl	8000108 <__udivsi3>
 8002e14:	0003      	movs	r3, r0
 8002e16:	001a      	movs	r2, r3
 8002e18:	0013      	movs	r3, r2
 8002e1a:	015b      	lsls	r3, r3, #5
 8002e1c:	1a9b      	subs	r3, r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	189b      	adds	r3, r3, r2
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	2382      	movs	r3, #130	; 0x82
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d112      	bne.n	8002e58 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	0013      	movs	r3, r2
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	2180      	movs	r1, #128	; 0x80
 8002e40:	f7ff fee4 	bl	8002c0c <SPI_WaitFlagStateUntilTimeout>
 8002e44:	1e03      	subs	r3, r0, #0
 8002e46:	d016      	beq.n	8002e76 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4c:	2220      	movs	r2, #32
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e00f      	b.n	8002e78 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00a      	beq.n	8002e74 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	3b01      	subs	r3, #1
 8002e62:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	2280      	movs	r2, #128	; 0x80
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	2b80      	cmp	r3, #128	; 0x80
 8002e70:	d0f2      	beq.n	8002e58 <SPI_EndRxTxTransaction+0x5c>
 8002e72:	e000      	b.n	8002e76 <SPI_EndRxTxTransaction+0x7a>
        break;
 8002e74:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	0018      	movs	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	b006      	add	sp, #24
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000078 	.word	0x20000078
 8002e84:	016e3600 	.word	0x016e3600

08002e88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e044      	b.n	8002f24 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d107      	bne.n	8002eb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2274      	movs	r2, #116	; 0x74
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	0018      	movs	r0, r3
 8002eae:	f7fd fdb3 	bl	8000a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2224      	movs	r2, #36	; 0x24
 8002eb6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	438a      	bics	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f000 f830 	bl	8002f30 <UART_SetConfig>
 8002ed0:	0003      	movs	r3, r0
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d101      	bne.n	8002eda <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e024      	b.n	8002f24 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f000 fae1 	bl	80034ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	490d      	ldr	r1, [pc, #52]	; (8002f2c <HAL_UART_Init+0xa4>)
 8002ef6:	400a      	ands	r2, r1
 8002ef8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	212a      	movs	r1, #42	; 0x2a
 8002f06:	438a      	bics	r2, r1
 8002f08:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2101      	movs	r1, #1
 8002f16:	430a      	orrs	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f000 fb79 	bl	8003614 <UART_CheckIdleState>
 8002f22:	0003      	movs	r3, r0
}
 8002f24:	0018      	movs	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	b002      	add	sp, #8
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	ffffb7ff 	.word	0xffffb7ff

08002f30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f30:	b5b0      	push	{r4, r5, r7, lr}
 8002f32:	b08e      	sub	sp, #56	; 0x38
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f38:	231a      	movs	r3, #26
 8002f3a:	2218      	movs	r2, #24
 8002f3c:	4694      	mov	ip, r2
 8002f3e:	44bc      	add	ip, r7
 8002f40:	4463      	add	r3, ip
 8002f42:	2200      	movs	r2, #0
 8002f44:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	431a      	orrs	r2, r3
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4ab0      	ldr	r2, [pc, #704]	; (8003228 <UART_SetConfig+0x2f8>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	0019      	movs	r1, r3
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f70:	430a      	orrs	r2, r1
 8002f72:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	4aac      	ldr	r2, [pc, #688]	; (800322c <UART_SetConfig+0x2fc>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	0019      	movs	r1, r3
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	68da      	ldr	r2, [r3, #12]
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4aa6      	ldr	r2, [pc, #664]	; (8003230 <UART_SetConfig+0x300>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d004      	beq.n	8002fa6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	4aa1      	ldr	r2, [pc, #644]	; (8003234 <UART_SetConfig+0x304>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	0019      	movs	r1, r3
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a9d      	ldr	r2, [pc, #628]	; (8003238 <UART_SetConfig+0x308>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d136      	bne.n	8003034 <UART_SetConfig+0x104>
 8002fc6:	4b9d      	ldr	r3, [pc, #628]	; (800323c <UART_SetConfig+0x30c>)
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fca:	2203      	movs	r2, #3
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	d020      	beq.n	8003014 <UART_SetConfig+0xe4>
 8002fd2:	d827      	bhi.n	8003024 <UART_SetConfig+0xf4>
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d00d      	beq.n	8002ff4 <UART_SetConfig+0xc4>
 8002fd8:	d824      	bhi.n	8003024 <UART_SetConfig+0xf4>
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d002      	beq.n	8002fe4 <UART_SetConfig+0xb4>
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d010      	beq.n	8003004 <UART_SetConfig+0xd4>
 8002fe2:	e01f      	b.n	8003024 <UART_SetConfig+0xf4>
 8002fe4:	231b      	movs	r3, #27
 8002fe6:	2218      	movs	r2, #24
 8002fe8:	4694      	mov	ip, r2
 8002fea:	44bc      	add	ip, r7
 8002fec:	4463      	add	r3, ip
 8002fee:	2201      	movs	r2, #1
 8002ff0:	701a      	strb	r2, [r3, #0]
 8002ff2:	e0c5      	b.n	8003180 <UART_SetConfig+0x250>
 8002ff4:	231b      	movs	r3, #27
 8002ff6:	2218      	movs	r2, #24
 8002ff8:	4694      	mov	ip, r2
 8002ffa:	44bc      	add	ip, r7
 8002ffc:	4463      	add	r3, ip
 8002ffe:	2202      	movs	r2, #2
 8003000:	701a      	strb	r2, [r3, #0]
 8003002:	e0bd      	b.n	8003180 <UART_SetConfig+0x250>
 8003004:	231b      	movs	r3, #27
 8003006:	2218      	movs	r2, #24
 8003008:	4694      	mov	ip, r2
 800300a:	44bc      	add	ip, r7
 800300c:	4463      	add	r3, ip
 800300e:	2204      	movs	r2, #4
 8003010:	701a      	strb	r2, [r3, #0]
 8003012:	e0b5      	b.n	8003180 <UART_SetConfig+0x250>
 8003014:	231b      	movs	r3, #27
 8003016:	2218      	movs	r2, #24
 8003018:	4694      	mov	ip, r2
 800301a:	44bc      	add	ip, r7
 800301c:	4463      	add	r3, ip
 800301e:	2208      	movs	r2, #8
 8003020:	701a      	strb	r2, [r3, #0]
 8003022:	e0ad      	b.n	8003180 <UART_SetConfig+0x250>
 8003024:	231b      	movs	r3, #27
 8003026:	2218      	movs	r2, #24
 8003028:	4694      	mov	ip, r2
 800302a:	44bc      	add	ip, r7
 800302c:	4463      	add	r3, ip
 800302e:	2210      	movs	r2, #16
 8003030:	701a      	strb	r2, [r3, #0]
 8003032:	e0a5      	b.n	8003180 <UART_SetConfig+0x250>
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a81      	ldr	r2, [pc, #516]	; (8003240 <UART_SetConfig+0x310>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d136      	bne.n	80030ac <UART_SetConfig+0x17c>
 800303e:	4b7f      	ldr	r3, [pc, #508]	; (800323c <UART_SetConfig+0x30c>)
 8003040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003042:	220c      	movs	r2, #12
 8003044:	4013      	ands	r3, r2
 8003046:	2b0c      	cmp	r3, #12
 8003048:	d020      	beq.n	800308c <UART_SetConfig+0x15c>
 800304a:	d827      	bhi.n	800309c <UART_SetConfig+0x16c>
 800304c:	2b08      	cmp	r3, #8
 800304e:	d00d      	beq.n	800306c <UART_SetConfig+0x13c>
 8003050:	d824      	bhi.n	800309c <UART_SetConfig+0x16c>
 8003052:	2b00      	cmp	r3, #0
 8003054:	d002      	beq.n	800305c <UART_SetConfig+0x12c>
 8003056:	2b04      	cmp	r3, #4
 8003058:	d010      	beq.n	800307c <UART_SetConfig+0x14c>
 800305a:	e01f      	b.n	800309c <UART_SetConfig+0x16c>
 800305c:	231b      	movs	r3, #27
 800305e:	2218      	movs	r2, #24
 8003060:	4694      	mov	ip, r2
 8003062:	44bc      	add	ip, r7
 8003064:	4463      	add	r3, ip
 8003066:	2200      	movs	r2, #0
 8003068:	701a      	strb	r2, [r3, #0]
 800306a:	e089      	b.n	8003180 <UART_SetConfig+0x250>
 800306c:	231b      	movs	r3, #27
 800306e:	2218      	movs	r2, #24
 8003070:	4694      	mov	ip, r2
 8003072:	44bc      	add	ip, r7
 8003074:	4463      	add	r3, ip
 8003076:	2202      	movs	r2, #2
 8003078:	701a      	strb	r2, [r3, #0]
 800307a:	e081      	b.n	8003180 <UART_SetConfig+0x250>
 800307c:	231b      	movs	r3, #27
 800307e:	2218      	movs	r2, #24
 8003080:	4694      	mov	ip, r2
 8003082:	44bc      	add	ip, r7
 8003084:	4463      	add	r3, ip
 8003086:	2204      	movs	r2, #4
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	e079      	b.n	8003180 <UART_SetConfig+0x250>
 800308c:	231b      	movs	r3, #27
 800308e:	2218      	movs	r2, #24
 8003090:	4694      	mov	ip, r2
 8003092:	44bc      	add	ip, r7
 8003094:	4463      	add	r3, ip
 8003096:	2208      	movs	r2, #8
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	e071      	b.n	8003180 <UART_SetConfig+0x250>
 800309c:	231b      	movs	r3, #27
 800309e:	2218      	movs	r2, #24
 80030a0:	4694      	mov	ip, r2
 80030a2:	44bc      	add	ip, r7
 80030a4:	4463      	add	r3, ip
 80030a6:	2210      	movs	r2, #16
 80030a8:	701a      	strb	r2, [r3, #0]
 80030aa:	e069      	b.n	8003180 <UART_SetConfig+0x250>
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a64      	ldr	r2, [pc, #400]	; (8003244 <UART_SetConfig+0x314>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d107      	bne.n	80030c6 <UART_SetConfig+0x196>
 80030b6:	231b      	movs	r3, #27
 80030b8:	2218      	movs	r2, #24
 80030ba:	4694      	mov	ip, r2
 80030bc:	44bc      	add	ip, r7
 80030be:	4463      	add	r3, ip
 80030c0:	2200      	movs	r2, #0
 80030c2:	701a      	strb	r2, [r3, #0]
 80030c4:	e05c      	b.n	8003180 <UART_SetConfig+0x250>
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a5f      	ldr	r2, [pc, #380]	; (8003248 <UART_SetConfig+0x318>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d107      	bne.n	80030e0 <UART_SetConfig+0x1b0>
 80030d0:	231b      	movs	r3, #27
 80030d2:	2218      	movs	r2, #24
 80030d4:	4694      	mov	ip, r2
 80030d6:	44bc      	add	ip, r7
 80030d8:	4463      	add	r3, ip
 80030da:	2200      	movs	r2, #0
 80030dc:	701a      	strb	r2, [r3, #0]
 80030de:	e04f      	b.n	8003180 <UART_SetConfig+0x250>
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a52      	ldr	r2, [pc, #328]	; (8003230 <UART_SetConfig+0x300>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d143      	bne.n	8003172 <UART_SetConfig+0x242>
 80030ea:	4b54      	ldr	r3, [pc, #336]	; (800323c <UART_SetConfig+0x30c>)
 80030ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030ee:	23c0      	movs	r3, #192	; 0xc0
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	4013      	ands	r3, r2
 80030f4:	22c0      	movs	r2, #192	; 0xc0
 80030f6:	0112      	lsls	r2, r2, #4
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d02a      	beq.n	8003152 <UART_SetConfig+0x222>
 80030fc:	22c0      	movs	r2, #192	; 0xc0
 80030fe:	0112      	lsls	r2, r2, #4
 8003100:	4293      	cmp	r3, r2
 8003102:	d82e      	bhi.n	8003162 <UART_SetConfig+0x232>
 8003104:	2280      	movs	r2, #128	; 0x80
 8003106:	0112      	lsls	r2, r2, #4
 8003108:	4293      	cmp	r3, r2
 800310a:	d012      	beq.n	8003132 <UART_SetConfig+0x202>
 800310c:	2280      	movs	r2, #128	; 0x80
 800310e:	0112      	lsls	r2, r2, #4
 8003110:	4293      	cmp	r3, r2
 8003112:	d826      	bhi.n	8003162 <UART_SetConfig+0x232>
 8003114:	2b00      	cmp	r3, #0
 8003116:	d004      	beq.n	8003122 <UART_SetConfig+0x1f2>
 8003118:	2280      	movs	r2, #128	; 0x80
 800311a:	00d2      	lsls	r2, r2, #3
 800311c:	4293      	cmp	r3, r2
 800311e:	d010      	beq.n	8003142 <UART_SetConfig+0x212>
 8003120:	e01f      	b.n	8003162 <UART_SetConfig+0x232>
 8003122:	231b      	movs	r3, #27
 8003124:	2218      	movs	r2, #24
 8003126:	4694      	mov	ip, r2
 8003128:	44bc      	add	ip, r7
 800312a:	4463      	add	r3, ip
 800312c:	2200      	movs	r2, #0
 800312e:	701a      	strb	r2, [r3, #0]
 8003130:	e026      	b.n	8003180 <UART_SetConfig+0x250>
 8003132:	231b      	movs	r3, #27
 8003134:	2218      	movs	r2, #24
 8003136:	4694      	mov	ip, r2
 8003138:	44bc      	add	ip, r7
 800313a:	4463      	add	r3, ip
 800313c:	2202      	movs	r2, #2
 800313e:	701a      	strb	r2, [r3, #0]
 8003140:	e01e      	b.n	8003180 <UART_SetConfig+0x250>
 8003142:	231b      	movs	r3, #27
 8003144:	2218      	movs	r2, #24
 8003146:	4694      	mov	ip, r2
 8003148:	44bc      	add	ip, r7
 800314a:	4463      	add	r3, ip
 800314c:	2204      	movs	r2, #4
 800314e:	701a      	strb	r2, [r3, #0]
 8003150:	e016      	b.n	8003180 <UART_SetConfig+0x250>
 8003152:	231b      	movs	r3, #27
 8003154:	2218      	movs	r2, #24
 8003156:	4694      	mov	ip, r2
 8003158:	44bc      	add	ip, r7
 800315a:	4463      	add	r3, ip
 800315c:	2208      	movs	r2, #8
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	e00e      	b.n	8003180 <UART_SetConfig+0x250>
 8003162:	231b      	movs	r3, #27
 8003164:	2218      	movs	r2, #24
 8003166:	4694      	mov	ip, r2
 8003168:	44bc      	add	ip, r7
 800316a:	4463      	add	r3, ip
 800316c:	2210      	movs	r2, #16
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	e006      	b.n	8003180 <UART_SetConfig+0x250>
 8003172:	231b      	movs	r3, #27
 8003174:	2218      	movs	r2, #24
 8003176:	4694      	mov	ip, r2
 8003178:	44bc      	add	ip, r7
 800317a:	4463      	add	r3, ip
 800317c:	2210      	movs	r2, #16
 800317e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a2a      	ldr	r2, [pc, #168]	; (8003230 <UART_SetConfig+0x300>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d000      	beq.n	800318c <UART_SetConfig+0x25c>
 800318a:	e09e      	b.n	80032ca <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800318c:	231b      	movs	r3, #27
 800318e:	2218      	movs	r2, #24
 8003190:	4694      	mov	ip, r2
 8003192:	44bc      	add	ip, r7
 8003194:	4463      	add	r3, ip
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	2b08      	cmp	r3, #8
 800319a:	d01d      	beq.n	80031d8 <UART_SetConfig+0x2a8>
 800319c:	dc20      	bgt.n	80031e0 <UART_SetConfig+0x2b0>
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d015      	beq.n	80031ce <UART_SetConfig+0x29e>
 80031a2:	dc1d      	bgt.n	80031e0 <UART_SetConfig+0x2b0>
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <UART_SetConfig+0x27e>
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d005      	beq.n	80031b8 <UART_SetConfig+0x288>
 80031ac:	e018      	b.n	80031e0 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031ae:	f7fe ffd3 	bl	8002158 <HAL_RCC_GetPCLK1Freq>
 80031b2:	0003      	movs	r3, r0
 80031b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80031b6:	e01d      	b.n	80031f4 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031b8:	4b20      	ldr	r3, [pc, #128]	; (800323c <UART_SetConfig+0x30c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2210      	movs	r2, #16
 80031be:	4013      	ands	r3, r2
 80031c0:	d002      	beq.n	80031c8 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80031c2:	4b22      	ldr	r3, [pc, #136]	; (800324c <UART_SetConfig+0x31c>)
 80031c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80031c6:	e015      	b.n	80031f4 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 80031c8:	4b21      	ldr	r3, [pc, #132]	; (8003250 <UART_SetConfig+0x320>)
 80031ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80031cc:	e012      	b.n	80031f4 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031ce:	f7fe ff13 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 80031d2:	0003      	movs	r3, r0
 80031d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80031d6:	e00d      	b.n	80031f4 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031d8:	2380      	movs	r3, #128	; 0x80
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80031de:	e009      	b.n	80031f4 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 80031e0:	2300      	movs	r3, #0
 80031e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80031e4:	231a      	movs	r3, #26
 80031e6:	2218      	movs	r2, #24
 80031e8:	4694      	mov	ip, r2
 80031ea:	44bc      	add	ip, r7
 80031ec:	4463      	add	r3, ip
 80031ee:	2201      	movs	r2, #1
 80031f0:	701a      	strb	r2, [r3, #0]
        break;
 80031f2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d100      	bne.n	80031fc <UART_SetConfig+0x2cc>
 80031fa:	e13c      	b.n	8003476 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	0013      	movs	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	189b      	adds	r3, r3, r2
 8003206:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003208:	429a      	cmp	r2, r3
 800320a:	d305      	bcc.n	8003218 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003214:	429a      	cmp	r2, r3
 8003216:	d91d      	bls.n	8003254 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8003218:	231a      	movs	r3, #26
 800321a:	2218      	movs	r2, #24
 800321c:	4694      	mov	ip, r2
 800321e:	44bc      	add	ip, r7
 8003220:	4463      	add	r3, ip
 8003222:	2201      	movs	r2, #1
 8003224:	701a      	strb	r2, [r3, #0]
 8003226:	e126      	b.n	8003476 <UART_SetConfig+0x546>
 8003228:	efff69f3 	.word	0xefff69f3
 800322c:	ffffcfff 	.word	0xffffcfff
 8003230:	40004800 	.word	0x40004800
 8003234:	fffff4ff 	.word	0xfffff4ff
 8003238:	40013800 	.word	0x40013800
 800323c:	40021000 	.word	0x40021000
 8003240:	40004400 	.word	0x40004400
 8003244:	40004c00 	.word	0x40004c00
 8003248:	40005000 	.word	0x40005000
 800324c:	003d0900 	.word	0x003d0900
 8003250:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
 800325c:	6939      	ldr	r1, [r7, #16]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	000b      	movs	r3, r1
 8003262:	0e1b      	lsrs	r3, r3, #24
 8003264:	0010      	movs	r0, r2
 8003266:	0205      	lsls	r5, r0, #8
 8003268:	431d      	orrs	r5, r3
 800326a:	000b      	movs	r3, r1
 800326c:	021c      	lsls	r4, r3, #8
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	085b      	lsrs	r3, r3, #1
 8003274:	60bb      	str	r3, [r7, #8]
 8003276:	2300      	movs	r3, #0
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	68b8      	ldr	r0, [r7, #8]
 800327c:	68f9      	ldr	r1, [r7, #12]
 800327e:	1900      	adds	r0, r0, r4
 8003280:	4169      	adcs	r1, r5
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	603b      	str	r3, [r7, #0]
 8003288:	2300      	movs	r3, #0
 800328a:	607b      	str	r3, [r7, #4]
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f7fc ffc6 	bl	8000220 <__aeabi_uldivmod>
 8003294:	0002      	movs	r2, r0
 8003296:	000b      	movs	r3, r1
 8003298:	0013      	movs	r3, r2
 800329a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800329c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800329e:	23c0      	movs	r3, #192	; 0xc0
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d309      	bcc.n	80032ba <UART_SetConfig+0x38a>
 80032a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032a8:	2380      	movs	r3, #128	; 0x80
 80032aa:	035b      	lsls	r3, r3, #13
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d204      	bcs.n	80032ba <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032b6:	60da      	str	r2, [r3, #12]
 80032b8:	e0dd      	b.n	8003476 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80032ba:	231a      	movs	r3, #26
 80032bc:	2218      	movs	r2, #24
 80032be:	4694      	mov	ip, r2
 80032c0:	44bc      	add	ip, r7
 80032c2:	4463      	add	r3, ip
 80032c4:	2201      	movs	r2, #1
 80032c6:	701a      	strb	r2, [r3, #0]
 80032c8:	e0d5      	b.n	8003476 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	69da      	ldr	r2, [r3, #28]
 80032ce:	2380      	movs	r3, #128	; 0x80
 80032d0:	021b      	lsls	r3, r3, #8
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d000      	beq.n	80032d8 <UART_SetConfig+0x3a8>
 80032d6:	e074      	b.n	80033c2 <UART_SetConfig+0x492>
  {
    switch (clocksource)
 80032d8:	231b      	movs	r3, #27
 80032da:	2218      	movs	r2, #24
 80032dc:	4694      	mov	ip, r2
 80032de:	44bc      	add	ip, r7
 80032e0:	4463      	add	r3, ip
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d822      	bhi.n	800332e <UART_SetConfig+0x3fe>
 80032e8:	009a      	lsls	r2, r3, #2
 80032ea:	4b6b      	ldr	r3, [pc, #428]	; (8003498 <UART_SetConfig+0x568>)
 80032ec:	18d3      	adds	r3, r2, r3
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032f2:	f7fe ff31 	bl	8002158 <HAL_RCC_GetPCLK1Freq>
 80032f6:	0003      	movs	r3, r0
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80032fa:	e022      	b.n	8003342 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032fc:	f7fe ff42 	bl	8002184 <HAL_RCC_GetPCLK2Freq>
 8003300:	0003      	movs	r3, r0
 8003302:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003304:	e01d      	b.n	8003342 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003306:	4b65      	ldr	r3, [pc, #404]	; (800349c <UART_SetConfig+0x56c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2210      	movs	r2, #16
 800330c:	4013      	ands	r3, r2
 800330e:	d002      	beq.n	8003316 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003310:	4b63      	ldr	r3, [pc, #396]	; (80034a0 <UART_SetConfig+0x570>)
 8003312:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003314:	e015      	b.n	8003342 <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8003316:	4b63      	ldr	r3, [pc, #396]	; (80034a4 <UART_SetConfig+0x574>)
 8003318:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800331a:	e012      	b.n	8003342 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800331c:	f7fe fe6c 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 8003320:	0003      	movs	r3, r0
 8003322:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003324:	e00d      	b.n	8003342 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003326:	2380      	movs	r3, #128	; 0x80
 8003328:	021b      	lsls	r3, r3, #8
 800332a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800332c:	e009      	b.n	8003342 <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003332:	231a      	movs	r3, #26
 8003334:	2218      	movs	r2, #24
 8003336:	4694      	mov	ip, r2
 8003338:	44bc      	add	ip, r7
 800333a:	4463      	add	r3, ip
 800333c:	2201      	movs	r2, #1
 800333e:	701a      	strb	r2, [r3, #0]
        break;
 8003340:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003344:	2b00      	cmp	r3, #0
 8003346:	d100      	bne.n	800334a <UART_SetConfig+0x41a>
 8003348:	e095      	b.n	8003476 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800334a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334c:	005a      	lsls	r2, r3, #1
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	085b      	lsrs	r3, r3, #1
 8003354:	18d2      	adds	r2, r2, r3
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	0019      	movs	r1, r3
 800335c:	0010      	movs	r0, r2
 800335e:	f7fc fed3 	bl	8000108 <__udivsi3>
 8003362:	0003      	movs	r3, r0
 8003364:	b29b      	uxth	r3, r3
 8003366:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800336a:	2b0f      	cmp	r3, #15
 800336c:	d921      	bls.n	80033b2 <UART_SetConfig+0x482>
 800336e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003370:	2380      	movs	r3, #128	; 0x80
 8003372:	025b      	lsls	r3, r3, #9
 8003374:	429a      	cmp	r2, r3
 8003376:	d21c      	bcs.n	80033b2 <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800337a:	b29a      	uxth	r2, r3
 800337c:	200e      	movs	r0, #14
 800337e:	2418      	movs	r4, #24
 8003380:	193b      	adds	r3, r7, r4
 8003382:	181b      	adds	r3, r3, r0
 8003384:	210f      	movs	r1, #15
 8003386:	438a      	bics	r2, r1
 8003388:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800338a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800338c:	085b      	lsrs	r3, r3, #1
 800338e:	b29b      	uxth	r3, r3
 8003390:	2207      	movs	r2, #7
 8003392:	4013      	ands	r3, r2
 8003394:	b299      	uxth	r1, r3
 8003396:	193b      	adds	r3, r7, r4
 8003398:	181b      	adds	r3, r3, r0
 800339a:	193a      	adds	r2, r7, r4
 800339c:	1812      	adds	r2, r2, r0
 800339e:	8812      	ldrh	r2, [r2, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	193a      	adds	r2, r7, r4
 80033aa:	1812      	adds	r2, r2, r0
 80033ac:	8812      	ldrh	r2, [r2, #0]
 80033ae:	60da      	str	r2, [r3, #12]
 80033b0:	e061      	b.n	8003476 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80033b2:	231a      	movs	r3, #26
 80033b4:	2218      	movs	r2, #24
 80033b6:	4694      	mov	ip, r2
 80033b8:	44bc      	add	ip, r7
 80033ba:	4463      	add	r3, ip
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
 80033c0:	e059      	b.n	8003476 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033c2:	231b      	movs	r3, #27
 80033c4:	2218      	movs	r2, #24
 80033c6:	4694      	mov	ip, r2
 80033c8:	44bc      	add	ip, r7
 80033ca:	4463      	add	r3, ip
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b08      	cmp	r3, #8
 80033d0:	d822      	bhi.n	8003418 <UART_SetConfig+0x4e8>
 80033d2:	009a      	lsls	r2, r3, #2
 80033d4:	4b34      	ldr	r3, [pc, #208]	; (80034a8 <UART_SetConfig+0x578>)
 80033d6:	18d3      	adds	r3, r2, r3
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033dc:	f7fe febc 	bl	8002158 <HAL_RCC_GetPCLK1Freq>
 80033e0:	0003      	movs	r3, r0
 80033e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80033e4:	e022      	b.n	800342c <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033e6:	f7fe fecd 	bl	8002184 <HAL_RCC_GetPCLK2Freq>
 80033ea:	0003      	movs	r3, r0
 80033ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80033ee:	e01d      	b.n	800342c <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80033f0:	4b2a      	ldr	r3, [pc, #168]	; (800349c <UART_SetConfig+0x56c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2210      	movs	r2, #16
 80033f6:	4013      	ands	r3, r2
 80033f8:	d002      	beq.n	8003400 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80033fa:	4b29      	ldr	r3, [pc, #164]	; (80034a0 <UART_SetConfig+0x570>)
 80033fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80033fe:	e015      	b.n	800342c <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8003400:	4b28      	ldr	r3, [pc, #160]	; (80034a4 <UART_SetConfig+0x574>)
 8003402:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003404:	e012      	b.n	800342c <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003406:	f7fe fdf7 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 800340a:	0003      	movs	r3, r0
 800340c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800340e:	e00d      	b.n	800342c <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003410:	2380      	movs	r3, #128	; 0x80
 8003412:	021b      	lsls	r3, r3, #8
 8003414:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003416:	e009      	b.n	800342c <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800341c:	231a      	movs	r3, #26
 800341e:	2218      	movs	r2, #24
 8003420:	4694      	mov	ip, r2
 8003422:	44bc      	add	ip, r7
 8003424:	4463      	add	r3, ip
 8003426:	2201      	movs	r2, #1
 8003428:	701a      	strb	r2, [r3, #0]
        break;
 800342a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800342c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d021      	beq.n	8003476 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	085a      	lsrs	r2, r3, #1
 8003438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343a:	18d2      	adds	r2, r2, r3
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	0019      	movs	r1, r3
 8003442:	0010      	movs	r0, r2
 8003444:	f7fc fe60 	bl	8000108 <__udivsi3>
 8003448:	0003      	movs	r3, r0
 800344a:	b29b      	uxth	r3, r3
 800344c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003450:	2b0f      	cmp	r3, #15
 8003452:	d909      	bls.n	8003468 <UART_SetConfig+0x538>
 8003454:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003456:	2380      	movs	r3, #128	; 0x80
 8003458:	025b      	lsls	r3, r3, #9
 800345a:	429a      	cmp	r2, r3
 800345c:	d204      	bcs.n	8003468 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	e006      	b.n	8003476 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003468:	231a      	movs	r3, #26
 800346a:	2218      	movs	r2, #24
 800346c:	4694      	mov	ip, r2
 800346e:	44bc      	add	ip, r7
 8003470:	4463      	add	r3, ip
 8003472:	2201      	movs	r2, #1
 8003474:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	2200      	movs	r2, #0
 800347a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	2200      	movs	r2, #0
 8003480:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003482:	231a      	movs	r3, #26
 8003484:	2218      	movs	r2, #24
 8003486:	4694      	mov	ip, r2
 8003488:	44bc      	add	ip, r7
 800348a:	4463      	add	r3, ip
 800348c:	781b      	ldrb	r3, [r3, #0]
}
 800348e:	0018      	movs	r0, r3
 8003490:	46bd      	mov	sp, r7
 8003492:	b00e      	add	sp, #56	; 0x38
 8003494:	bdb0      	pop	{r4, r5, r7, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	080038c0 	.word	0x080038c0
 800349c:	40021000 	.word	0x40021000
 80034a0:	003d0900 	.word	0x003d0900
 80034a4:	00f42400 	.word	0x00f42400
 80034a8:	080038e4 	.word	0x080038e4

080034ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b8:	2201      	movs	r2, #1
 80034ba:	4013      	ands	r3, r2
 80034bc:	d00b      	beq.n	80034d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a4a      	ldr	r2, [pc, #296]	; (80035f0 <UART_AdvFeatureConfig+0x144>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	0019      	movs	r1, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	2202      	movs	r2, #2
 80034dc:	4013      	ands	r3, r2
 80034de:	d00b      	beq.n	80034f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4a43      	ldr	r2, [pc, #268]	; (80035f4 <UART_AdvFeatureConfig+0x148>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	0019      	movs	r1, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	2204      	movs	r2, #4
 80034fe:	4013      	ands	r3, r2
 8003500:	d00b      	beq.n	800351a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a3b      	ldr	r2, [pc, #236]	; (80035f8 <UART_AdvFeatureConfig+0x14c>)
 800350a:	4013      	ands	r3, r2
 800350c:	0019      	movs	r1, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351e:	2208      	movs	r2, #8
 8003520:	4013      	ands	r3, r2
 8003522:	d00b      	beq.n	800353c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	4a34      	ldr	r2, [pc, #208]	; (80035fc <UART_AdvFeatureConfig+0x150>)
 800352c:	4013      	ands	r3, r2
 800352e:	0019      	movs	r1, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	2210      	movs	r2, #16
 8003542:	4013      	ands	r3, r2
 8003544:	d00b      	beq.n	800355e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	4a2c      	ldr	r2, [pc, #176]	; (8003600 <UART_AdvFeatureConfig+0x154>)
 800354e:	4013      	ands	r3, r2
 8003550:	0019      	movs	r1, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	2220      	movs	r2, #32
 8003564:	4013      	ands	r3, r2
 8003566:	d00b      	beq.n	8003580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	4a25      	ldr	r2, [pc, #148]	; (8003604 <UART_AdvFeatureConfig+0x158>)
 8003570:	4013      	ands	r3, r2
 8003572:	0019      	movs	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	2240      	movs	r2, #64	; 0x40
 8003586:	4013      	ands	r3, r2
 8003588:	d01d      	beq.n	80035c6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	4a1d      	ldr	r2, [pc, #116]	; (8003608 <UART_AdvFeatureConfig+0x15c>)
 8003592:	4013      	ands	r3, r2
 8003594:	0019      	movs	r1, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	035b      	lsls	r3, r3, #13
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d10b      	bne.n	80035c6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a15      	ldr	r2, [pc, #84]	; (800360c <UART_AdvFeatureConfig+0x160>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	0019      	movs	r1, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	2280      	movs	r2, #128	; 0x80
 80035cc:	4013      	ands	r3, r2
 80035ce:	d00b      	beq.n	80035e8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	4a0e      	ldr	r2, [pc, #56]	; (8003610 <UART_AdvFeatureConfig+0x164>)
 80035d8:	4013      	ands	r3, r2
 80035da:	0019      	movs	r1, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	605a      	str	r2, [r3, #4]
  }
}
 80035e8:	46c0      	nop			; (mov r8, r8)
 80035ea:	46bd      	mov	sp, r7
 80035ec:	b002      	add	sp, #8
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	fffdffff 	.word	0xfffdffff
 80035f4:	fffeffff 	.word	0xfffeffff
 80035f8:	fffbffff 	.word	0xfffbffff
 80035fc:	ffff7fff 	.word	0xffff7fff
 8003600:	ffffefff 	.word	0xffffefff
 8003604:	ffffdfff 	.word	0xffffdfff
 8003608:	ffefffff 	.word	0xffefffff
 800360c:	ff9fffff 	.word	0xff9fffff
 8003610:	fff7ffff 	.word	0xfff7ffff

08003614 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af02      	add	r7, sp, #8
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2280      	movs	r2, #128	; 0x80
 8003620:	2100      	movs	r1, #0
 8003622:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003624:	f7fd fb08 	bl	8000c38 <HAL_GetTick>
 8003628:	0003      	movs	r3, r0
 800362a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2208      	movs	r2, #8
 8003634:	4013      	ands	r3, r2
 8003636:	2b08      	cmp	r3, #8
 8003638:	d10c      	bne.n	8003654 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2280      	movs	r2, #128	; 0x80
 800363e:	0391      	lsls	r1, r2, #14
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4a17      	ldr	r2, [pc, #92]	; (80036a0 <UART_CheckIdleState+0x8c>)
 8003644:	9200      	str	r2, [sp, #0]
 8003646:	2200      	movs	r2, #0
 8003648:	f000 f82c 	bl	80036a4 <UART_WaitOnFlagUntilTimeout>
 800364c:	1e03      	subs	r3, r0, #0
 800364e:	d001      	beq.n	8003654 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e021      	b.n	8003698 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2204      	movs	r2, #4
 800365c:	4013      	ands	r3, r2
 800365e:	2b04      	cmp	r3, #4
 8003660:	d10c      	bne.n	800367c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2280      	movs	r2, #128	; 0x80
 8003666:	03d1      	lsls	r1, r2, #15
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	4a0d      	ldr	r2, [pc, #52]	; (80036a0 <UART_CheckIdleState+0x8c>)
 800366c:	9200      	str	r2, [sp, #0]
 800366e:	2200      	movs	r2, #0
 8003670:	f000 f818 	bl	80036a4 <UART_WaitOnFlagUntilTimeout>
 8003674:	1e03      	subs	r3, r0, #0
 8003676:	d001      	beq.n	800367c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e00d      	b.n	8003698 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2220      	movs	r2, #32
 8003680:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2274      	movs	r2, #116	; 0x74
 8003692:	2100      	movs	r1, #0
 8003694:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	0018      	movs	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	b004      	add	sp, #16
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	01ffffff 	.word	0x01ffffff

080036a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b094      	sub	sp, #80	; 0x50
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	1dfb      	adds	r3, r7, #7
 80036b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036b4:	e0a3      	b.n	80037fe <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036b8:	3301      	adds	r3, #1
 80036ba:	d100      	bne.n	80036be <UART_WaitOnFlagUntilTimeout+0x1a>
 80036bc:	e09f      	b.n	80037fe <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036be:	f7fd fabb 	bl	8000c38 <HAL_GetTick>
 80036c2:	0002      	movs	r2, r0
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d302      	bcc.n	80036d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80036ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d13d      	bne.n	8003750 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d4:	f3ef 8310 	mrs	r3, PRIMASK
 80036d8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80036da:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036dc:	647b      	str	r3, [r7, #68]	; 0x44
 80036de:	2301      	movs	r3, #1
 80036e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e4:	f383 8810 	msr	PRIMASK, r3
}
 80036e8:	46c0      	nop			; (mov r8, r8)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	494c      	ldr	r1, [pc, #304]	; (8003828 <UART_WaitOnFlagUntilTimeout+0x184>)
 80036f6:	400a      	ands	r2, r1
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036fc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003700:	f383 8810 	msr	PRIMASK, r3
}
 8003704:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003706:	f3ef 8310 	mrs	r3, PRIMASK
 800370a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800370c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800370e:	643b      	str	r3, [r7, #64]	; 0x40
 8003710:	2301      	movs	r3, #1
 8003712:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003716:	f383 8810 	msr	PRIMASK, r3
}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689a      	ldr	r2, [r3, #8]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2101      	movs	r1, #1
 8003728:	438a      	bics	r2, r1
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800372e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003732:	f383 8810 	msr	PRIMASK, r3
}
 8003736:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2220      	movs	r2, #32
 800373c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2220      	movs	r2, #32
 8003742:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2274      	movs	r2, #116	; 0x74
 8003748:	2100      	movs	r1, #0
 800374a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e067      	b.n	8003820 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2204      	movs	r2, #4
 8003758:	4013      	ands	r3, r2
 800375a:	d050      	beq.n	80037fe <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	69da      	ldr	r2, [r3, #28]
 8003762:	2380      	movs	r3, #128	; 0x80
 8003764:	011b      	lsls	r3, r3, #4
 8003766:	401a      	ands	r2, r3
 8003768:	2380      	movs	r3, #128	; 0x80
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	429a      	cmp	r2, r3
 800376e:	d146      	bne.n	80037fe <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2280      	movs	r2, #128	; 0x80
 8003776:	0112      	lsls	r2, r2, #4
 8003778:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800377a:	f3ef 8310 	mrs	r3, PRIMASK
 800377e:	613b      	str	r3, [r7, #16]
  return(result);
 8003780:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003784:	2301      	movs	r3, #1
 8003786:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f383 8810 	msr	PRIMASK, r3
}
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4923      	ldr	r1, [pc, #140]	; (8003828 <UART_WaitOnFlagUntilTimeout+0x184>)
 800379c:	400a      	ands	r2, r1
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f383 8810 	msr	PRIMASK, r3
}
 80037aa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ac:	f3ef 8310 	mrs	r3, PRIMASK
 80037b0:	61fb      	str	r3, [r7, #28]
  return(result);
 80037b2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80037b6:	2301      	movs	r3, #1
 80037b8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2101      	movs	r1, #1
 80037ce:	438a      	bics	r2, r1
 80037d0:	609a      	str	r2, [r3, #8]
 80037d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	f383 8810 	msr	PRIMASK, r3
}
 80037dc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2220      	movs	r2, #32
 80037e2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2280      	movs	r2, #128	; 0x80
 80037ee:	2120      	movs	r1, #32
 80037f0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2274      	movs	r2, #116	; 0x74
 80037f6:	2100      	movs	r1, #0
 80037f8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e010      	b.n	8003820 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	69db      	ldr	r3, [r3, #28]
 8003804:	68ba      	ldr	r2, [r7, #8]
 8003806:	4013      	ands	r3, r2
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	425a      	negs	r2, r3
 800380e:	4153      	adcs	r3, r2
 8003810:	b2db      	uxtb	r3, r3
 8003812:	001a      	movs	r2, r3
 8003814:	1dfb      	adds	r3, r7, #7
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d100      	bne.n	800381e <UART_WaitOnFlagUntilTimeout+0x17a>
 800381c:	e74b      	b.n	80036b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	0018      	movs	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	b014      	add	sp, #80	; 0x50
 8003826:	bd80      	pop	{r7, pc}
 8003828:	fffffe5f 	.word	0xfffffe5f

0800382c <__libc_init_array>:
 800382c:	b570      	push	{r4, r5, r6, lr}
 800382e:	2600      	movs	r6, #0
 8003830:	4d0c      	ldr	r5, [pc, #48]	; (8003864 <__libc_init_array+0x38>)
 8003832:	4c0d      	ldr	r4, [pc, #52]	; (8003868 <__libc_init_array+0x3c>)
 8003834:	1b64      	subs	r4, r4, r5
 8003836:	10a4      	asrs	r4, r4, #2
 8003838:	42a6      	cmp	r6, r4
 800383a:	d109      	bne.n	8003850 <__libc_init_array+0x24>
 800383c:	2600      	movs	r6, #0
 800383e:	f000 f821 	bl	8003884 <_init>
 8003842:	4d0a      	ldr	r5, [pc, #40]	; (800386c <__libc_init_array+0x40>)
 8003844:	4c0a      	ldr	r4, [pc, #40]	; (8003870 <__libc_init_array+0x44>)
 8003846:	1b64      	subs	r4, r4, r5
 8003848:	10a4      	asrs	r4, r4, #2
 800384a:	42a6      	cmp	r6, r4
 800384c:	d105      	bne.n	800385a <__libc_init_array+0x2e>
 800384e:	bd70      	pop	{r4, r5, r6, pc}
 8003850:	00b3      	lsls	r3, r6, #2
 8003852:	58eb      	ldr	r3, [r5, r3]
 8003854:	4798      	blx	r3
 8003856:	3601      	adds	r6, #1
 8003858:	e7ee      	b.n	8003838 <__libc_init_array+0xc>
 800385a:	00b3      	lsls	r3, r6, #2
 800385c:	58eb      	ldr	r3, [r5, r3]
 800385e:	4798      	blx	r3
 8003860:	3601      	adds	r6, #1
 8003862:	e7f2      	b.n	800384a <__libc_init_array+0x1e>
 8003864:	08003910 	.word	0x08003910
 8003868:	08003910 	.word	0x08003910
 800386c:	08003910 	.word	0x08003910
 8003870:	08003914 	.word	0x08003914

08003874 <memset>:
 8003874:	0003      	movs	r3, r0
 8003876:	1882      	adds	r2, r0, r2
 8003878:	4293      	cmp	r3, r2
 800387a:	d100      	bne.n	800387e <memset+0xa>
 800387c:	4770      	bx	lr
 800387e:	7019      	strb	r1, [r3, #0]
 8003880:	3301      	adds	r3, #1
 8003882:	e7f9      	b.n	8003878 <memset+0x4>

08003884 <_init>:
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003886:	46c0      	nop			; (mov r8, r8)
 8003888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388a:	bc08      	pop	{r3}
 800388c:	469e      	mov	lr, r3
 800388e:	4770      	bx	lr

08003890 <_fini>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003896:	bc08      	pop	{r3}
 8003898:	469e      	mov	lr, r3
 800389a:	4770      	bx	lr
