// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4RAM(
  input          clock,
                 reset,
  output         auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]   auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]   auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [511:0] _mem_ext_R0_data;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire         auto_in_aw_valid_0 = auto_in_aw_valid;
  wire [3:0]   auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [31:0]  auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]   auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]   auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]   auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire         auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]   auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]   auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]   auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire         auto_in_aw_bits_echo_real_last_0 = auto_in_aw_bits_echo_real_last;
  wire         auto_in_w_valid_0 = auto_in_w_valid;
  wire [511:0] auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [63:0]  auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire         auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire         auto_in_b_ready_0 = auto_in_b_ready;
  wire         auto_in_ar_valid_0 = auto_in_ar_valid;
  wire [3:0]   auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [31:0]  auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]   auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]   auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]   auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire         auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]   auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]   auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]   auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire         auto_in_ar_bits_echo_real_last_0 = auto_in_ar_bits_echo_real_last;
  wire         auto_in_r_ready_0 = auto_in_r_ready;
  wire         auto_in_r_bits_last = 1'h1;
  wire         nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_r_bits_last = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_aw_bits_echo_real_last = auto_in_aw_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_b_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_ar_bits_echo_real_last = auto_in_ar_bits_echo_real_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_r_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_b_bits_echo_real_last_0 = nodeIn_b_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         auto_in_r_bits_echo_real_last_0 = nodeIn_r_bits_echo_real_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   wdata_0;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_1;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_2;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_3;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_4;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_5;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_6;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_7;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_8;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_9;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_10;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_11;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_12;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_13;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_14;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_15;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_16;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_17;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_18;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_19;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_20;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_21;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_22;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_23;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_24;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_25;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_26;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_27;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_28;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_29;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_30;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_31;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_32;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_33;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_34;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_35;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_36;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_37;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_38;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_39;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_40;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_41;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_42;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_43;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_44;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_45;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_46;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_47;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_48;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_49;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_50;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_51;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_52;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_53;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_54;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_55;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_56;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_57;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_58;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_59;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_60;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_61;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_62;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [7:0]   wdata_63;	// src/main/scala/amba/axi4/SRAM.scala:85:45
  wire [1:0]   r_addr_lo_lo_lo_hi = nodeIn_ar_bits_addr[8:7];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_lo_lo_lo = {r_addr_lo_lo_lo_hi, nodeIn_ar_bits_addr[6]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   r_addr_lo_lo_hi_hi = nodeIn_ar_bits_addr[11:10];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_lo_lo_hi = {r_addr_lo_lo_hi_hi, nodeIn_ar_bits_addr[9]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   r_addr_lo_lo = {r_addr_lo_lo_hi, r_addr_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]   r_addr_lo_hi_lo_hi = nodeIn_ar_bits_addr[14:13];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_lo_hi_lo = {r_addr_lo_hi_lo_hi, nodeIn_ar_bits_addr[12]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   r_addr_lo_hi_hi_hi = nodeIn_ar_bits_addr[17:16];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_lo_hi_hi = {r_addr_lo_hi_hi_hi, nodeIn_ar_bits_addr[15]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   r_addr_lo_hi = {r_addr_lo_hi_hi, r_addr_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [11:0]  r_addr_lo = {r_addr_lo_hi, r_addr_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]   r_addr_hi_lo_lo_hi = nodeIn_ar_bits_addr[20:19];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_hi_lo_lo = {r_addr_hi_lo_lo_hi, nodeIn_ar_bits_addr[18]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   r_addr_hi_lo_hi_hi = nodeIn_ar_bits_addr[23:22];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_hi_lo_hi = {r_addr_hi_lo_hi_hi, nodeIn_ar_bits_addr[21]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   r_addr_hi_lo = {r_addr_hi_lo_hi, r_addr_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]   r_addr_hi_hi_lo_hi = nodeIn_ar_bits_addr[26:25];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   r_addr_hi_hi_lo = {r_addr_hi_hi_lo_hi, nodeIn_ar_bits_addr[24]};	// src/main/scala/amba/axi4/SRAM.scala:65:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   r_addr_hi_hi_hi_lo = nodeIn_ar_bits_addr[28:27];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   r_addr_hi_hi_hi_hi = nodeIn_ar_bits_addr[30:29];	// src/main/scala/amba/axi4/SRAM.scala:65:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   r_addr_hi_hi_hi = {r_addr_hi_hi_hi_hi, r_addr_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [6:0]   r_addr_hi_hi = {r_addr_hi_hi_hi, r_addr_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [12:0]  r_addr_hi = {r_addr_hi_hi, r_addr_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [24:0]  r_addr = {r_addr_hi, r_addr_lo};	// src/main/scala/amba/axi4/SRAM.scala:65:21
  wire [1:0]   w_addr_lo_lo_lo_hi = nodeIn_aw_bits_addr[8:7];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_lo_lo_lo = {w_addr_lo_lo_lo_hi, nodeIn_aw_bits_addr[6]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   w_addr_lo_lo_hi_hi = nodeIn_aw_bits_addr[11:10];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_lo_lo_hi = {w_addr_lo_lo_hi_hi, nodeIn_aw_bits_addr[9]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   w_addr_lo_lo = {w_addr_lo_lo_hi, w_addr_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [1:0]   w_addr_lo_hi_lo_hi = nodeIn_aw_bits_addr[14:13];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_lo_hi_lo = {w_addr_lo_hi_lo_hi, nodeIn_aw_bits_addr[12]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   w_addr_lo_hi_hi_hi = nodeIn_aw_bits_addr[17:16];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_lo_hi_hi = {w_addr_lo_hi_hi_hi, nodeIn_aw_bits_addr[15]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   w_addr_lo_hi = {w_addr_lo_hi_hi, w_addr_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [11:0]  w_addr_lo = {w_addr_lo_hi, w_addr_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [1:0]   w_addr_hi_lo_lo_hi = nodeIn_aw_bits_addr[20:19];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_hi_lo_lo = {w_addr_hi_lo_lo_hi, nodeIn_aw_bits_addr[18]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   w_addr_hi_lo_hi_hi = nodeIn_aw_bits_addr[23:22];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_hi_lo_hi = {w_addr_hi_lo_hi_hi, nodeIn_aw_bits_addr[21]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   w_addr_hi_lo = {w_addr_hi_lo_hi, w_addr_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [1:0]   w_addr_hi_hi_lo_hi = nodeIn_aw_bits_addr[26:25];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   w_addr_hi_hi_lo = {w_addr_hi_hi_lo_hi, nodeIn_aw_bits_addr[24]};	// src/main/scala/amba/axi4/SRAM.scala:66:{21,49,73}, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   w_addr_hi_hi_hi_lo = nodeIn_aw_bits_addr[28:27];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   w_addr_hi_hi_hi_hi = nodeIn_aw_bits_addr[30:29];	// src/main/scala/amba/axi4/SRAM.scala:66:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   w_addr_hi_hi_hi = {w_addr_hi_hi_hi_hi, w_addr_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [6:0]   w_addr_hi_hi = {w_addr_hi_hi_hi, w_addr_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [12:0]  w_addr_hi = {w_addr_hi_hi, w_addr_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire [24:0]  w_addr = {w_addr_hi, w_addr_lo};	// src/main/scala/amba/axi4/SRAM.scala:66:21
  wire         r_sel0 = nodeIn_ar_bits_addr[31];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:59
  wire         w_sel0 = nodeIn_aw_bits_addr[31];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:59
  reg          w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25
  assign nodeIn_b_valid = w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [3:0]   w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
  assign nodeIn_b_bits_id = w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg          w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
  assign nodeIn_b_bits_echo_real_last = w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg          r_sel1;	// src/main/scala/amba/axi4/SRAM.scala:73:25
  reg          w_sel1;	// src/main/scala/amba/axi4/SRAM.scala:74:25
  wire         _GEN = nodeIn_aw_ready & nodeIn_aw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_0 = nodeIn_w_bits_data[7:0];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_1 = nodeIn_w_bits_data[15:8];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_2 = nodeIn_w_bits_data[23:16];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_3 = nodeIn_w_bits_data[31:24];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_4 = nodeIn_w_bits_data[39:32];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_5 = nodeIn_w_bits_data[47:40];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_6 = nodeIn_w_bits_data[55:48];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_7 = nodeIn_w_bits_data[63:56];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_8 = nodeIn_w_bits_data[71:64];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_9 = nodeIn_w_bits_data[79:72];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_10 = nodeIn_w_bits_data[87:80];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_11 = nodeIn_w_bits_data[95:88];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_12 = nodeIn_w_bits_data[103:96];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_13 = nodeIn_w_bits_data[111:104];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_14 = nodeIn_w_bits_data[119:112];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_15 = nodeIn_w_bits_data[127:120];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_16 = nodeIn_w_bits_data[135:128];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_17 = nodeIn_w_bits_data[143:136];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_18 = nodeIn_w_bits_data[151:144];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_19 = nodeIn_w_bits_data[159:152];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_20 = nodeIn_w_bits_data[167:160];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_21 = nodeIn_w_bits_data[175:168];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_22 = nodeIn_w_bits_data[183:176];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_23 = nodeIn_w_bits_data[191:184];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_24 = nodeIn_w_bits_data[199:192];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_25 = nodeIn_w_bits_data[207:200];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_26 = nodeIn_w_bits_data[215:208];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_27 = nodeIn_w_bits_data[223:216];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_28 = nodeIn_w_bits_data[231:224];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_29 = nodeIn_w_bits_data[239:232];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_30 = nodeIn_w_bits_data[247:240];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_31 = nodeIn_w_bits_data[255:248];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_32 = nodeIn_w_bits_data[263:256];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_33 = nodeIn_w_bits_data[271:264];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_34 = nodeIn_w_bits_data[279:272];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_35 = nodeIn_w_bits_data[287:280];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_36 = nodeIn_w_bits_data[295:288];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_37 = nodeIn_w_bits_data[303:296];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_38 = nodeIn_w_bits_data[311:304];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_39 = nodeIn_w_bits_data[319:312];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_40 = nodeIn_w_bits_data[327:320];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_41 = nodeIn_w_bits_data[335:328];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_42 = nodeIn_w_bits_data[343:336];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_43 = nodeIn_w_bits_data[351:344];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_44 = nodeIn_w_bits_data[359:352];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_45 = nodeIn_w_bits_data[367:360];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_46 = nodeIn_w_bits_data[375:368];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_47 = nodeIn_w_bits_data[383:376];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_48 = nodeIn_w_bits_data[391:384];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_49 = nodeIn_w_bits_data[399:392];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_50 = nodeIn_w_bits_data[407:400];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_51 = nodeIn_w_bits_data[415:408];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_52 = nodeIn_w_bits_data[423:416];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_53 = nodeIn_w_bits_data[431:424];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_54 = nodeIn_w_bits_data[439:432];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_55 = nodeIn_w_bits_data[447:440];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_56 = nodeIn_w_bits_data[455:448];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_57 = nodeIn_w_bits_data[463:456];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_58 = nodeIn_w_bits_data[471:464];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_59 = nodeIn_w_bits_data[479:472];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_60 = nodeIn_w_bits_data[487:480];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_61 = nodeIn_w_bits_data[495:488];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_62 = nodeIn_w_bits_data[503:496];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign wdata_63 = nodeIn_w_bits_data[511:504];	// src/main/scala/amba/axi4/SRAM.scala:85:{45,66}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_aw_ready = nodeIn_w_valid & (nodeIn_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:{32,47,50}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_w_ready = nodeIn_aw_valid & (nodeIn_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:50, :93:{32,47}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_b_bits_resp = w_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:74:25, :96:26, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg          r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25
  assign nodeIn_r_valid = r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [3:0]   r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
  assign nodeIn_r_bits_id = r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg          r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
  assign nodeIn_r_bits_echo_real_last = r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ren = nodeIn_ar_ready & nodeIn_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg          rdata_REG;	// src/main/scala/util/package.scala:92:91
  reg  [7:0]   rdata_r_0;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_1;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_2;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_3;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_4;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_5;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_6;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_7;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_8;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_9;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_10;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_11;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_12;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_13;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_14;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_15;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_16;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_17;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_18;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_19;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_20;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_21;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_22;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_23;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_24;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_25;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_26;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_27;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_28;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_29;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_30;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_31;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_32;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_33;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_34;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_35;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_36;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_37;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_38;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_39;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_40;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_41;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_42;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_43;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_44;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_45;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_46;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_47;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_48;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_49;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_50;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_51;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_52;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_53;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_54;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_55;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_56;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_57;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_58;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_59;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_60;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_61;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_62;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]   rdata_r_63;	// src/main/scala/util/package.scala:80:63
  wire [7:0]   rdata_0 = rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r_0;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_1 = rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r_1;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_2 = rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r_2;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_3 = rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r_3;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_4 = rdata_REG ? _mem_ext_R0_data[39:32] : rdata_r_4;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_5 = rdata_REG ? _mem_ext_R0_data[47:40] : rdata_r_5;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_6 = rdata_REG ? _mem_ext_R0_data[55:48] : rdata_r_6;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_7 = rdata_REG ? _mem_ext_R0_data[63:56] : rdata_r_7;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_8 = rdata_REG ? _mem_ext_R0_data[71:64] : rdata_r_8;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_9 = rdata_REG ? _mem_ext_R0_data[79:72] : rdata_r_9;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_10 = rdata_REG ? _mem_ext_R0_data[87:80] : rdata_r_10;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_11 = rdata_REG ? _mem_ext_R0_data[95:88] : rdata_r_11;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_12 = rdata_REG ? _mem_ext_R0_data[103:96] : rdata_r_12;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_13 = rdata_REG ? _mem_ext_R0_data[111:104] : rdata_r_13;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_14 = rdata_REG ? _mem_ext_R0_data[119:112] : rdata_r_14;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_15 = rdata_REG ? _mem_ext_R0_data[127:120] : rdata_r_15;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_16 = rdata_REG ? _mem_ext_R0_data[135:128] : rdata_r_16;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_17 = rdata_REG ? _mem_ext_R0_data[143:136] : rdata_r_17;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_18 = rdata_REG ? _mem_ext_R0_data[151:144] : rdata_r_18;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_19 = rdata_REG ? _mem_ext_R0_data[159:152] : rdata_r_19;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_20 = rdata_REG ? _mem_ext_R0_data[167:160] : rdata_r_20;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_21 = rdata_REG ? _mem_ext_R0_data[175:168] : rdata_r_21;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_22 = rdata_REG ? _mem_ext_R0_data[183:176] : rdata_r_22;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_23 = rdata_REG ? _mem_ext_R0_data[191:184] : rdata_r_23;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_24 = rdata_REG ? _mem_ext_R0_data[199:192] : rdata_r_24;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_25 = rdata_REG ? _mem_ext_R0_data[207:200] : rdata_r_25;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_26 = rdata_REG ? _mem_ext_R0_data[215:208] : rdata_r_26;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_27 = rdata_REG ? _mem_ext_R0_data[223:216] : rdata_r_27;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_28 = rdata_REG ? _mem_ext_R0_data[231:224] : rdata_r_28;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_29 = rdata_REG ? _mem_ext_R0_data[239:232] : rdata_r_29;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_30 = rdata_REG ? _mem_ext_R0_data[247:240] : rdata_r_30;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_31 = rdata_REG ? _mem_ext_R0_data[255:248] : rdata_r_31;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_32 = rdata_REG ? _mem_ext_R0_data[263:256] : rdata_r_32;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_33 = rdata_REG ? _mem_ext_R0_data[271:264] : rdata_r_33;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_34 = rdata_REG ? _mem_ext_R0_data[279:272] : rdata_r_34;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_35 = rdata_REG ? _mem_ext_R0_data[287:280] : rdata_r_35;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_36 = rdata_REG ? _mem_ext_R0_data[295:288] : rdata_r_36;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_37 = rdata_REG ? _mem_ext_R0_data[303:296] : rdata_r_37;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_38 = rdata_REG ? _mem_ext_R0_data[311:304] : rdata_r_38;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_39 = rdata_REG ? _mem_ext_R0_data[319:312] : rdata_r_39;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_40 = rdata_REG ? _mem_ext_R0_data[327:320] : rdata_r_40;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_41 = rdata_REG ? _mem_ext_R0_data[335:328] : rdata_r_41;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_42 = rdata_REG ? _mem_ext_R0_data[343:336] : rdata_r_42;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_43 = rdata_REG ? _mem_ext_R0_data[351:344] : rdata_r_43;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_44 = rdata_REG ? _mem_ext_R0_data[359:352] : rdata_r_44;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_45 = rdata_REG ? _mem_ext_R0_data[367:360] : rdata_r_45;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_46 = rdata_REG ? _mem_ext_R0_data[375:368] : rdata_r_46;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_47 = rdata_REG ? _mem_ext_R0_data[383:376] : rdata_r_47;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_48 = rdata_REG ? _mem_ext_R0_data[391:384] : rdata_r_48;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_49 = rdata_REG ? _mem_ext_R0_data[399:392] : rdata_r_49;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_50 = rdata_REG ? _mem_ext_R0_data[407:400] : rdata_r_50;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_51 = rdata_REG ? _mem_ext_R0_data[415:408] : rdata_r_51;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_52 = rdata_REG ? _mem_ext_R0_data[423:416] : rdata_r_52;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_53 = rdata_REG ? _mem_ext_R0_data[431:424] : rdata_r_53;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_54 = rdata_REG ? _mem_ext_R0_data[439:432] : rdata_r_54;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_55 = rdata_REG ? _mem_ext_R0_data[447:440] : rdata_r_55;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_56 = rdata_REG ? _mem_ext_R0_data[455:448] : rdata_r_56;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_57 = rdata_REG ? _mem_ext_R0_data[463:456] : rdata_r_57;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_58 = rdata_REG ? _mem_ext_R0_data[471:464] : rdata_r_58;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_59 = rdata_REG ? _mem_ext_R0_data[479:472] : rdata_r_59;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_60 = rdata_REG ? _mem_ext_R0_data[487:480] : rdata_r_60;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_61 = rdata_REG ? _mem_ext_R0_data[495:488] : rdata_r_61;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_62 = rdata_REG ? _mem_ext_R0_data[503:496] : rdata_r_62;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  wire [7:0]   rdata_63 = rdata_REG ? _mem_ext_R0_data[511:504] : rdata_r_63;	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  assign nodeIn_ar_ready = nodeIn_r_ready | ~r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :117:{31,34}, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_r_bits_resp = r_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:73:25, :120:26, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [15:0]  nodeIn_r_bits_data_lo_lo_lo_lo_lo = {rdata_1, rdata_0};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_lo_lo_lo_hi = {rdata_3, rdata_2};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_lo_lo_lo =
    {nodeIn_r_bits_data_lo_lo_lo_lo_hi, nodeIn_r_bits_data_lo_lo_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_lo_lo_hi_lo = {rdata_5, rdata_4};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_lo_lo_hi_hi = {rdata_7, rdata_6};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_lo_lo_hi =
    {nodeIn_r_bits_data_lo_lo_lo_hi_hi, nodeIn_r_bits_data_lo_lo_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_lo_lo_lo =
    {nodeIn_r_bits_data_lo_lo_lo_hi, nodeIn_r_bits_data_lo_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_lo_hi_lo_lo = {rdata_9, rdata_8};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_lo_hi_lo_hi = {rdata_11, rdata_10};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_lo_hi_lo =
    {nodeIn_r_bits_data_lo_lo_hi_lo_hi, nodeIn_r_bits_data_lo_lo_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_lo_hi_hi_lo = {rdata_13, rdata_12};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_lo_hi_hi_hi = {rdata_15, rdata_14};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_lo_hi_hi =
    {nodeIn_r_bits_data_lo_lo_hi_hi_hi, nodeIn_r_bits_data_lo_lo_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_lo_lo_hi =
    {nodeIn_r_bits_data_lo_lo_hi_hi, nodeIn_r_bits_data_lo_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [127:0] nodeIn_r_bits_data_lo_lo =
    {nodeIn_r_bits_data_lo_lo_hi, nodeIn_r_bits_data_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_hi_lo_lo_lo = {rdata_17, rdata_16};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_hi_lo_lo_hi = {rdata_19, rdata_18};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_hi_lo_lo =
    {nodeIn_r_bits_data_lo_hi_lo_lo_hi, nodeIn_r_bits_data_lo_hi_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_hi_lo_hi_lo = {rdata_21, rdata_20};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_hi_lo_hi_hi = {rdata_23, rdata_22};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_hi_lo_hi =
    {nodeIn_r_bits_data_lo_hi_lo_hi_hi, nodeIn_r_bits_data_lo_hi_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_lo_hi_lo =
    {nodeIn_r_bits_data_lo_hi_lo_hi, nodeIn_r_bits_data_lo_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_hi_hi_lo_lo = {rdata_25, rdata_24};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_hi_hi_lo_hi = {rdata_27, rdata_26};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_hi_hi_lo =
    {nodeIn_r_bits_data_lo_hi_hi_lo_hi, nodeIn_r_bits_data_lo_hi_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_lo_hi_hi_hi_lo = {rdata_29, rdata_28};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_lo_hi_hi_hi_hi = {rdata_31, rdata_30};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_lo_hi_hi_hi =
    {nodeIn_r_bits_data_lo_hi_hi_hi_hi, nodeIn_r_bits_data_lo_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_lo_hi_hi =
    {nodeIn_r_bits_data_lo_hi_hi_hi, nodeIn_r_bits_data_lo_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [127:0] nodeIn_r_bits_data_lo_hi =
    {nodeIn_r_bits_data_lo_hi_hi, nodeIn_r_bits_data_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [255:0] nodeIn_r_bits_data_lo =
    {nodeIn_r_bits_data_lo_hi, nodeIn_r_bits_data_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_lo_lo_lo_lo = {rdata_33, rdata_32};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_lo_lo_lo_hi = {rdata_35, rdata_34};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_lo_lo_lo =
    {nodeIn_r_bits_data_hi_lo_lo_lo_hi, nodeIn_r_bits_data_hi_lo_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_lo_lo_hi_lo = {rdata_37, rdata_36};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_lo_lo_hi_hi = {rdata_39, rdata_38};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_lo_lo_hi =
    {nodeIn_r_bits_data_hi_lo_lo_hi_hi, nodeIn_r_bits_data_hi_lo_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_hi_lo_lo =
    {nodeIn_r_bits_data_hi_lo_lo_hi, nodeIn_r_bits_data_hi_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_lo_hi_lo_lo = {rdata_41, rdata_40};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_lo_hi_lo_hi = {rdata_43, rdata_42};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_lo_hi_lo =
    {nodeIn_r_bits_data_hi_lo_hi_lo_hi, nodeIn_r_bits_data_hi_lo_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_lo_hi_hi_lo = {rdata_45, rdata_44};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_lo_hi_hi_hi = {rdata_47, rdata_46};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_lo_hi_hi =
    {nodeIn_r_bits_data_hi_lo_hi_hi_hi, nodeIn_r_bits_data_hi_lo_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_hi_lo_hi =
    {nodeIn_r_bits_data_hi_lo_hi_hi, nodeIn_r_bits_data_hi_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [127:0] nodeIn_r_bits_data_hi_lo =
    {nodeIn_r_bits_data_hi_lo_hi, nodeIn_r_bits_data_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_hi_lo_lo_lo = {rdata_49, rdata_48};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_hi_lo_lo_hi = {rdata_51, rdata_50};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_hi_lo_lo =
    {nodeIn_r_bits_data_hi_hi_lo_lo_hi, nodeIn_r_bits_data_hi_hi_lo_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_hi_lo_hi_lo = {rdata_53, rdata_52};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_hi_lo_hi_hi = {rdata_55, rdata_54};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_hi_lo_hi =
    {nodeIn_r_bits_data_hi_hi_lo_hi_hi, nodeIn_r_bits_data_hi_hi_lo_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_hi_hi_lo =
    {nodeIn_r_bits_data_hi_hi_lo_hi, nodeIn_r_bits_data_hi_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_hi_hi_lo_lo = {rdata_57, rdata_56};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_hi_hi_lo_hi = {rdata_59, rdata_58};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_hi_hi_lo =
    {nodeIn_r_bits_data_hi_hi_hi_lo_hi, nodeIn_r_bits_data_hi_hi_hi_lo_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [15:0]  nodeIn_r_bits_data_hi_hi_hi_hi_lo = {rdata_61, rdata_60};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [15:0]  nodeIn_r_bits_data_hi_hi_hi_hi_hi = {rdata_63, rdata_62};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/package.scala:80:42
  wire [31:0]  nodeIn_r_bits_data_hi_hi_hi_hi =
    {nodeIn_r_bits_data_hi_hi_hi_hi_hi, nodeIn_r_bits_data_hi_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [63:0]  nodeIn_r_bits_data_hi_hi_hi =
    {nodeIn_r_bits_data_hi_hi_hi_hi, nodeIn_r_bits_data_hi_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [127:0] nodeIn_r_bits_data_hi_hi =
    {nodeIn_r_bits_data_hi_hi_hi, nodeIn_r_bits_data_hi_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  wire [255:0] nodeIn_r_bits_data_hi =
    {nodeIn_r_bits_data_hi_hi, nodeIn_r_bits_data_hi_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26
  assign nodeIn_r_bits_data = {nodeIn_r_bits_data_hi, nodeIn_r_bits_data_lo};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/diplomacy/Nodes.scala:1214:17
  always @(posedge clock) begin
    if (reset) begin
      w_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:70:25
      r_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:99:25
    end
    else begin
      w_full <= _GEN | ~(nodeIn_b_ready & nodeIn_b_valid) & w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25, :76:{23,32}, :77:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
      r_full <= ren | ~(nodeIn_r_ready & nodeIn_r_valid) & r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :103:{23,32}, :104:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
    end
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_id <= nodeIn_aw_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21, src/main/scala/diplomacy/Nodes.scala:1214:17
      w_echo_real_last <= nodeIn_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21, src/main/scala/diplomacy/Nodes.scala:1214:17
    end
    r_sel1 <= r_sel0;	// src/main/scala/amba/axi4/SRAM.scala:73:25, src/main/scala/diplomacy/Parameters.scala:137:59
    w_sel1 <= w_sel0;	// src/main/scala/amba/axi4/SRAM.scala:74:25, src/main/scala/diplomacy/Parameters.scala:137:59
    if (ren) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_id <= nodeIn_ar_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21, src/main/scala/diplomacy/Nodes.scala:1214:17
      r_echo_real_last <= nodeIn_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21, src/main/scala/diplomacy/Nodes.scala:1214:17
    end
    rdata_REG <= ren;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:92:91
    if (rdata_REG) begin	// src/main/scala/util/package.scala:92:91
      rdata_r_0 <= _mem_ext_R0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_1 <= _mem_ext_R0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_2 <= _mem_ext_R0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_3 <= _mem_ext_R0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_4 <= _mem_ext_R0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_5 <= _mem_ext_R0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_6 <= _mem_ext_R0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_7 <= _mem_ext_R0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_8 <= _mem_ext_R0_data[71:64];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_9 <= _mem_ext_R0_data[79:72];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_10 <= _mem_ext_R0_data[87:80];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_11 <= _mem_ext_R0_data[95:88];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_12 <= _mem_ext_R0_data[103:96];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_13 <= _mem_ext_R0_data[111:104];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_14 <= _mem_ext_R0_data[119:112];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_15 <= _mem_ext_R0_data[127:120];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_16 <= _mem_ext_R0_data[135:128];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_17 <= _mem_ext_R0_data[143:136];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_18 <= _mem_ext_R0_data[151:144];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_19 <= _mem_ext_R0_data[159:152];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_20 <= _mem_ext_R0_data[167:160];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_21 <= _mem_ext_R0_data[175:168];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_22 <= _mem_ext_R0_data[183:176];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_23 <= _mem_ext_R0_data[191:184];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_24 <= _mem_ext_R0_data[199:192];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_25 <= _mem_ext_R0_data[207:200];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_26 <= _mem_ext_R0_data[215:208];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_27 <= _mem_ext_R0_data[223:216];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_28 <= _mem_ext_R0_data[231:224];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_29 <= _mem_ext_R0_data[239:232];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_30 <= _mem_ext_R0_data[247:240];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_31 <= _mem_ext_R0_data[255:248];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_32 <= _mem_ext_R0_data[263:256];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_33 <= _mem_ext_R0_data[271:264];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_34 <= _mem_ext_R0_data[279:272];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_35 <= _mem_ext_R0_data[287:280];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_36 <= _mem_ext_R0_data[295:288];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_37 <= _mem_ext_R0_data[303:296];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_38 <= _mem_ext_R0_data[311:304];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_39 <= _mem_ext_R0_data[319:312];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_40 <= _mem_ext_R0_data[327:320];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_41 <= _mem_ext_R0_data[335:328];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_42 <= _mem_ext_R0_data[343:336];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_43 <= _mem_ext_R0_data[351:344];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_44 <= _mem_ext_R0_data[359:352];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_45 <= _mem_ext_R0_data[367:360];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_46 <= _mem_ext_R0_data[375:368];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_47 <= _mem_ext_R0_data[383:376];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_48 <= _mem_ext_R0_data[391:384];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_49 <= _mem_ext_R0_data[399:392];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_50 <= _mem_ext_R0_data[407:400];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_51 <= _mem_ext_R0_data[415:408];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_52 <= _mem_ext_R0_data[423:416];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_53 <= _mem_ext_R0_data[431:424];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_54 <= _mem_ext_R0_data[439:432];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_55 <= _mem_ext_R0_data[447:440];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_56 <= _mem_ext_R0_data[455:448];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_57 <= _mem_ext_R0_data[463:456];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_58 <= _mem_ext_R0_data[471:464];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_59 <= _mem_ext_R0_data[479:472];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_60 <= _mem_ext_R0_data[487:480];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_61 <= _mem_ext_R0_data[495:488];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_62 <= _mem_ext_R0_data[503:496];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_63 <= _mem_ext_R0_data[511:504];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:16];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        w_full = _RANDOM[5'h0][0];	// src/main/scala/amba/axi4/SRAM.scala:70:25
        w_id = _RANDOM[5'h0][4:1];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :71:21
        w_echo_real_last = _RANDOM[5'h0][5];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :72:21
        r_sel1 = _RANDOM[5'h0][6];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :73:25
        w_sel1 = _RANDOM[5'h0][7];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :74:25
        r_full = _RANDOM[5'h0][8];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :99:25
        r_id = _RANDOM[5'h0][12:9];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :100:21
        r_echo_real_last = _RANDOM[5'h0][13];	// src/main/scala/amba/axi4/SRAM.scala:70:25, :101:21
        rdata_REG = _RANDOM[5'h0][14];	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:92:91
        rdata_r_0 = _RANDOM[5'h0][22:15];	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63
        rdata_r_1 = _RANDOM[5'h0][30:23];	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63
        rdata_r_2 = {_RANDOM[5'h0][31], _RANDOM[5'h1][6:0]};	// src/main/scala/amba/axi4/SRAM.scala:70:25, src/main/scala/util/package.scala:80:63
        rdata_r_3 = _RANDOM[5'h1][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_4 = _RANDOM[5'h1][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_5 = _RANDOM[5'h1][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_6 = {_RANDOM[5'h1][31], _RANDOM[5'h2][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_7 = _RANDOM[5'h2][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_8 = _RANDOM[5'h2][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_9 = _RANDOM[5'h2][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_10 = {_RANDOM[5'h2][31], _RANDOM[5'h3][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_11 = _RANDOM[5'h3][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_12 = _RANDOM[5'h3][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_13 = _RANDOM[5'h3][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_14 = {_RANDOM[5'h3][31], _RANDOM[5'h4][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_15 = _RANDOM[5'h4][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_16 = _RANDOM[5'h4][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_17 = _RANDOM[5'h4][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_18 = {_RANDOM[5'h4][31], _RANDOM[5'h5][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_19 = _RANDOM[5'h5][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_20 = _RANDOM[5'h5][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_21 = _RANDOM[5'h5][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_22 = {_RANDOM[5'h5][31], _RANDOM[5'h6][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_23 = _RANDOM[5'h6][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_24 = _RANDOM[5'h6][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_25 = _RANDOM[5'h6][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_26 = {_RANDOM[5'h6][31], _RANDOM[5'h7][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_27 = _RANDOM[5'h7][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_28 = _RANDOM[5'h7][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_29 = _RANDOM[5'h7][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_30 = {_RANDOM[5'h7][31], _RANDOM[5'h8][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_31 = _RANDOM[5'h8][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_32 = _RANDOM[5'h8][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_33 = _RANDOM[5'h8][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_34 = {_RANDOM[5'h8][31], _RANDOM[5'h9][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_35 = _RANDOM[5'h9][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_36 = _RANDOM[5'h9][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_37 = _RANDOM[5'h9][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_38 = {_RANDOM[5'h9][31], _RANDOM[5'hA][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_39 = _RANDOM[5'hA][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_40 = _RANDOM[5'hA][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_41 = _RANDOM[5'hA][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_42 = {_RANDOM[5'hA][31], _RANDOM[5'hB][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_43 = _RANDOM[5'hB][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_44 = _RANDOM[5'hB][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_45 = _RANDOM[5'hB][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_46 = {_RANDOM[5'hB][31], _RANDOM[5'hC][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_47 = _RANDOM[5'hC][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_48 = _RANDOM[5'hC][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_49 = _RANDOM[5'hC][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_50 = {_RANDOM[5'hC][31], _RANDOM[5'hD][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_51 = _RANDOM[5'hD][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_52 = _RANDOM[5'hD][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_53 = _RANDOM[5'hD][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_54 = {_RANDOM[5'hD][31], _RANDOM[5'hE][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_55 = _RANDOM[5'hE][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_56 = _RANDOM[5'hE][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_57 = _RANDOM[5'hE][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_58 = {_RANDOM[5'hE][31], _RANDOM[5'hF][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_59 = _RANDOM[5'hF][14:7];	// src/main/scala/util/package.scala:80:63
        rdata_r_60 = _RANDOM[5'hF][22:15];	// src/main/scala/util/package.scala:80:63
        rdata_r_61 = _RANDOM[5'hF][30:23];	// src/main/scala/util/package.scala:80:63
        rdata_r_62 = {_RANDOM[5'hF][31], _RANDOM[5'h10][6:0]};	// src/main/scala/util/package.scala:80:63
        rdata_r_63 = _RANDOM[5'h10][14:7];	// src/main/scala/util/package.scala:80:63
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_33554432x512 mem_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .R0_addr (r_addr),	// src/main/scala/amba/axi4/SRAM.scala:65:21
    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (w_addr),	// src/main/scala/amba/axi4/SRAM.scala:66:21
    .W0_en   (_GEN & w_sel0),	// src/main/scala/amba/axi4/SRAM.scala:86:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:137:59
    .W0_clk  (clock),
    .W0_data
      ({wdata_63,
        wdata_62,
        wdata_61,
        wdata_60,
        wdata_59,
        wdata_58,
        wdata_57,
        wdata_56,
        wdata_55,
        wdata_54,
        wdata_53,
        wdata_52,
        wdata_51,
        wdata_50,
        wdata_49,
        wdata_48,
        wdata_47,
        wdata_46,
        wdata_45,
        wdata_44,
        wdata_43,
        wdata_42,
        wdata_41,
        wdata_40,
        wdata_39,
        wdata_38,
        wdata_37,
        wdata_36,
        wdata_35,
        wdata_34,
        wdata_33,
        wdata_32,
        wdata_31,
        wdata_30,
        wdata_29,
        wdata_28,
        wdata_27,
        wdata_26,
        wdata_25,
        wdata_24,
        wdata_23,
        wdata_22,
        wdata_21,
        wdata_20,
        wdata_19,
        wdata_18,
        wdata_17,
        wdata_16,
        wdata_15,
        wdata_14,
        wdata_13,
        wdata_12,
        wdata_11,
        wdata_10,
        wdata_9,
        wdata_8,
        wdata_7,
        wdata_6,
        wdata_5,
        wdata_4,
        wdata_3,
        wdata_2,
        wdata_1,
        wdata_0}),	// src/main/scala/amba/axi4/SRAM.scala:85:45, src/main/scala/util/DescribedSRAM.scala:17:26
    .W0_mask (nodeIn_w_bits_strb)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_b_bits_echo_real_last = auto_in_b_bits_echo_real_last_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_echo_real_last = auto_in_r_bits_echo_real_last_0;
endmodule

