// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "09/24/2017 23:42:43"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module adc_mic_lcd (
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	FPGA_RESET_n,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	AUDIO_BCLK,
	AUDIO_DIN_MFP1,
	AUDIO_GPIO_MFP5,
	AUDIO_MCLK,
	AUDIO_RESET_n,
	AUDIO_SDA_MOSI,
	AUDIO_WCLK,
	DAC_DATA,
	DAC_SCLK,
	DAC_SYNC_n,
	GPIO);
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
input 	FPGA_RESET_n;
input 	[4:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
inout 	AUDIO_BCLK;
output 	AUDIO_DIN_MFP1;
inout 	AUDIO_GPIO_MFP5;
output 	AUDIO_MCLK;
inout 	AUDIO_RESET_n;
inout 	AUDIO_SDA_MOSI;
inout 	AUDIO_WCLK;
inout 	DAC_DATA;
output 	DAC_SCLK;
output 	DAC_SYNC_n;
output 	[7:0] GPIO;

// Design Ports Information
// SW[0]	=>  Location: PIN_N22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_M22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_N21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_L22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_DIN_MFP1	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_MCLK	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_SCLK	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_SYNC_n	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_BCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_GPIO_MFP5	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_RESET_n	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_SDA_MOSI	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUDIO_WCLK	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DATA	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[8]	=>  Location: PIN_G19,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_H21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_n	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_J22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_H22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_J21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_T22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_U22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA21,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_R22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \effect|Mult1|auto_generated|mac_out4~0 ;
wire \effect|Mult1|auto_generated|mac_out4~1 ;
wire \effect|Mult1|auto_generated|mac_out4~2 ;
wire \effect|Mult1|auto_generated|mac_out4~3 ;
wire \effect|Mult1|auto_generated|mac_out4~4 ;
wire \effect|Mult1|auto_generated|mac_out4~5 ;
wire \effect|Mult1|auto_generated|mac_out4~6 ;
wire \effect|Mult1|auto_generated|mac_out4~7 ;
wire \effect|Mult1|auto_generated|mac_out4~8 ;
wire \effect|Mult1|auto_generated|mac_out4~9 ;
wire \effect|Mult1|auto_generated|mac_out4~10 ;
wire \effect|Mult1|auto_generated|mac_out4~11 ;
wire \effect|Mult1|auto_generated|mac_out4~12 ;
wire \effect|Mult1|auto_generated|mac_out4~13 ;
wire \effect|Mult1|auto_generated|mac_out4~14 ;
wire \effect|Mult1|auto_generated|mac_out4~15 ;
wire \effect|Mult1|auto_generated|mac_out4~16 ;
wire \effect|Mult1|auto_generated|mac_out2~0 ;
wire \effect|Mult1|auto_generated|mac_out2~1 ;
wire \effect|Mult1|auto_generated|mac_out2~2 ;
wire \effect|Mult1|auto_generated|mac_out2~3 ;
wire \effect|Mult1|auto_generated|mac_out2~4 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \string6|Mult1|auto_generated|mac_out4~0 ;
wire \string6|Mult1|auto_generated|mac_out4~1 ;
wire \string6|Mult1|auto_generated|mac_out4~2 ;
wire \string6|Mult1|auto_generated|mac_out4~3 ;
wire \string6|Mult1|auto_generated|mac_out4~4 ;
wire \string6|Mult1|auto_generated|mac_out4~5 ;
wire \string6|Mult1|auto_generated|mac_out4~6 ;
wire \string6|Mult1|auto_generated|mac_out4~7 ;
wire \string6|Mult1|auto_generated|mac_out4~8 ;
wire \string6|Mult1|auto_generated|mac_out4~9 ;
wire \string6|Mult1|auto_generated|mac_out4~10 ;
wire \string6|Mult1|auto_generated|mac_out4~11 ;
wire \string6|Mult1|auto_generated|mac_out4~12 ;
wire \string6|Mult1|auto_generated|mac_out4~13 ;
wire \string6|Mult1|auto_generated|mac_out4~14 ;
wire \string6|Mult1|auto_generated|mac_out4~15 ;
wire \string6|Mult1|auto_generated|mac_out4~16 ;
wire \string6|Mult1|auto_generated|mac_out2~0 ;
wire \string6|Mult1|auto_generated|mac_out2~1 ;
wire \string6|Mult1|auto_generated|mac_out2~2 ;
wire \string6|Mult1|auto_generated|mac_out2~3 ;
wire \string6|Mult1|auto_generated|mac_out2~4 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \string5|Mult1|auto_generated|mac_out4~0 ;
wire \string5|Mult1|auto_generated|mac_out4~1 ;
wire \string5|Mult1|auto_generated|mac_out4~2 ;
wire \string5|Mult1|auto_generated|mac_out4~3 ;
wire \string5|Mult1|auto_generated|mac_out4~4 ;
wire \string5|Mult1|auto_generated|mac_out4~5 ;
wire \string5|Mult1|auto_generated|mac_out4~6 ;
wire \string5|Mult1|auto_generated|mac_out4~7 ;
wire \string5|Mult1|auto_generated|mac_out4~8 ;
wire \string5|Mult1|auto_generated|mac_out4~9 ;
wire \string5|Mult1|auto_generated|mac_out4~10 ;
wire \string5|Mult1|auto_generated|mac_out4~11 ;
wire \string5|Mult1|auto_generated|mac_out4~12 ;
wire \string5|Mult1|auto_generated|mac_out4~13 ;
wire \string5|Mult1|auto_generated|mac_out4~14 ;
wire \string5|Mult1|auto_generated|mac_out4~15 ;
wire \string5|Mult1|auto_generated|mac_out4~16 ;
wire \string5|Mult1|auto_generated|mac_out2~0 ;
wire \string5|Mult1|auto_generated|mac_out2~1 ;
wire \string5|Mult1|auto_generated|mac_out2~2 ;
wire \string5|Mult1|auto_generated|mac_out2~3 ;
wire \string5|Mult1|auto_generated|mac_out2~4 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \string4|Mult1|auto_generated|mac_out4~0 ;
wire \string4|Mult1|auto_generated|mac_out4~1 ;
wire \string4|Mult1|auto_generated|mac_out4~2 ;
wire \string4|Mult1|auto_generated|mac_out4~3 ;
wire \string4|Mult1|auto_generated|mac_out4~4 ;
wire \string4|Mult1|auto_generated|mac_out4~5 ;
wire \string4|Mult1|auto_generated|mac_out4~6 ;
wire \string4|Mult1|auto_generated|mac_out4~7 ;
wire \string4|Mult1|auto_generated|mac_out4~8 ;
wire \string4|Mult1|auto_generated|mac_out4~9 ;
wire \string4|Mult1|auto_generated|mac_out4~10 ;
wire \string4|Mult1|auto_generated|mac_out4~11 ;
wire \string4|Mult1|auto_generated|mac_out4~12 ;
wire \string4|Mult1|auto_generated|mac_out4~13 ;
wire \string4|Mult1|auto_generated|mac_out4~14 ;
wire \string4|Mult1|auto_generated|mac_out4~15 ;
wire \string4|Mult1|auto_generated|mac_out4~16 ;
wire \string4|Mult1|auto_generated|mac_out2~0 ;
wire \string4|Mult1|auto_generated|mac_out2~1 ;
wire \string4|Mult1|auto_generated|mac_out2~2 ;
wire \string4|Mult1|auto_generated|mac_out2~3 ;
wire \string4|Mult1|auto_generated|mac_out2~4 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \string3|Mult1|auto_generated|mac_out4~0 ;
wire \string3|Mult1|auto_generated|mac_out4~1 ;
wire \string3|Mult1|auto_generated|mac_out4~2 ;
wire \string3|Mult1|auto_generated|mac_out4~3 ;
wire \string3|Mult1|auto_generated|mac_out4~4 ;
wire \string3|Mult1|auto_generated|mac_out4~5 ;
wire \string3|Mult1|auto_generated|mac_out4~6 ;
wire \string3|Mult1|auto_generated|mac_out4~7 ;
wire \string3|Mult1|auto_generated|mac_out4~8 ;
wire \string3|Mult1|auto_generated|mac_out4~9 ;
wire \string3|Mult1|auto_generated|mac_out4~10 ;
wire \string3|Mult1|auto_generated|mac_out4~11 ;
wire \string3|Mult1|auto_generated|mac_out4~12 ;
wire \string3|Mult1|auto_generated|mac_out4~13 ;
wire \string3|Mult1|auto_generated|mac_out4~14 ;
wire \string3|Mult1|auto_generated|mac_out4~15 ;
wire \string3|Mult1|auto_generated|mac_out4~16 ;
wire \string3|Mult1|auto_generated|mac_out2~0 ;
wire \string3|Mult1|auto_generated|mac_out2~1 ;
wire \string3|Mult1|auto_generated|mac_out2~2 ;
wire \string3|Mult1|auto_generated|mac_out2~3 ;
wire \string3|Mult1|auto_generated|mac_out2~4 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \AUDIO_BCLK~input_o ;
wire \AUDIO_GPIO_MFP5~input_o ;
wire \AUDIO_RESET_n~input_o ;
wire \AUDIO_SDA_MOSI~input_o ;
wire \AUDIO_WCLK~input_o ;
wire \DAC_DATA~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \dac1|ST~16_combout ;
wire \dac1|ST.010~q ;
wire \dac1|ST~18_combout ;
wire \dac1|ST.011~q ;
wire \MAX10_CLK2_50~input_o ;
wire \MAX10_CLK2_50~inputclkctrl_outclk ;
wire \DELAY_CNT[0]~61_combout ;
wire \FPGA_RESET_n~input_o ;
wire \DELAY_CNT[1]~31_combout ;
wire \DELAY_CNT[1]~32 ;
wire \DELAY_CNT[2]~33_combout ;
wire \DELAY_CNT[2]~34 ;
wire \DELAY_CNT[3]~35_combout ;
wire \DELAY_CNT[3]~36 ;
wire \DELAY_CNT[4]~37_combout ;
wire \DELAY_CNT[4]~38 ;
wire \DELAY_CNT[5]~39_combout ;
wire \DELAY_CNT[5]~40 ;
wire \DELAY_CNT[6]~41_combout ;
wire \DELAY_CNT[6]~42 ;
wire \DELAY_CNT[7]~43_combout ;
wire \DELAY_CNT[7]~44 ;
wire \DELAY_CNT[8]~45_combout ;
wire \DELAY_CNT[8]~46 ;
wire \DELAY_CNT[9]~47_combout ;
wire \DELAY_CNT[9]~48 ;
wire \DELAY_CNT[10]~49_combout ;
wire \DELAY_CNT[10]~50 ;
wire \DELAY_CNT[11]~51_combout ;
wire \DELAY_CNT[11]~52 ;
wire \DELAY_CNT[12]~53_combout ;
wire \DELAY_CNT[12]~54 ;
wire \DELAY_CNT[13]~55_combout ;
wire \DELAY_CNT[13]~56 ;
wire \DELAY_CNT[14]~57_combout ;
wire \DELAY_CNT[14]~58 ;
wire \DELAY_CNT[15]~59_combout ;
wire \DELAY_CNT[15]~60 ;
wire \DELAY_CNT[16]~62_combout ;
wire \DELAY_CNT[16]~63 ;
wire \DELAY_CNT[17]~64_combout ;
wire \DELAY_CNT[17]~65 ;
wire \DELAY_CNT[18]~66_combout ;
wire \DELAY_CNT[18]~67 ;
wire \DELAY_CNT[19]~68_combout ;
wire \DELAY_CNT[19]~69 ;
wire \DELAY_CNT[20]~70_combout ;
wire \DELAY_CNT[20]~71 ;
wire \DELAY_CNT[21]~72_combout ;
wire \DELAY_CNT[21]~73 ;
wire \DELAY_CNT[22]~74_combout ;
wire \DELAY_CNT[22]~75 ;
wire \DELAY_CNT[23]~76_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \DELAY_CNT[23]~77 ;
wire \DELAY_CNT[24]~78_combout ;
wire \DELAY_CNT[24]~79 ;
wire \DELAY_CNT[25]~80_combout ;
wire \DELAY_CNT[25]~81 ;
wire \DELAY_CNT[26]~82_combout ;
wire \DELAY_CNT[26]~83 ;
wire \DELAY_CNT[27]~84_combout ;
wire \LessThan0~7_combout ;
wire \DELAY_CNT[27]~85 ;
wire \DELAY_CNT[28]~86_combout ;
wire \DELAY_CNT[28]~87 ;
wire \DELAY_CNT[29]~88_combout ;
wire \DELAY_CNT[29]~89 ;
wire \DELAY_CNT[30]~90_combout ;
wire \DELAY_CNT[30]~91 ;
wire \DELAY_CNT[31]~92_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \RESET_DELAY_n~0_combout ;
wire \RESET_DELAY_n~feeder_combout ;
wire \RESET_DELAY_n~q ;
wire \dac1|Add0~0_combout ;
wire \dac1|Add0~12_combout ;
wire \dac1|Add0~1 ;
wire \dac1|Add0~2_combout ;
wire \dac1|Add0~13_combout ;
wire \dac1|Add0~3 ;
wire \dac1|Add0~4_combout ;
wire \dac1|Add0~14_combout ;
wire \dac1|Add0~5 ;
wire \dac1|Add0~6_combout ;
wire \dac1|Add0~11_combout ;
wire \dac1|Equal0~0_combout ;
wire \dac1|Add0~7 ;
wire \dac1|Add0~8_combout ;
wire \dac1|Add0~10_combout ;
wire \dac1|ST~19_combout ;
wire \dac1|ST.100~q ;
wire \dac1|ST~20_combout ;
wire \dac1|ST.000~q ;
wire \dac1|ST~13_combout ;
wire \dac1|ST~14_combout ;
wire \dac1|ST~15_combout ;
wire \dac1|Equal0~1_combout ;
wire \dac1|ST~17_combout ;
wire \dac1|ST.001~q ;
wire \dac1|Selector1~0_combout ;
wire \dac1|Selector2~0_combout ;
wire \dac1|Selector3~0_combout ;
wire \dac1|Selector4~0_combout ;
wire \dac1|Selector5~0_combout ;
wire \dac1|Selector6~0_combout ;
wire \dac1|Selector7~0_combout ;
wire \dac1|Selector8~0_combout ;
wire \clockyclock|altpll_component|auto_generated|wire_pll1_fbout ;
wire \buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
wire \div|time_base_counter0~0_combout ;
wire \div|time_base_counter0~q ;
wire \div|time_base_counter0~_wirecell_combout ;
wire \effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
wire \effect|count[0]~15_combout ;
wire \KEY[0]~input_o ;
wire \effect|trig_sync_0~0_combout ;
wire \effect|trig_sync_0~q ;
wire \effect|trig_sync_1~feeder_combout ;
wire \effect|trig_sync_1~q ;
wire \effect|trig_cnt~1_combout ;
wire \effect|trig_cnt~0_combout ;
wire \effect|trig_now~0_combout ;
wire \effect|trig_now~q ;
wire \effect|trig_pulse~0_combout ;
wire \effect|count[13]~42 ;
wire \effect|count[14]~45_combout ;
wire \effect|LessThan1~0_combout ;
wire \effect|LessThan1~1_combout ;
wire \effect|LessThan1~2_combout ;
wire \effect|LessThan1~3_combout ;
wire \effect|LessThan1~4_combout ;
wire \effect|KP_state~12_combout ;
wire \effect|KP_state~13_combout ;
wire \effect|KP_state.01~q ;
wire \effect|KP_state~8_combout ;
wire \effect|KP_state~9_combout ;
wire \effect|KP_state.00~q ;
wire \effect|KP_state~10_combout ;
wire \effect|KP_state~11_combout ;
wire \effect|KP_state.10~q ;
wire \effect|count[12]~43_combout ;
wire \effect|count[12]~44_combout ;
wire \effect|count[0]~16 ;
wire \effect|count[1]~17_combout ;
wire \effect|count[1]~18 ;
wire \effect|count[2]~19_combout ;
wire \effect|count[2]~20 ;
wire \effect|count[3]~21_combout ;
wire \effect|count[3]~22 ;
wire \effect|count[4]~23_combout ;
wire \effect|count[4]~24 ;
wire \effect|count[5]~25_combout ;
wire \effect|count[5]~26 ;
wire \effect|count[6]~27_combout ;
wire \effect|count[6]~28 ;
wire \effect|count[7]~29_combout ;
wire \effect|count[7]~30 ;
wire \effect|count[8]~31_combout ;
wire \effect|count[8]~32 ;
wire \effect|count[9]~33_combout ;
wire \effect|count[9]~34 ;
wire \effect|count[10]~35_combout ;
wire \effect|count[10]~36 ;
wire \effect|count[11]~37_combout ;
wire \effect|count[11]~38 ;
wire \effect|count[12]~39_combout ;
wire \effect|count[12]~40 ;
wire \effect|count[13]~41_combout ;
wire \effect|wr_ptr[13]~feeder_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \effect|rden~0_combout ;
wire \effect|rden~q ;
wire \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \effect|wr_ptr[14]~feeder_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ;
wire \RESET_DELAY_n~clkctrl_outclk ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ;
wire \effect|filt0|del~0_combout ;
wire \effect|filt0|del[1][23]~q ;
wire \effect|filt0|del~1_combout ;
wire \effect|filt0|del[1][22]~q ;
wire \effect|filt0|del~2_combout ;
wire \effect|filt0|del[1][21]~q ;
wire \effect|filt0|del~3_combout ;
wire \effect|filt0|del[1][20]~q ;
wire \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \div|time_base_counter1~0_combout ;
wire \div|time_base_counter1~q ;
wire \string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
wire \div|time_base_counter2~0_combout ;
wire \div|time_base_counter2~q ;
wire \div|time_base_counter2~_wirecell_combout ;
wire \string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
wire \KEY[3]~input_o ;
wire \string4|trig_sync_0~0_combout ;
wire \string4|trig_sync_0~q ;
wire \string4|trig_sync_1~feeder_combout ;
wire \string4|trig_sync_1~q ;
wire \string4|trig_cnt~1_combout ;
wire \string4|trig_cnt~0_combout ;
wire \string4|trig_now~0_combout ;
wire \string4|trig_now~q ;
wire \string4|trig_pulse~0_combout ;
wire \string4|count[0]~11_combout ;
wire \string4|count[6]~27 ;
wire \string4|count[7]~28_combout ;
wire \string4|count[7]~29 ;
wire \string4|count[8]~30_combout ;
wire \string4|count[8]~31 ;
wire \string4|count[9]~32_combout ;
wire \string4|count[9]~33 ;
wire \string4|count[10]~34_combout ;
wire \string4|count[2]~14_combout ;
wire \string4|KP_state~12_combout ;
wire \string4|KP_state.01~q ;
wire \string4|count[2]~13_combout ;
wire \string4|count[2]~15_combout ;
wire \string4|count[0]~12 ;
wire \string4|count[1]~16_combout ;
wire \string4|count[1]~17 ;
wire \string4|count[2]~18_combout ;
wire \string4|count[2]~19 ;
wire \string4|count[3]~20_combout ;
wire \string4|count[3]~21 ;
wire \string4|count[4]~22_combout ;
wire \string4|count[4]~23 ;
wire \string4|count[5]~24_combout ;
wire \string4|count[5]~25 ;
wire \string4|count[6]~26_combout ;
wire \string4|LessThan1~0_combout ;
wire \string4|KP_state~10_combout ;
wire \string4|KP_state~11_combout ;
wire \string4|KP_state.10~q ;
wire \string4|KP_state~8_combout ;
wire \string4|KP_state~9_combout ;
wire \string4|KP_state.00~q ;
wire \string4|rden~0_combout ;
wire \string4|rden~q ;
wire \noise|out~11_combout ;
wire \noise|out~12_combout ;
wire \noise|out~13_combout ;
wire \noise|out~14_combout ;
wire \noise|out~15_combout ;
wire \noise|out~16_combout ;
wire \noise|out~17_combout ;
wire \noise|out~18_combout ;
wire \noise|out~19_combout ;
wire \noise|Equal0~5_combout ;
wire \noise|out~23_combout ;
wire \noise|out~20_combout ;
wire \noise|linear_feedback~0_combout ;
wire \noise|out~0_combout ;
wire \noise|out~1_combout ;
wire \noise|out~2_combout ;
wire \noise|out~3_combout ;
wire \noise|out~4_combout ;
wire \noise|out~5_combout ;
wire \noise|out~6_combout ;
wire \noise|out~7_combout ;
wire \noise|Equal0~1_combout ;
wire \noise|out~8_combout ;
wire \noise|out~9_combout ;
wire \noise|Equal0~2_combout ;
wire \noise|Equal0~3_combout ;
wire \noise|Equal0~0_combout ;
wire \noise|Equal0~4_combout ;
wire \noise|out24ref_3[15]~0_combout ;
wire \noise|out~21_combout ;
wire \noise|out~22_combout ;
wire \noise|Equal0~6_combout ;
wire \noise|Equal0~7_combout ;
wire \noise|out~10_combout ;
wire \noise|out24ref_7[10]~feeder_combout ;
wire \noise|out24ref_6[10]~feeder_combout ;
wire \noise|out24ref_5[10]~feeder_combout ;
wire \noise|out24ref_4[10]~feeder_combout ;
wire \noise|out24ref_7[8]~feeder_combout ;
wire \noise|out24ref_6[8]~feeder_combout ;
wire \noise|out24ref_4[8]~feeder_combout ;
wire \noise|out24ref_7[9]~feeder_combout ;
wire \noise|out24ref_5[9]~feeder_combout ;
wire \noise|out24ref_4[9]~feeder_combout ;
wire \noise|out24ref_7[11]~feeder_combout ;
wire \noise|out24ref_6[11]~feeder_combout ;
wire \noise|out24ref_5[11]~feeder_combout ;
wire \noise|out24ref_4[11]~feeder_combout ;
wire \string4|Mult0|mult_core|romout[0][6]~10_combout ;
wire \noise|out24ref_7[13]~feeder_combout ;
wire \noise|out24ref_6[13]~feeder_combout ;
wire \noise|out24ref_7[12]~feeder_combout ;
wire \noise|out24ref_6[12]~feeder_combout ;
wire \noise|out24ref_7[14]~feeder_combout ;
wire \noise|out24ref_6[14]~feeder_combout ;
wire \string4|Mult0|mult_core|romout[1][2]~9_combout ;
wire \string4|Mult0|mult_core|romout[1][9]~11_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \string4|d~5_combout ;
wire \string4|wr_ptr[0]~feeder_combout ;
wire \string4|wr_ptr[1]~feeder_combout ;
wire \string4|wr_ptr[2]~feeder_combout ;
wire \string4|wr_ptr[3]~feeder_combout ;
wire \string4|wr_ptr[4]~feeder_combout ;
wire \string4|wr_ptr[5]~feeder_combout ;
wire \string4|wr_ptr[6]~feeder_combout ;
wire \string4|wr_ptr[7]~feeder_combout ;
wire \string4|wr_ptr[8]~feeder_combout ;
wire \string4|wr_ptr[9]~feeder_combout ;
wire \string4|Mult0|mult_core|romout[0][3]~26_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \noise|out24ref_7[15]~feeder_combout ;
wire \string4|Mult0|mult_core|romout[1][3]~combout ;
wire \string4|Mult0|mult_core|romout[0][7]~8_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \noise|out24ref_7[16]~feeder_combout ;
wire \noise|out24ref_7[19]~feeder_combout ;
wire \noise|out24ref_5[19]~feeder_combout ;
wire \noise|out24ref_4[19]~feeder_combout ;
wire \noise|out24ref_7[17]~feeder_combout ;
wire \noise|out24ref_7[18]~feeder_combout ;
wire \string4|Mult0|mult_core|romout[2][7]~20_combout ;
wire \noise|out24ref_7[21]~feeder_combout ;
wire \noise|out24ref_7[20]~feeder_combout ;
wire \noise|out24ref_6[20]~feeder_combout ;
wire \noise|out24ref_5[20]~feeder_combout ;
wire \noise|out24ref_7[22]~feeder_combout ;
wire \noise|out24ref_6[22]~feeder_combout ;
wire \noise|out24ref_5[22]~feeder_combout ;
wire \noise|out24ref_7[23]~feeder_combout ;
wire \noise|out24ref_5[23]~feeder_combout ;
wire \string4|Mult0|mult_core|romout[3][3]~19_combout ;
wire \string4|Mult0|mult_core|romout[2][6]~22_combout ;
wire \string4|Mult0|mult_core|romout[3][2]~21_combout ;
wire \string4|Mult0|mult_core|romout[3][1]~23_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \string4|Mult0|mult_core|romout[1][10]~0_combout ;
wire \string4|Mult0|mult_core|romout[1][9]~1_combout ;
wire \string4|Mult0|mult_core|romout[1][8]~2_combout ;
wire \string4|Mult0|mult_core|romout[1][7]~3_combout ;
wire \string4|Mult0|mult_core|romout[1][6]~4_combout ;
wire \string4|Mult0|mult_core|romout[0][10]~5_combout ;
wire \string4|Mult0|mult_core|romout[0][9]~6_combout ;
wire \string4|Mult0|mult_core|romout[0][8]~7_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \string4|Mult0|mult_core|romout[2][3]~combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \string4|Mult0|mult_core|romout[2][2]~24_combout ;
wire \string4|Mult0|mult_core|romout[2][9]~25_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \string4|Mult0|mult_core|romout[2][9]~17_combout ;
wire \string4|Mult0|mult_core|romout[3][6]~15_combout ;
wire \string4|Mult0|mult_core|romout[2][8]~18_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \string4|Mult0|mult_core|romout[3][7]~14_combout ;
wire \string4|Mult0|mult_core|romout[2][10]~16_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \string4|filt0|Add1~45 ;
wire \string4|filt0|Add1~46_combout ;
wire \string4|filt0|del~44_combout ;
wire \string4|filt0|del[2][23]~q ;
wire \string4|filt0|del~45_combout ;
wire \string4|filt0|del[3][23]~q ;
wire \string4|filt0|del~47_combout ;
wire \string4|filt0|del[3][22]~q ;
wire \string4|filt0|del~51_combout ;
wire \string4|filt0|del[3][20]~q ;
wire \string4|filt0|del~52_combout ;
wire \string4|filt0|del[2][19]~q ;
wire \string4|filt0|del~53_combout ;
wire \string4|filt0|del[3][19]~q ;
wire \string4|Mult0|mult_core|romout[3][8]~13_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \SW[4]~input_o ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \string4|Mult1|auto_generated|mac_mult3~0 ;
wire \string4|Mult1|auto_generated|mac_mult3~1 ;
wire \string4|Mult1|auto_generated|mac_mult3~2 ;
wire \string4|Mult1|auto_generated|mac_mult3~3 ;
wire \string4|Mult1|auto_generated|mac_mult3~4 ;
wire \string4|Mult1|auto_generated|mac_mult3~5 ;
wire \string4|Mult1|auto_generated|mac_mult3~6 ;
wire \string4|Mult1|auto_generated|mac_mult3~7 ;
wire \string4|Mult1|auto_generated|mac_mult3~8 ;
wire \string4|Mult1|auto_generated|mac_mult3~9 ;
wire \string4|Mult1|auto_generated|mac_mult3~10 ;
wire \string4|Mult1|auto_generated|mac_mult3~11 ;
wire \string4|Mult1|auto_generated|mac_mult3~12 ;
wire \string4|Mult1|auto_generated|mac_mult3~13 ;
wire \string4|Mult1|auto_generated|mac_mult3~14 ;
wire \string4|Mult1|auto_generated|mac_mult3~15 ;
wire \string4|Mult1|auto_generated|mac_mult3~16 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \string4|Mult1|auto_generated|op_2~1 ;
wire \string4|Mult1|auto_generated|op_2~3 ;
wire \string4|Mult1|auto_generated|op_2~4_combout ;
wire \string4|Mult1|auto_generated|op_2~0_combout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \string4|Mult0|mult_core|romout[3][9]~12_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \string4|Mult1|auto_generated|op_2~5 ;
wire \string4|Mult1|auto_generated|op_2~6_combout ;
wire \string4|Mult1|auto_generated|op_1~29 ;
wire \string4|Mult1|auto_generated|op_1~30_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \string4|Mult1|auto_generated|op_2~7 ;
wire \string4|Mult1|auto_generated|op_2~8_combout ;
wire \string4|Mult1|auto_generated|op_1~31 ;
wire \string4|Mult1|auto_generated|op_1~32_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ;
wire \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \string4|Mult1|auto_generated|op_2~9 ;
wire \string4|Mult1|auto_generated|op_2~10_combout ;
wire \string4|Mult1|auto_generated|op_1~33 ;
wire \string4|Mult1|auto_generated|op_1~34_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \string4|filt0|del~16_combout ;
wire \string4|filt0|del[0][15]~q ;
wire \string4|filt0|del~17_combout ;
wire \string4|filt0|del[1][15]~q ;
wire \string4|filt0|del~29_combout ;
wire \string4|filt0|del[1][9]~q ;
wire \string4|filt0|del~35_combout ;
wire \string4|filt0|del[1][6]~q ;
wire \string4|filt0|Add1~1 ;
wire \string4|filt0|Add1~3 ;
wire \string4|filt0|Add1~5 ;
wire \string4|filt0|Add1~7 ;
wire \string4|filt0|Add1~9 ;
wire \string4|filt0|Add1~11 ;
wire \string4|filt0|Add1~13 ;
wire \string4|filt0|Add1~15 ;
wire \string4|filt0|Add1~17 ;
wire \string4|filt0|Add1~19 ;
wire \string4|filt0|Add1~21 ;
wire \string4|filt0|Add1~23 ;
wire \string4|filt0|Add1~25 ;
wire \string4|filt0|Add1~26_combout ;
wire \string4|filt0|del~60_combout ;
wire \string4|filt0|del[2][15]~q ;
wire \string4|filt0|del~61_combout ;
wire \string4|filt0|del[3][15]~q ;
wire \string4|filt0|del~65_combout ;
wire \string4|filt0|del[3][13]~q ;
wire \string4|filt0|del~66_combout ;
wire \string4|filt0|del[2][12]~q ;
wire \string4|filt0|del~67_combout ;
wire \string4|filt0|del[3][12]~q ;
wire \string4|filt0|del~68_combout ;
wire \string4|filt0|del[2][11]~q ;
wire \string4|filt0|del~69_combout ;
wire \string4|filt0|del[3][11]~q ;
wire \string4|filt0|del~70_combout ;
wire \string4|filt0|del[2][10]~q ;
wire \string4|filt0|del~71_combout ;
wire \string4|filt0|del[3][10]~q ;
wire \string4|filt0|del~72_combout ;
wire \string4|filt0|del[2][9]~q ;
wire \string4|filt0|del~73_combout ;
wire \string4|filt0|del[3][9]~q ;
wire \string4|filt0|del~76_combout ;
wire \string4|filt0|del[2][7]~q ;
wire \string4|filt0|del~77_combout ;
wire \string4|filt0|del[3][7]~q ;
wire \string4|filt0|del~78_combout ;
wire \string4|filt0|del[2][6]~q ;
wire \string4|filt0|del~79_combout ;
wire \string4|filt0|del[3][6]~q ;
wire \string4|filt0|del~81_combout ;
wire \string4|filt0|del[3][5]~q ;
wire \string4|filt0|del~83_combout ;
wire \string4|filt0|del[3][4]~q ;
wire \string4|filt0|del~85_combout ;
wire \string4|filt0|del[3][3]~q ;
wire \string4|filt0|del~87_combout ;
wire \string4|filt0|del[3][2]~q ;
wire \string4|filt0|Add2~1 ;
wire \string4|filt0|Add2~3 ;
wire \string4|filt0|Add2~5 ;
wire \string4|filt0|Add2~7 ;
wire \string4|filt0|Add2~9 ;
wire \string4|filt0|Add2~11 ;
wire \string4|filt0|Add2~13 ;
wire \string4|filt0|Add2~15 ;
wire \string4|filt0|Add2~17 ;
wire \string4|filt0|Add2~19 ;
wire \string4|filt0|Add2~21 ;
wire \string4|filt0|Add2~23 ;
wire \string4|filt0|Add2~25 ;
wire \string4|filt0|Add2~26_combout ;
wire \string4|filt0|Add1~24_combout ;
wire \string4|filt0|Add1~22_combout ;
wire \string4|filt0|Add2~20_combout ;
wire \string4|filt0|Add2~18_combout ;
wire \string4|filt0|Add2~16_combout ;
wire \string4|filt0|Add2~14_combout ;
wire \string4|filt0|Add1~12_combout ;
wire \string4|filt0|Add2~10_combout ;
wire \string4|filt0|Add2~8_combout ;
wire \string4|filt0|Add1~6_combout ;
wire \string4|filt0|Add1~4_combout ;
wire \string4|filt0|Add1~2_combout ;
wire \string4|filt0|Add1~0_combout ;
wire \string4|filt0|regq[0]~25 ;
wire \string4|filt0|regq[1]~27 ;
wire \string4|filt0|regq[2]~29 ;
wire \string4|filt0|regq[3]~31 ;
wire \string4|filt0|regq[4]~33 ;
wire \string4|filt0|regq[5]~35 ;
wire \string4|filt0|regq[6]~37 ;
wire \string4|filt0|regq[7]~39 ;
wire \string4|filt0|regq[8]~41 ;
wire \string4|filt0|regq[9]~43 ;
wire \string4|filt0|regq[10]~45 ;
wire \string4|filt0|regq[11]~47 ;
wire \string4|filt0|regq[12]~49 ;
wire \string4|filt0|regq[13]~50_combout ;
wire \string4|filt0|del~14_combout ;
wire \string4|filt0|del[0][16]~q ;
wire \string4|filt0|del~15_combout ;
wire \string4|filt0|del[1][16]~q ;
wire \string4|filt0|Add1~27 ;
wire \string4|filt0|Add1~28_combout ;
wire \string4|filt0|del~58_combout ;
wire \string4|filt0|del[2][16]~q ;
wire \string4|filt0|del~59_combout ;
wire \string4|filt0|del[3][16]~q ;
wire \string4|filt0|Add2~27 ;
wire \string4|filt0|Add2~28_combout ;
wire \string4|filt0|regq[13]~51 ;
wire \string4|filt0|regq[14]~52_combout ;
wire \string4|filt0|del~12_combout ;
wire \string4|filt0|del[0][17]~q ;
wire \string4|filt0|del~13_combout ;
wire \string4|filt0|del[1][17]~q ;
wire \string4|filt0|del~56_combout ;
wire \string4|filt0|del[2][17]~q ;
wire \string4|filt0|del~57_combout ;
wire \string4|filt0|del[3][17]~q ;
wire \string4|filt0|Add2~29 ;
wire \string4|filt0|Add2~30_combout ;
wire \string4|filt0|Add1~29 ;
wire \string4|filt0|Add1~30_combout ;
wire \string4|filt0|regq[14]~53 ;
wire \string4|filt0|regq[15]~54_combout ;
wire \string4|filt0|del~55_combout ;
wire \string4|filt0|del[3][18]~q ;
wire \string4|filt0|Add2~31 ;
wire \string4|filt0|Add2~32_combout ;
wire \string4|filt0|Add1~31 ;
wire \string4|filt0|Add1~32_combout ;
wire \string4|filt0|regq[15]~55 ;
wire \string4|filt0|regq[16]~56_combout ;
wire \string4|filt0|Add2~34_combout ;
wire \string4|filt0|Add1~33 ;
wire \string4|filt0|Add1~34_combout ;
wire \string4|filt0|regq[16]~57 ;
wire \string4|filt0|regq[17]~58_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \string4|Mult1|auto_generated|mac_mult1~0 ;
wire \string4|Mult1|auto_generated|mac_mult1~1 ;
wire \string4|Mult1|auto_generated|mac_mult1~2 ;
wire \string4|Mult1|auto_generated|mac_mult1~3 ;
wire \string4|Mult1|auto_generated|mac_mult1~4 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \string4|Mult1|auto_generated|mac_out4~dataout ;
wire \string4|Mult1|auto_generated|op_1~1 ;
wire \string4|Mult1|auto_generated|op_1~3 ;
wire \string4|Mult1|auto_generated|op_1~5 ;
wire \string4|Mult1|auto_generated|op_1~7 ;
wire \string4|Mult1|auto_generated|op_1~9 ;
wire \string4|Mult1|auto_generated|op_1~11 ;
wire \string4|Mult1|auto_generated|op_1~13 ;
wire \string4|Mult1|auto_generated|op_1~15 ;
wire \string4|Mult1|auto_generated|op_1~16_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ;
wire \string4|filt0|del~18_combout ;
wire \string4|filt0|del[0][14]~q ;
wire \string4|filt0|del~19_combout ;
wire \string4|filt0|del[1][14]~q ;
wire \string4|filt0|del~62_combout ;
wire \string4|filt0|del[2][14]~q ;
wire \string4|filt0|del~63_combout ;
wire \string4|filt0|del[3][14]~q ;
wire \string4|filt0|Add2~24_combout ;
wire \string4|filt0|regq[12]~48_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \string4|Mult1|auto_generated|op_1~14_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \string4|filt0|del~20_combout ;
wire \string4|filt0|del[0][13]~q ;
wire \string4|filt0|del~21_combout ;
wire \string4|filt0|del[1][13]~q ;
wire \string4|filt0|del~64_combout ;
wire \string4|filt0|del[2][13]~q ;
wire \string4|filt0|Add2~22_combout ;
wire \string4|filt0|regq[11]~46_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \string4|Mult1|auto_generated|op_1~12_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ;
wire \string4|filt0|del~24_combout ;
wire \string4|filt0|del[0][11]~q ;
wire \string4|filt0|del~25_combout ;
wire \string4|filt0|del[1][11]~q ;
wire \string4|filt0|Add1~18_combout ;
wire \string4|filt0|regq[9]~42_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \string4|Mult1|auto_generated|op_1~10_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \string4|filt0|del~26_combout ;
wire \string4|filt0|del[0][10]~q ;
wire \string4|filt0|del~27_combout ;
wire \string4|filt0|del[1][10]~q ;
wire \string4|filt0|Add1~16_combout ;
wire \string4|filt0|regq[8]~40_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \string4|Mult1|auto_generated|op_1~17 ;
wire \string4|Mult1|auto_generated|op_1~19 ;
wire \string4|Mult1|auto_generated|op_1~21 ;
wire \string4|Mult1|auto_generated|op_1~23 ;
wire \string4|Mult1|auto_generated|op_1~25 ;
wire \string4|Mult1|auto_generated|op_1~27 ;
wire \string4|Mult1|auto_generated|op_1~28_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ;
wire \string4|filt0|del~10_combout ;
wire \string4|filt0|del[0][18]~q ;
wire \string4|filt0|del~11_combout ;
wire \string4|filt0|del[1][18]~q ;
wire \string4|filt0|del~54_combout ;
wire \string4|filt0|del[2][18]~q ;
wire \string4|filt0|Add2~33 ;
wire \string4|filt0|Add2~35 ;
wire \string4|filt0|Add2~37 ;
wire \string4|filt0|Add2~39 ;
wire \string4|filt0|Add2~41 ;
wire \string4|filt0|Add2~43 ;
wire \string4|filt0|Add2~44_combout ;
wire \string4|filt0|Add2~42_combout ;
wire \string4|filt0|Add1~40_combout ;
wire \string4|filt0|Add1~38_combout ;
wire \string4|filt0|Add1~36_combout ;
wire \string4|filt0|regq[17]~59 ;
wire \string4|filt0|regq[18]~61 ;
wire \string4|filt0|regq[19]~63 ;
wire \string4|filt0|regq[20]~65 ;
wire \string4|filt0|regq[21]~67 ;
wire \string4|filt0|regq[22]~69 ;
wire \string4|filt0|regq[23]~70_combout ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \string4|Mult1|auto_generated|op_2~2_combout ;
wire \string4|Mult1|auto_generated|op_1~26_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \string4|filt0|del~8_combout ;
wire \string4|filt0|del[0][19]~q ;
wire \string4|filt0|del~9_combout ;
wire \string4|filt0|del[1][19]~q ;
wire \string4|filt0|Add1~35 ;
wire \string4|filt0|Add1~37 ;
wire \string4|filt0|Add1~39 ;
wire \string4|filt0|Add1~41 ;
wire \string4|filt0|Add1~43 ;
wire \string4|filt0|Add1~44_combout ;
wire \string4|filt0|regq[22]~68_combout ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \string4|Mult1|auto_generated|op_1~8_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ;
wire \string4|filt0|del~28_combout ;
wire \string4|filt0|del[0][9]~q ;
wire \string4|filt0|Add1~14_combout ;
wire \string4|filt0|regq[7]~38_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \string4|Mult1|auto_generated|op_1~24_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ;
wire \string4|filt0|del~0_combout ;
wire \string4|filt0|del[0][23]~q ;
wire \string4|filt0|del~1_combout ;
wire \string4|filt0|del[1][23]~q ;
wire \string4|filt0|Add1~42_combout ;
wire \string4|filt0|regq[21]~66_combout ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \string4|Mult1|auto_generated|op_1~6_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \string4|filt0|del~30_combout ;
wire \string4|filt0|del[0][8]~q ;
wire \string4|filt0|del~31_combout ;
wire \string4|filt0|del[1][8]~q ;
wire \string4|filt0|del~74_combout ;
wire \string4|filt0|del[2][8]~q ;
wire \string4|filt0|del~75_combout ;
wire \string4|filt0|del[3][8]~q ;
wire \string4|filt0|Add2~12_combout ;
wire \string4|filt0|regq[6]~36_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \string4|Mult1|auto_generated|op_1~22_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \string4|filt0|del~2_combout ;
wire \string4|filt0|del[0][22]~q ;
wire \string4|filt0|del~3_combout ;
wire \string4|filt0|del[1][22]~q ;
wire \string4|filt0|del~46_combout ;
wire \string4|filt0|del[2][22]~q ;
wire \string4|filt0|Add2~40_combout ;
wire \string4|filt0|regq[20]~64_combout ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \string4|Mult1|auto_generated|op_1~4_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ;
wire \string4|filt0|del~32_combout ;
wire \string4|filt0|del[0][7]~q ;
wire \string4|filt0|del~33_combout ;
wire \string4|filt0|del[1][7]~q ;
wire \string4|filt0|Add1~10_combout ;
wire \string4|filt0|regq[5]~34_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \string4|Mult1|auto_generated|op_1~20_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ;
wire \string4|filt0|del~4_combout ;
wire \string4|filt0|del[0][21]~q ;
wire \string4|filt0|del~5_combout ;
wire \string4|filt0|del[1][21]~q ;
wire \string4|filt0|del~48_combout ;
wire \string4|filt0|del[2][21]~q ;
wire \string4|filt0|del~49_combout ;
wire \string4|filt0|del[3][21]~q ;
wire \string4|filt0|Add2~38_combout ;
wire \string4|filt0|regq[19]~62_combout ;
wire \string4|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \string4|Mult1|auto_generated|op_1~18_combout ;
wire \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \string4|filt0|del~6_combout ;
wire \string4|filt0|del[0][20]~q ;
wire \string4|filt0|del~7_combout ;
wire \string4|filt0|del[1][20]~q ;
wire \string4|filt0|del~50_combout ;
wire \string4|filt0|del[2][20]~q ;
wire \string4|filt0|Add2~36_combout ;
wire \string4|filt0|regq[18]~60_combout ;
wire \string4|Mult1|auto_generated|mac_mult3~dataout ;
wire \string4|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \string4|Mult1|auto_generated|op_1~2_combout ;
wire \string4|d~0_combout ;
wire \string4|filt0|del~34_combout ;
wire \string4|filt0|del[0][6]~q ;
wire \string4|filt0|Add1~8_combout ;
wire \string4|filt0|regq[4]~32_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \string4|d~2_combout ;
wire \string4|filt0|del~36_combout ;
wire \string4|filt0|del[0][5]~q ;
wire \string4|filt0|del~37_combout ;
wire \string4|filt0|del[1][5]~q ;
wire \string4|filt0|del~80_combout ;
wire \string4|filt0|del[2][5]~q ;
wire \string4|filt0|Add2~6_combout ;
wire \string4|filt0|regq[3]~30_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \string4|d~3_combout ;
wire \string4|filt0|del~38_combout ;
wire \string4|filt0|del[0][4]~q ;
wire \string4|filt0|del~39_combout ;
wire \string4|filt0|del[1][4]~q ;
wire \string4|filt0|del~82_combout ;
wire \string4|filt0|del[2][4]~q ;
wire \string4|filt0|Add2~4_combout ;
wire \string4|filt0|regq[2]~28_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \string4|d~4_combout ;
wire \string4|filt0|del~40_combout ;
wire \string4|filt0|del[0][3]~q ;
wire \string4|filt0|del~41_combout ;
wire \string4|filt0|del[1][3]~q ;
wire \string4|filt0|del~84_combout ;
wire \string4|filt0|del[2][3]~q ;
wire \string4|filt0|Add2~2_combout ;
wire \string4|filt0|regq[1]~26_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \string4|d~6_combout ;
wire \string4|filt0|del~42_combout ;
wire \string4|filt0|del[0][2]~q ;
wire \string4|filt0|del~43_combout ;
wire \string4|filt0|del[1][2]~q ;
wire \string4|filt0|del~86_combout ;
wire \string4|filt0|del[2][2]~q ;
wire \string4|filt0|Add2~0_combout ;
wire \string4|filt0|regq[0]~24_combout ;
wire \string4|Mult1|auto_generated|mac_mult1~dataout ;
wire \string4|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \string4|Mult1|auto_generated|op_1~0_combout ;
wire \string4|d~1_combout ;
wire \string4|filt0|del~22_combout ;
wire \string4|filt0|del[0][12]~q ;
wire \string4|filt0|del~23_combout ;
wire \string4|filt0|del[1][12]~q ;
wire \string4|filt0|Add1~20_combout ;
wire \string4|filt0|regq[10]~44_combout ;
wire \string4|filt0|regq[10]~_Duplicate_1_q ;
wire \KEY[4]~input_o ;
wire \string3|trig_sync_0~0_combout ;
wire \string3|trig_sync_0~q ;
wire \string3|trig_sync_1~feeder_combout ;
wire \string3|trig_sync_1~q ;
wire \string3|trig_cnt~0_combout ;
wire \string3|trig_now~0_combout ;
wire \string3|trig_now~q ;
wire \string3|trig_cnt~1_combout ;
wire \string3|trig_pulse~0_combout ;
wire \string3|count[0]~11_combout ;
wire \string3|LessThan1~0_combout ;
wire \string3|KP_state~10_combout ;
wire \string3|KP_state~11_combout ;
wire \string3|KP_state.10~q ;
wire \string3|count[6]~14_combout ;
wire \string3|count[6]~15_combout ;
wire \string3|count[0]~12 ;
wire \string3|count[1]~16_combout ;
wire \string3|count[1]~17 ;
wire \string3|count[2]~18_combout ;
wire \string3|count[2]~19 ;
wire \string3|count[3]~20_combout ;
wire \string3|count[3]~21 ;
wire \string3|count[4]~22_combout ;
wire \string3|count[4]~23 ;
wire \string3|count[5]~24_combout ;
wire \string3|count[5]~25 ;
wire \string3|count[6]~26_combout ;
wire \string3|count[6]~27 ;
wire \string3|count[7]~28_combout ;
wire \string3|count[7]~29 ;
wire \string3|count[8]~30_combout ;
wire \string3|count[8]~31 ;
wire \string3|count[9]~32_combout ;
wire \string3|count[9]~33 ;
wire \string3|count[10]~34_combout ;
wire \string3|count[6]~13_combout ;
wire \string3|KP_state~12_combout ;
wire \string3|KP_state.01~q ;
wire \string3|KP_state~8_combout ;
wire \string3|KP_state~9_combout ;
wire \string3|KP_state.00~q ;
wire \string3|rden~0_combout ;
wire \string3|rden~q ;
wire \string3|Mult0|mult_core|romout[0][6]~10_combout ;
wire \noise|out24ref_3[13]~feeder_combout ;
wire \noise|out24ref_3[14]~feeder_combout ;
wire \string3|Mult0|mult_core|romout[1][2]~9_combout ;
wire \string3|Mult0|mult_core|romout[1][9]~11_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \string3|wr_ptr[0]~feeder_combout ;
wire \string3|wr_ptr[1]~feeder_combout ;
wire \string3|wr_ptr[2]~feeder_combout ;
wire \string3|wr_ptr[3]~feeder_combout ;
wire \string3|wr_ptr[4]~feeder_combout ;
wire \string3|wr_ptr[5]~feeder_combout ;
wire \string3|wr_ptr[6]~feeder_combout ;
wire \string3|wr_ptr[7]~feeder_combout ;
wire \string3|wr_ptr[8]~feeder_combout ;
wire \string3|wr_ptr[9]~feeder_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \string3|Mult0|mult_core|romout[0][7]~8_combout ;
wire \string3|Mult0|mult_core|romout[1][3]~combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \string3|Mult0|mult_core|romout[1][6]~4_combout ;
wire \string3|Mult0|mult_core|romout[0][9]~6_combout ;
wire \string3|Mult0|mult_core|romout[0][8]~7_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \noise|out24ref_3[16]~feeder_combout ;
wire \noise|out24ref_3[17]~feeder_combout ;
wire \string3|Mult0|mult_core|romout[2][9]~25_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \string3|Mult0|mult_core|romout[3][6]~15_combout ;
wire \noise|out24ref_3[18]~feeder_combout ;
wire \noise|out24ref_3[19]~feeder_combout ;
wire \string3|Mult0|mult_core|romout[2][10]~16_combout ;
wire \string3|Mult0|mult_core|romout[2][9]~17_combout ;
wire \string3|Mult0|mult_core|romout[2][8]~18_combout ;
wire \string3|Mult0|mult_core|romout[2][7]~20_combout ;
wire \string3|Mult0|mult_core|romout[3][3]~19_combout ;
wire \string3|Mult0|mult_core|romout[2][6]~22_combout ;
wire \string3|Mult0|mult_core|romout[3][2]~21_combout ;
wire \string3|Mult0|mult_core|romout[3][1]~23_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \string3|Mult0|mult_core|romout[1][10]~0_combout ;
wire \string3|Mult0|mult_core|romout[1][9]~1_combout ;
wire \string3|Mult0|mult_core|romout[1][8]~2_combout ;
wire \string3|Mult0|mult_core|romout[1][7]~3_combout ;
wire \string3|Mult0|mult_core|romout[0][10]~5_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \string3|Mult0|mult_core|romout[2][3]~combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \string3|Mult0|mult_core|romout[2][2]~24_combout ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \string3|filt0|del~3_combout ;
wire \string3|filt0|del[1][22]~q ;
wire \string3|filt0|Add1~45 ;
wire \string3|filt0|Add1~46_combout ;
wire \string3|filt0|del~44_combout ;
wire \string3|filt0|del[2][23]~q ;
wire \string3|filt0|del~45_combout ;
wire \string3|filt0|del[3][23]~q ;
wire \string3|filt0|del~46_combout ;
wire \string3|filt0|del[2][22]~q ;
wire \string3|filt0|del~47_combout ;
wire \string3|filt0|del[3][22]~q ;
wire \string3|filt0|del~51_combout ;
wire \string3|filt0|del[3][20]~q ;
wire \string3|filt0|del~52_combout ;
wire \string3|filt0|del[2][19]~q ;
wire \string3|filt0|del~53_combout ;
wire \string3|filt0|del[3][19]~q ;
wire \string3|Mult0|mult_core|romout[3][8]~13_combout ;
wire \string3|Mult0|mult_core|romout[3][7]~14_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \string3|Mult1|auto_generated|mac_mult3~0 ;
wire \string3|Mult1|auto_generated|mac_mult3~1 ;
wire \string3|Mult1|auto_generated|mac_mult3~2 ;
wire \string3|Mult1|auto_generated|mac_mult3~3 ;
wire \string3|Mult1|auto_generated|mac_mult3~4 ;
wire \string3|Mult1|auto_generated|mac_mult3~5 ;
wire \string3|Mult1|auto_generated|mac_mult3~6 ;
wire \string3|Mult1|auto_generated|mac_mult3~7 ;
wire \string3|Mult1|auto_generated|mac_mult3~8 ;
wire \string3|Mult1|auto_generated|mac_mult3~9 ;
wire \string3|Mult1|auto_generated|mac_mult3~10 ;
wire \string3|Mult1|auto_generated|mac_mult3~11 ;
wire \string3|Mult1|auto_generated|mac_mult3~12 ;
wire \string3|Mult1|auto_generated|mac_mult3~13 ;
wire \string3|Mult1|auto_generated|mac_mult3~14 ;
wire \string3|Mult1|auto_generated|mac_mult3~15 ;
wire \string3|Mult1|auto_generated|mac_mult3~16 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \string3|Mult1|auto_generated|op_2~1 ;
wire \string3|Mult1|auto_generated|op_2~3 ;
wire \string3|Mult1|auto_generated|op_2~4_combout ;
wire \string3|Mult1|auto_generated|op_2~0_combout ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \string3|Mult0|mult_core|romout[3][9]~12_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \string3|Mult1|auto_generated|op_2~5 ;
wire \string3|Mult1|auto_generated|op_2~6_combout ;
wire \string3|Mult1|auto_generated|op_1~29 ;
wire \string3|Mult1|auto_generated|op_1~30_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \string3|Mult1|auto_generated|op_2~7 ;
wire \string3|Mult1|auto_generated|op_2~8_combout ;
wire \string3|Mult1|auto_generated|op_1~31 ;
wire \string3|Mult1|auto_generated|op_1~32_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ;
wire \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \string3|Mult1|auto_generated|op_2~9 ;
wire \string3|Mult1|auto_generated|op_2~10_combout ;
wire \string3|Mult1|auto_generated|op_1~33 ;
wire \string3|Mult1|auto_generated|op_1~34_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \string3|filt0|del~16_combout ;
wire \string3|filt0|del[0][15]~q ;
wire \string3|filt0|del~17_combout ;
wire \string3|filt0|del[1][15]~q ;
wire \string3|filt0|del~25_combout ;
wire \string3|filt0|del[1][11]~q ;
wire \string3|filt0|del~29_combout ;
wire \string3|filt0|del[1][9]~q ;
wire \string3|filt0|Add1~1 ;
wire \string3|filt0|Add1~3 ;
wire \string3|filt0|Add1~5 ;
wire \string3|filt0|Add1~7 ;
wire \string3|filt0|Add1~9 ;
wire \string3|filt0|Add1~11 ;
wire \string3|filt0|Add1~13 ;
wire \string3|filt0|Add1~15 ;
wire \string3|filt0|Add1~17 ;
wire \string3|filt0|Add1~19 ;
wire \string3|filt0|Add1~21 ;
wire \string3|filt0|Add1~23 ;
wire \string3|filt0|Add1~25 ;
wire \string3|filt0|Add1~26_combout ;
wire \string3|filt0|del~60_combout ;
wire \string3|filt0|del[2][15]~q ;
wire \string3|filt0|del~61_combout ;
wire \string3|filt0|del[3][15]~q ;
wire \string3|filt0|del~66_combout ;
wire \string3|filt0|del[2][12]~q ;
wire \string3|filt0|del~67_combout ;
wire \string3|filt0|del[3][12]~q ;
wire \string3|filt0|del~68_combout ;
wire \string3|filt0|del[2][11]~q ;
wire \string3|filt0|del~69_combout ;
wire \string3|filt0|del[3][11]~q ;
wire \string3|filt0|del~72_combout ;
wire \string3|filt0|del[2][9]~q ;
wire \string3|filt0|del~73_combout ;
wire \string3|filt0|del[3][9]~q ;
wire \string3|filt0|del~74_combout ;
wire \string3|filt0|del[2][8]~q ;
wire \string3|filt0|del~75_combout ;
wire \string3|filt0|del[3][8]~q ;
wire \string3|filt0|del~76_combout ;
wire \string3|filt0|del[2][7]~q ;
wire \string3|filt0|del~77_combout ;
wire \string3|filt0|del[3][7]~q ;
wire \string3|filt0|del~78_combout ;
wire \string3|filt0|del[2][6]~q ;
wire \string3|filt0|del~79_combout ;
wire \string3|filt0|del[3][6]~q ;
wire \string3|filt0|del~81_combout ;
wire \string3|filt0|del[3][5]~q ;
wire \string3|filt0|del~87_combout ;
wire \string3|filt0|del[3][2]~q ;
wire \string3|filt0|Add2~1 ;
wire \string3|filt0|Add2~3 ;
wire \string3|filt0|Add2~5 ;
wire \string3|filt0|Add2~7 ;
wire \string3|filt0|Add2~9 ;
wire \string3|filt0|Add2~11 ;
wire \string3|filt0|Add2~13 ;
wire \string3|filt0|Add2~15 ;
wire \string3|filt0|Add2~17 ;
wire \string3|filt0|Add2~19 ;
wire \string3|filt0|Add2~21 ;
wire \string3|filt0|Add2~23 ;
wire \string3|filt0|Add2~25 ;
wire \string3|filt0|Add2~26_combout ;
wire \string3|filt0|Add1~24_combout ;
wire \string3|filt0|Add1~22_combout ;
wire \string3|filt0|Add2~20_combout ;
wire \string3|filt0|Add2~18_combout ;
wire \string3|filt0|Add1~16_combout ;
wire \string3|filt0|Add2~14_combout ;
wire \string3|filt0|Add2~12_combout ;
wire \string3|filt0|Add2~10_combout ;
wire \string3|filt0|Add2~8_combout ;
wire \string3|filt0|Add1~6_combout ;
wire \string3|filt0|Add1~4_combout ;
wire \string3|filt0|Add1~2_combout ;
wire \string3|filt0|Add1~0_combout ;
wire \string3|filt0|regq[0]~25 ;
wire \string3|filt0|regq[1]~27 ;
wire \string3|filt0|regq[2]~29 ;
wire \string3|filt0|regq[3]~31 ;
wire \string3|filt0|regq[4]~33 ;
wire \string3|filt0|regq[5]~35 ;
wire \string3|filt0|regq[6]~37 ;
wire \string3|filt0|regq[7]~39 ;
wire \string3|filt0|regq[8]~41 ;
wire \string3|filt0|regq[9]~43 ;
wire \string3|filt0|regq[10]~45 ;
wire \string3|filt0|regq[11]~47 ;
wire \string3|filt0|regq[12]~49 ;
wire \string3|filt0|regq[13]~50_combout ;
wire \string3|filt0|del~14_combout ;
wire \string3|filt0|del[0][16]~q ;
wire \string3|filt0|del~15_combout ;
wire \string3|filt0|del[1][16]~q ;
wire \string3|filt0|Add1~27 ;
wire \string3|filt0|Add1~28_combout ;
wire \string3|filt0|del~58_combout ;
wire \string3|filt0|del[2][16]~q ;
wire \string3|filt0|del~59_combout ;
wire \string3|filt0|del[3][16]~q ;
wire \string3|filt0|Add2~27 ;
wire \string3|filt0|Add2~28_combout ;
wire \string3|filt0|regq[13]~51 ;
wire \string3|filt0|regq[14]~52_combout ;
wire \string3|filt0|del~12_combout ;
wire \string3|filt0|del[0][17]~q ;
wire \string3|filt0|del~13_combout ;
wire \string3|filt0|del[1][17]~q ;
wire \string3|filt0|del~56_combout ;
wire \string3|filt0|del[2][17]~q ;
wire \string3|filt0|del~57_combout ;
wire \string3|filt0|del[3][17]~q ;
wire \string3|filt0|Add2~29 ;
wire \string3|filt0|Add2~30_combout ;
wire \string3|filt0|Add1~29 ;
wire \string3|filt0|Add1~30_combout ;
wire \string3|filt0|regq[14]~53 ;
wire \string3|filt0|regq[15]~54_combout ;
wire \string3|filt0|Add2~31 ;
wire \string3|filt0|Add2~32_combout ;
wire \string3|filt0|Add1~31 ;
wire \string3|filt0|Add1~32_combout ;
wire \string3|filt0|regq[15]~55 ;
wire \string3|filt0|regq[16]~56_combout ;
wire \string3|filt0|Add1~33 ;
wire \string3|filt0|Add1~34_combout ;
wire \string3|filt0|Add2~34_combout ;
wire \string3|filt0|regq[16]~57 ;
wire \string3|filt0|regq[17]~58_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \string3|Mult1|auto_generated|mac_mult1~0 ;
wire \string3|Mult1|auto_generated|mac_mult1~1 ;
wire \string3|Mult1|auto_generated|mac_mult1~2 ;
wire \string3|Mult1|auto_generated|mac_mult1~3 ;
wire \string3|Mult1|auto_generated|mac_mult1~4 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \string3|Mult1|auto_generated|mac_out4~dataout ;
wire \string3|Mult1|auto_generated|op_1~1 ;
wire \string3|Mult1|auto_generated|op_1~3 ;
wire \string3|Mult1|auto_generated|op_1~5 ;
wire \string3|Mult1|auto_generated|op_1~7 ;
wire \string3|Mult1|auto_generated|op_1~9 ;
wire \string3|Mult1|auto_generated|op_1~11 ;
wire \string3|Mult1|auto_generated|op_1~13 ;
wire \string3|Mult1|auto_generated|op_1~15 ;
wire \string3|Mult1|auto_generated|op_1~16_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ;
wire \string3|filt0|del~18_combout ;
wire \string3|filt0|del[0][14]~q ;
wire \string3|filt0|del~19_combout ;
wire \string3|filt0|del[1][14]~q ;
wire \string3|filt0|del~62_combout ;
wire \string3|filt0|del[2][14]~q ;
wire \string3|filt0|del~63_combout ;
wire \string3|filt0|del[3][14]~q ;
wire \string3|filt0|Add2~24_combout ;
wire \string3|filt0|regq[12]~48_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \string3|Mult1|auto_generated|op_1~17 ;
wire \string3|Mult1|auto_generated|op_1~19 ;
wire \string3|Mult1|auto_generated|op_1~21 ;
wire \string3|Mult1|auto_generated|op_1~23 ;
wire \string3|Mult1|auto_generated|op_1~25 ;
wire \string3|Mult1|auto_generated|op_1~27 ;
wire \string3|Mult1|auto_generated|op_1~28_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ;
wire \string3|filt0|del~10_combout ;
wire \string3|filt0|del[0][18]~q ;
wire \string3|filt0|del~11_combout ;
wire \string3|filt0|del[1][18]~q ;
wire \string3|filt0|del~54_combout ;
wire \string3|filt0|del[2][18]~q ;
wire \string3|filt0|del~55_combout ;
wire \string3|filt0|del[3][18]~q ;
wire \string3|filt0|Add2~33 ;
wire \string3|filt0|Add2~35 ;
wire \string3|filt0|Add2~37 ;
wire \string3|filt0|Add2~39 ;
wire \string3|filt0|Add2~41 ;
wire \string3|filt0|Add2~43 ;
wire \string3|filt0|Add2~44_combout ;
wire \string3|filt0|Add2~42_combout ;
wire \string3|filt0|Add2~40_combout ;
wire \string3|filt0|Add1~38_combout ;
wire \string3|filt0|Add1~36_combout ;
wire \string3|filt0|regq[17]~59 ;
wire \string3|filt0|regq[18]~61 ;
wire \string3|filt0|regq[19]~63 ;
wire \string3|filt0|regq[20]~65 ;
wire \string3|filt0|regq[21]~67 ;
wire \string3|filt0|regq[22]~69 ;
wire \string3|filt0|regq[23]~70_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \string3|Mult1|auto_generated|op_2~2_combout ;
wire \string3|Mult1|auto_generated|op_1~26_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \string3|filt0|del~8_combout ;
wire \string3|filt0|del[0][19]~q ;
wire \string3|filt0|del~9_combout ;
wire \string3|filt0|del[1][19]~q ;
wire \string3|filt0|Add1~35 ;
wire \string3|filt0|Add1~37 ;
wire \string3|filt0|Add1~39 ;
wire \string3|filt0|Add1~41 ;
wire \string3|filt0|Add1~43 ;
wire \string3|filt0|Add1~44_combout ;
wire \string3|filt0|regq[22]~68_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \string3|Mult1|auto_generated|op_1~14_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \string3|filt0|del~20_combout ;
wire \string3|filt0|del[0][13]~q ;
wire \string3|filt0|del~21_combout ;
wire \string3|filt0|del[1][13]~q ;
wire \string3|filt0|del~64_combout ;
wire \string3|filt0|del[2][13]~q ;
wire \string3|filt0|del~65_combout ;
wire \string3|filt0|del[3][13]~q ;
wire \string3|filt0|Add2~22_combout ;
wire \string3|filt0|regq[11]~46_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \string3|Mult1|auto_generated|op_1~24_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ;
wire \string3|filt0|del~0_combout ;
wire \string3|filt0|del[0][23]~q ;
wire \string3|filt0|del~1_combout ;
wire \string3|filt0|del[1][23]~q ;
wire \string3|filt0|Add1~42_combout ;
wire \string3|filt0|regq[21]~66_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \string3|Mult1|auto_generated|op_1~12_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ;
wire \string3|filt0|del~24_combout ;
wire \string3|filt0|del[0][11]~q ;
wire \string3|filt0|Add1~18_combout ;
wire \string3|filt0|regq[9]~42_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \string3|Mult1|auto_generated|op_1~10_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \string3|filt0|del~26_combout ;
wire \string3|filt0|del[0][10]~q ;
wire \string3|filt0|del~27_combout ;
wire \string3|filt0|del[1][10]~q ;
wire \string3|filt0|del~70_combout ;
wire \string3|filt0|del[2][10]~q ;
wire \string3|filt0|del~71_combout ;
wire \string3|filt0|del[3][10]~q ;
wire \string3|filt0|Add2~16_combout ;
wire \string3|filt0|regq[8]~40_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \string3|Mult1|auto_generated|op_1~8_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ;
wire \string3|filt0|del~28_combout ;
wire \string3|filt0|del[0][9]~q ;
wire \string3|filt0|Add1~14_combout ;
wire \string3|filt0|regq[7]~38_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \string3|Mult1|auto_generated|op_1~6_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \string3|filt0|del~30_combout ;
wire \string3|filt0|del[0][8]~q ;
wire \string3|filt0|del~31_combout ;
wire \string3|filt0|del[1][8]~q ;
wire \string3|filt0|Add1~12_combout ;
wire \string3|filt0|regq[6]~36_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \string3|Mult1|auto_generated|op_1~22_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \string3|filt0|del~2_combout ;
wire \string3|filt0|del[0][22]~q ;
wire \string3|filt0|Add1~40_combout ;
wire \string3|filt0|regq[20]~64_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \string3|Mult1|auto_generated|op_1~4_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ;
wire \string3|filt0|del~32_combout ;
wire \string3|filt0|del[0][7]~q ;
wire \string3|filt0|del~33_combout ;
wire \string3|filt0|del[1][7]~q ;
wire \string3|filt0|Add1~10_combout ;
wire \string3|filt0|regq[5]~34_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \string3|Mult1|auto_generated|op_1~20_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ;
wire \string3|filt0|del~4_combout ;
wire \string3|filt0|del[0][21]~q ;
wire \string3|filt0|del~5_combout ;
wire \string3|filt0|del[1][21]~q ;
wire \string3|filt0|del~48_combout ;
wire \string3|filt0|del[2][21]~q ;
wire \string3|filt0|del~49_combout ;
wire \string3|filt0|del[3][21]~q ;
wire \string3|filt0|Add2~38_combout ;
wire \string3|filt0|regq[19]~62_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \string3|Mult1|auto_generated|op_1~18_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \string3|filt0|del~6_combout ;
wire \string3|filt0|del[0][20]~q ;
wire \string3|filt0|del~7_combout ;
wire \string3|filt0|del[1][20]~q ;
wire \string3|filt0|del~50_combout ;
wire \string3|filt0|del[2][20]~q ;
wire \string3|filt0|Add2~36_combout ;
wire \string3|filt0|regq[18]~60_combout ;
wire \string3|Mult1|auto_generated|mac_mult3~dataout ;
wire \string3|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \string3|Mult1|auto_generated|op_1~2_combout ;
wire \string3|d~0_combout ;
wire \string3|filt0|del~34_combout ;
wire \string3|filt0|del[0][6]~q ;
wire \string3|filt0|del~35_combout ;
wire \string3|filt0|del[1][6]~q ;
wire \string3|filt0|Add1~8_combout ;
wire \string3|filt0|regq[4]~32_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \string3|d~2_combout ;
wire \string3|filt0|del~36_combout ;
wire \string3|filt0|del[0][5]~q ;
wire \string3|filt0|del~37_combout ;
wire \string3|filt0|del[1][5]~q ;
wire \string3|filt0|del~80_combout ;
wire \string3|filt0|del[2][5]~q ;
wire \string3|filt0|Add2~6_combout ;
wire \string3|filt0|regq[3]~30_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \string3|d~3_combout ;
wire \string3|filt0|del~38_combout ;
wire \string3|filt0|del[0][4]~q ;
wire \string3|filt0|del~39_combout ;
wire \string3|filt0|del[1][4]~q ;
wire \string3|filt0|del~82_combout ;
wire \string3|filt0|del[2][4]~q ;
wire \string3|filt0|del~83_combout ;
wire \string3|filt0|del[3][4]~q ;
wire \string3|filt0|Add2~4_combout ;
wire \string3|filt0|regq[2]~28_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \string3|Mult0|mult_core|romout[0][3]~26_combout ;
wire \string3|d~4_combout ;
wire \string3|filt0|del~40_combout ;
wire \string3|filt0|del[0][3]~q ;
wire \string3|filt0|del~41_combout ;
wire \string3|filt0|del[1][3]~q ;
wire \string3|filt0|del~84_combout ;
wire \string3|filt0|del[2][3]~q ;
wire \string3|filt0|del~85_combout ;
wire \string3|filt0|del[3][3]~q ;
wire \string3|filt0|Add2~2_combout ;
wire \string3|filt0|regq[1]~26_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \string3|d~5_combout ;
wire \string3|d~6_combout ;
wire \string3|filt0|del~42_combout ;
wire \string3|filt0|del[0][2]~q ;
wire \string3|filt0|del~43_combout ;
wire \string3|filt0|del[1][2]~q ;
wire \string3|filt0|del~86_combout ;
wire \string3|filt0|del[2][2]~q ;
wire \string3|filt0|Add2~0_combout ;
wire \string3|filt0|regq[0]~24_combout ;
wire \string3|Mult1|auto_generated|mac_mult1~dataout ;
wire \string3|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \string3|Mult1|auto_generated|op_1~0_combout ;
wire \string3|d~1_combout ;
wire \string3|filt0|del~22_combout ;
wire \string3|filt0|del[0][12]~q ;
wire \string3|filt0|del~23_combout ;
wire \string3|filt0|del[1][12]~q ;
wire \string3|filt0|Add1~20_combout ;
wire \string3|filt0|regq[10]~44_combout ;
wire \string3|filt0|regq[10]~_Duplicate_1_q ;
wire \string4|filt0|regq[9]~_Duplicate_1_q ;
wire \string3|filt0|regq[9]~_Duplicate_1_q ;
wire \string4|filt0|regq[8]~_Duplicate_1_q ;
wire \string3|filt0|regq[8]~_Duplicate_1_q ;
wire \string3|filt0|regq[7]~_Duplicate_1_q ;
wire \string4|filt0|regq[7]~_Duplicate_1_q ;
wire \string4|filt0|regq[6]~_Duplicate_1_q ;
wire \string3|filt0|regq[6]~_Duplicate_1_q ;
wire \string4|filt0|regq[5]~_Duplicate_1_q ;
wire \string3|filt0|regq[5]~_Duplicate_1_q ;
wire \string4|filt0|regq[4]~_Duplicate_1_q ;
wire \string3|filt0|regq[4]~_Duplicate_1_q ;
wire \string3|filt0|regq[3]~_Duplicate_1_q ;
wire \string4|filt0|regq[3]~_Duplicate_1_q ;
wire \string4|filt0|regq[2]~_Duplicate_1_q ;
wire \string3|filt0|regq[2]~_Duplicate_1_q ;
wire \Add8~1 ;
wire \Add8~3 ;
wire \Add8~5 ;
wire \Add8~7 ;
wire \Add8~9 ;
wire \Add8~11 ;
wire \Add8~13 ;
wire \Add8~15 ;
wire \Add8~16_combout ;
wire \div|time_base_counter3~0_combout ;
wire \div|time_base_counter3~feeder_combout ;
wire \div|time_base_counter3~q ;
wire \string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
wire \string5|count[0]~11_combout ;
wire \string5|count[9]~33 ;
wire \string5|count[10]~34_combout ;
wire \string5|count[8]~14_combout ;
wire \KEY[2]~input_o ;
wire \string5|trig_sync_0~0_combout ;
wire \string5|trig_sync_0~q ;
wire \string5|trig_sync_1~feeder_combout ;
wire \string5|trig_sync_1~q ;
wire \string5|trig_cnt~0_combout ;
wire \string5|trig_now~0_combout ;
wire \string5|trig_now~q ;
wire \string5|trig_cnt~1_combout ;
wire \string5|trig_pulse~0_combout ;
wire \string5|count[8]~13_combout ;
wire \string5|count[8]~15_combout ;
wire \string5|count[0]~12 ;
wire \string5|count[1]~16_combout ;
wire \string5|count[1]~17 ;
wire \string5|count[2]~18_combout ;
wire \string5|count[2]~19 ;
wire \string5|count[3]~20_combout ;
wire \string5|count[3]~21 ;
wire \string5|count[4]~22_combout ;
wire \string5|count[4]~23 ;
wire \string5|count[5]~24_combout ;
wire \string5|count[5]~25 ;
wire \string5|count[6]~26_combout ;
wire \string5|count[6]~27 ;
wire \string5|count[7]~28_combout ;
wire \string5|count[7]~29 ;
wire \string5|count[8]~30_combout ;
wire \string5|count[8]~31 ;
wire \string5|count[9]~32_combout ;
wire \string5|LessThan1~0_combout ;
wire \string5|KP_state~10_combout ;
wire \string5|KP_state~11_combout ;
wire \string5|KP_state.10~q ;
wire \string5|KP_state~12_combout ;
wire \string5|KP_state.01~q ;
wire \string5|KP_state~8_combout ;
wire \string5|KP_state~9_combout ;
wire \string5|KP_state.00~q ;
wire \string5|rden~0_combout ;
wire \string5|rden~q ;
wire \string5|Mult0|mult_core|romout[1][2]~9_combout ;
wire \string5|Mult0|mult_core|romout[0][6]~10_combout ;
wire \string5|Mult0|mult_core|romout[1][9]~11_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \string5|d~5_combout ;
wire \string5|wr_ptr[1]~feeder_combout ;
wire \string5|wr_ptr[2]~feeder_combout ;
wire \string5|wr_ptr[3]~feeder_combout ;
wire \string5|wr_ptr[4]~feeder_combout ;
wire \string5|wr_ptr[5]~feeder_combout ;
wire \string5|wr_ptr[6]~feeder_combout ;
wire \string5|wr_ptr[7]~feeder_combout ;
wire \string5|wr_ptr[8]~feeder_combout ;
wire \string5|wr_ptr[9]~feeder_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \string5|Mult0|mult_core|romout[1][3]~combout ;
wire \string5|Mult0|mult_core|romout[0][7]~8_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \string5|Mult0|mult_core|romout[0][8]~7_combout ;
wire \string5|Mult0|mult_core|romout[1][6]~4_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \string5|Mult0|mult_core|romout[2][9]~25_combout ;
wire \string5|Mult0|mult_core|romout[0][9]~6_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \string5|Mult0|mult_core|romout[2][3]~combout ;
wire \string5|Mult0|mult_core|romout[1][7]~3_combout ;
wire \string5|Mult0|mult_core|romout[0][10]~5_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \string5|Mult0|mult_core|romout[2][2]~24_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \string5|Mult0|mult_core|romout[2][6]~22_combout ;
wire \string5|Mult0|mult_core|romout[3][1]~23_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \string5|Mult0|mult_core|romout[1][9]~1_combout ;
wire \string5|Mult0|mult_core|romout[1][8]~2_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \string5|Mult0|mult_core|romout[3][6]~15_combout ;
wire \string5|Mult0|mult_core|romout[2][9]~17_combout ;
wire \string5|Mult0|mult_core|romout[2][8]~18_combout ;
wire \string5|Mult0|mult_core|romout[3][3]~19_combout ;
wire \string5|Mult0|mult_core|romout[2][7]~20_combout ;
wire \string5|Mult0|mult_core|romout[3][2]~21_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \string5|Mult0|mult_core|romout[1][10]~0_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \string5|filt0|del~45_combout ;
wire \string5|filt0|del[3][23]~q ;
wire \string5|filt0|del~46_combout ;
wire \string5|filt0|del[2][22]~q ;
wire \string5|filt0|del~47_combout ;
wire \string5|filt0|del[3][22]~q ;
wire \string5|filt0|del~48_combout ;
wire \string5|filt0|del[2][21]~q ;
wire \string5|filt0|del~49_combout ;
wire \string5|filt0|del[3][21]~q ;
wire \string5|filt0|del~50_combout ;
wire \string5|filt0|del[2][20]~q ;
wire \string5|filt0|del~51_combout ;
wire \string5|filt0|del[3][20]~q ;
wire \string5|filt0|del~52_combout ;
wire \string5|filt0|del[2][19]~q ;
wire \string5|filt0|del~53_combout ;
wire \string5|filt0|del[3][19]~q ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \string5|Mult1|auto_generated|mac_mult3~0 ;
wire \string5|Mult1|auto_generated|mac_mult3~1 ;
wire \string5|Mult1|auto_generated|mac_mult3~2 ;
wire \string5|Mult1|auto_generated|mac_mult3~3 ;
wire \string5|Mult1|auto_generated|mac_mult3~4 ;
wire \string5|Mult1|auto_generated|mac_mult3~5 ;
wire \string5|Mult1|auto_generated|mac_mult3~6 ;
wire \string5|Mult1|auto_generated|mac_mult3~7 ;
wire \string5|Mult1|auto_generated|mac_mult3~8 ;
wire \string5|Mult1|auto_generated|mac_mult3~9 ;
wire \string5|Mult1|auto_generated|mac_mult3~10 ;
wire \string5|Mult1|auto_generated|mac_mult3~11 ;
wire \string5|Mult1|auto_generated|mac_mult3~12 ;
wire \string5|Mult1|auto_generated|mac_mult3~13 ;
wire \string5|Mult1|auto_generated|mac_mult3~14 ;
wire \string5|Mult1|auto_generated|mac_mult3~15 ;
wire \string5|Mult1|auto_generated|mac_mult3~16 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \string5|Mult1|auto_generated|op_2~1 ;
wire \string5|Mult1|auto_generated|op_2~3 ;
wire \string5|Mult1|auto_generated|op_2~5 ;
wire \string5|Mult1|auto_generated|op_2~6_combout ;
wire \string5|Mult1|auto_generated|op_2~0_combout ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \string5|Mult1|auto_generated|op_2~7 ;
wire \string5|Mult1|auto_generated|op_2~8_combout ;
wire \string5|Mult1|auto_generated|op_1~31 ;
wire \string5|Mult1|auto_generated|op_1~32_combout ;
wire \string5|Mult0|mult_core|romout[3][9]~12_combout ;
wire \string5|Mult0|mult_core|romout[3][8]~13_combout ;
wire \string5|Mult0|mult_core|romout[3][7]~14_combout ;
wire \string5|Mult0|mult_core|romout[2][10]~16_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ;
wire \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \string5|Mult1|auto_generated|op_2~9 ;
wire \string5|Mult1|auto_generated|op_2~10_combout ;
wire \string5|Mult1|auto_generated|op_1~33 ;
wire \string5|Mult1|auto_generated|op_1~34_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \string5|filt0|del~14_combout ;
wire \string5|filt0|del[0][16]~q ;
wire \string5|filt0|del~15_combout ;
wire \string5|filt0|del[1][16]~q ;
wire \string5|filt0|del~58_combout ;
wire \string5|filt0|del[2][16]~q ;
wire \string5|filt0|del~59_combout ;
wire \string5|filt0|del[3][16]~q ;
wire \string5|filt0|del~63_combout ;
wire \string5|filt0|del[3][14]~q ;
wire \string5|filt0|del~67_combout ;
wire \string5|filt0|del[3][12]~q ;
wire \string5|filt0|del~25_combout ;
wire \string5|filt0|del[1][11]~q ;
wire \string5|filt0|del~68_combout ;
wire \string5|filt0|del[2][11]~q ;
wire \string5|filt0|del~69_combout ;
wire \string5|filt0|del[3][11]~q ;
wire \string5|filt0|del~27_combout ;
wire \string5|filt0|del[1][10]~q ;
wire \string5|filt0|del~70_combout ;
wire \string5|filt0|del[2][10]~q ;
wire \string5|filt0|del~71_combout ;
wire \string5|filt0|del[3][10]~q ;
wire \string5|filt0|del~72_combout ;
wire \string5|filt0|del[2][9]~q ;
wire \string5|filt0|del~73_combout ;
wire \string5|filt0|del[3][9]~q ;
wire \string5|filt0|del~31_combout ;
wire \string5|filt0|del[1][8]~q ;
wire \string5|filt0|del~74_combout ;
wire \string5|filt0|del[2][8]~q ;
wire \string5|filt0|del~75_combout ;
wire \string5|filt0|del[3][8]~q ;
wire \string5|filt0|del~77_combout ;
wire \string5|filt0|del[3][7]~q ;
wire \string5|filt0|del~78_combout ;
wire \string5|filt0|del[2][6]~q ;
wire \string5|filt0|del~79_combout ;
wire \string5|filt0|del[3][6]~q ;
wire \string5|filt0|del~80_combout ;
wire \string5|filt0|del[2][5]~q ;
wire \string5|filt0|del~81_combout ;
wire \string5|filt0|del[3][5]~q ;
wire \string5|filt0|del~39_combout ;
wire \string5|filt0|del[1][4]~q ;
wire \string5|filt0|del~82_combout ;
wire \string5|filt0|del[2][4]~q ;
wire \string5|filt0|del~83_combout ;
wire \string5|filt0|del[3][4]~q ;
wire \string5|filt0|del~84_combout ;
wire \string5|filt0|del[2][3]~q ;
wire \string5|filt0|del~85_combout ;
wire \string5|filt0|del[3][3]~q ;
wire \string5|filt0|del~86_combout ;
wire \string5|filt0|del[2][2]~q ;
wire \string5|filt0|del~87_combout ;
wire \string5|filt0|del[3][2]~q ;
wire \string5|filt0|Add2~1 ;
wire \string5|filt0|Add2~3 ;
wire \string5|filt0|Add2~5 ;
wire \string5|filt0|Add2~7 ;
wire \string5|filt0|Add2~9 ;
wire \string5|filt0|Add2~11 ;
wire \string5|filt0|Add2~13 ;
wire \string5|filt0|Add2~15 ;
wire \string5|filt0|Add2~17 ;
wire \string5|filt0|Add2~19 ;
wire \string5|filt0|Add2~21 ;
wire \string5|filt0|Add2~23 ;
wire \string5|filt0|Add2~25 ;
wire \string5|filt0|Add2~27 ;
wire \string5|filt0|Add2~28_combout ;
wire \string5|filt0|Add1~1 ;
wire \string5|filt0|Add1~3 ;
wire \string5|filt0|Add1~5 ;
wire \string5|filt0|Add1~7 ;
wire \string5|filt0|Add1~9 ;
wire \string5|filt0|Add1~11 ;
wire \string5|filt0|Add1~13 ;
wire \string5|filt0|Add1~15 ;
wire \string5|filt0|Add1~17 ;
wire \string5|filt0|Add1~19 ;
wire \string5|filt0|Add1~21 ;
wire \string5|filt0|Add1~23 ;
wire \string5|filt0|Add1~25 ;
wire \string5|filt0|Add1~27 ;
wire \string5|filt0|Add1~28_combout ;
wire \string5|filt0|Add1~26_combout ;
wire \string5|filt0|Add1~24_combout ;
wire \string5|filt0|Add1~22_combout ;
wire \string5|filt0|Add1~20_combout ;
wire \string5|filt0|Add2~18_combout ;
wire \string5|filt0|Add2~16_combout ;
wire \string5|filt0|Add2~14_combout ;
wire \string5|filt0|Add2~12_combout ;
wire \string5|filt0|Add1~10_combout ;
wire \string5|filt0|Add2~8_combout ;
wire \string5|filt0|Add2~6_combout ;
wire \string5|filt0|Add2~4_combout ;
wire \string5|filt0|Add2~2_combout ;
wire \string5|filt0|Add2~0_combout ;
wire \string5|filt0|regq[0]~25 ;
wire \string5|filt0|regq[1]~27 ;
wire \string5|filt0|regq[2]~29 ;
wire \string5|filt0|regq[3]~31 ;
wire \string5|filt0|regq[4]~33 ;
wire \string5|filt0|regq[5]~35 ;
wire \string5|filt0|regq[6]~37 ;
wire \string5|filt0|regq[7]~39 ;
wire \string5|filt0|regq[8]~41 ;
wire \string5|filt0|regq[9]~43 ;
wire \string5|filt0|regq[10]~45 ;
wire \string5|filt0|regq[11]~47 ;
wire \string5|filt0|regq[12]~49 ;
wire \string5|filt0|regq[13]~51 ;
wire \string5|filt0|regq[14]~52_combout ;
wire \string5|filt0|del~12_combout ;
wire \string5|filt0|del[0][17]~q ;
wire \string5|filt0|del~13_combout ;
wire \string5|filt0|del[1][17]~q ;
wire \string5|filt0|Add1~29 ;
wire \string5|filt0|Add1~30_combout ;
wire \string5|filt0|del~56_combout ;
wire \string5|filt0|del[2][17]~q ;
wire \string5|filt0|del~57_combout ;
wire \string5|filt0|del[3][17]~q ;
wire \string5|filt0|Add2~29 ;
wire \string5|filt0|Add2~30_combout ;
wire \string5|filt0|regq[14]~53 ;
wire \string5|filt0|regq[15]~54_combout ;
wire \string5|filt0|Add1~31 ;
wire \string5|filt0|Add1~32_combout ;
wire \string5|filt0|del~55_combout ;
wire \string5|filt0|del[3][18]~feeder_combout ;
wire \string5|filt0|del[3][18]~q ;
wire \string5|filt0|Add2~31 ;
wire \string5|filt0|Add2~32_combout ;
wire \string5|filt0|regq[15]~55 ;
wire \string5|filt0|regq[16]~56_combout ;
wire \string5|filt0|Add1~33 ;
wire \string5|filt0|Add1~34_combout ;
wire \string5|filt0|Add2~34_combout ;
wire \string5|filt0|regq[16]~57 ;
wire \string5|filt0|regq[17]~58_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \string5|Mult1|auto_generated|mac_mult1~0 ;
wire \string5|Mult1|auto_generated|mac_mult1~1 ;
wire \string5|Mult1|auto_generated|mac_mult1~2 ;
wire \string5|Mult1|auto_generated|mac_mult1~3 ;
wire \string5|Mult1|auto_generated|mac_mult1~4 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \string5|Mult1|auto_generated|mac_out4~dataout ;
wire \string5|Mult1|auto_generated|op_1~1 ;
wire \string5|Mult1|auto_generated|op_1~3 ;
wire \string5|Mult1|auto_generated|op_1~5 ;
wire \string5|Mult1|auto_generated|op_1~7 ;
wire \string5|Mult1|auto_generated|op_1~9 ;
wire \string5|Mult1|auto_generated|op_1~11 ;
wire \string5|Mult1|auto_generated|op_1~13 ;
wire \string5|Mult1|auto_generated|op_1~15 ;
wire \string5|Mult1|auto_generated|op_1~17 ;
wire \string5|Mult1|auto_generated|op_1~19 ;
wire \string5|Mult1|auto_generated|op_1~21 ;
wire \string5|Mult1|auto_generated|op_1~23 ;
wire \string5|Mult1|auto_generated|op_1~25 ;
wire \string5|Mult1|auto_generated|op_1~27 ;
wire \string5|Mult1|auto_generated|op_1~29 ;
wire \string5|Mult1|auto_generated|op_1~30_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \string5|filt0|del~10_combout ;
wire \string5|filt0|del[0][18]~q ;
wire \string5|filt0|del~11_combout ;
wire \string5|filt0|del[1][18]~q ;
wire \string5|filt0|del~54_combout ;
wire \string5|filt0|del[2][18]~q ;
wire \string5|filt0|Add2~33 ;
wire \string5|filt0|Add2~35 ;
wire \string5|filt0|Add2~37 ;
wire \string5|filt0|Add2~39 ;
wire \string5|filt0|Add2~41 ;
wire \string5|filt0|Add2~43 ;
wire \string5|filt0|Add2~44_combout ;
wire \string5|filt0|Add1~45 ;
wire \string5|filt0|Add1~46_combout ;
wire \string5|filt0|Add1~42_combout ;
wire \string5|filt0|Add2~40_combout ;
wire \string5|filt0|Add2~38_combout ;
wire \string5|filt0|Add2~36_combout ;
wire \string5|filt0|regq[17]~59 ;
wire \string5|filt0|regq[18]~61 ;
wire \string5|filt0|regq[19]~63 ;
wire \string5|filt0|regq[20]~65 ;
wire \string5|filt0|regq[21]~67 ;
wire \string5|filt0|regq[22]~69 ;
wire \string5|filt0|regq[23]~70_combout ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \string5|Mult1|auto_generated|op_2~4_combout ;
wire \string5|Mult1|auto_generated|op_1~28_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ;
wire \string5|filt0|del~8_combout ;
wire \string5|filt0|del[0][19]~q ;
wire \string5|filt0|del~9_combout ;
wire \string5|filt0|del[1][19]~q ;
wire \string5|filt0|Add1~35 ;
wire \string5|filt0|Add1~37 ;
wire \string5|filt0|Add1~39 ;
wire \string5|filt0|Add1~41 ;
wire \string5|filt0|Add1~43 ;
wire \string5|filt0|Add1~44_combout ;
wire \string5|filt0|regq[22]~68_combout ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \string5|Mult1|auto_generated|op_2~2_combout ;
wire \string5|Mult1|auto_generated|op_1~26_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \string5|filt0|del~16_combout ;
wire \string5|filt0|del[0][15]~q ;
wire \string5|filt0|del~17_combout ;
wire \string5|filt0|del[1][15]~q ;
wire \string5|filt0|del~60_combout ;
wire \string5|filt0|del[2][15]~q ;
wire \string5|filt0|del~61_combout ;
wire \string5|filt0|del[3][15]~q ;
wire \string5|filt0|Add2~26_combout ;
wire \string5|filt0|regq[13]~50_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \string5|Mult1|auto_generated|op_1~24_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ;
wire \string5|filt0|del~0_combout ;
wire \string5|filt0|del[0][23]~q ;
wire \string5|filt0|del~1_combout ;
wire \string5|filt0|del[1][23]~q ;
wire \string5|filt0|del~44_combout ;
wire \string5|filt0|del[2][23]~q ;
wire \string5|filt0|Add2~42_combout ;
wire \string5|filt0|regq[21]~66_combout ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \string5|Mult1|auto_generated|op_1~16_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ;
wire \string5|filt0|del~18_combout ;
wire \string5|filt0|del[0][14]~q ;
wire \string5|filt0|del~19_combout ;
wire \string5|filt0|del[1][14]~q ;
wire \string5|filt0|del~62_combout ;
wire \string5|filt0|del[2][14]~q ;
wire \string5|filt0|Add2~24_combout ;
wire \string5|filt0|regq[12]~48_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \string5|Mult1|auto_generated|op_1~22_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \string5|filt0|del~2_combout ;
wire \string5|filt0|del[0][22]~q ;
wire \string5|filt0|del~3_combout ;
wire \string5|filt0|del[1][22]~q ;
wire \string5|filt0|Add1~40_combout ;
wire \string5|filt0|regq[20]~64_combout ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \string5|Mult1|auto_generated|op_1~14_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \string5|filt0|del~20_combout ;
wire \string5|filt0|del[0][13]~q ;
wire \string5|filt0|del~21_combout ;
wire \string5|filt0|del[1][13]~q ;
wire \string5|filt0|del~64_combout ;
wire \string5|filt0|del[2][13]~q ;
wire \string5|filt0|del~65_combout ;
wire \string5|filt0|del[3][13]~q ;
wire \string5|filt0|Add2~22_combout ;
wire \string5|filt0|regq[11]~46_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \string5|Mult1|auto_generated|op_1~20_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ;
wire \string5|filt0|del~4_combout ;
wire \string5|filt0|del[0][21]~q ;
wire \string5|filt0|del~5_combout ;
wire \string5|filt0|del[1][21]~q ;
wire \string5|filt0|Add1~38_combout ;
wire \string5|filt0|regq[19]~62_combout ;
wire \string5|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \string5|Mult1|auto_generated|op_1~12_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ;
wire \string5|filt0|del~24_combout ;
wire \string5|filt0|del[0][11]~q ;
wire \string5|filt0|Add1~18_combout ;
wire \string5|filt0|regq[9]~42_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \string5|Mult1|auto_generated|op_1~10_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \string5|filt0|del~26_combout ;
wire \string5|filt0|del[0][10]~q ;
wire \string5|filt0|Add1~16_combout ;
wire \string5|filt0|regq[8]~40_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \string5|Mult1|auto_generated|op_1~18_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \string5|filt0|del~6_combout ;
wire \string5|filt0|del[0][20]~q ;
wire \string5|filt0|del~7_combout ;
wire \string5|filt0|del[1][20]~q ;
wire \string5|filt0|Add1~36_combout ;
wire \string5|filt0|regq[18]~60_combout ;
wire \string5|Mult1|auto_generated|mac_mult3~dataout ;
wire \string5|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \string5|Mult1|auto_generated|op_1~8_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ;
wire \string5|filt0|del~28_combout ;
wire \string5|filt0|del[0][9]~q ;
wire \string5|filt0|del~29_combout ;
wire \string5|filt0|del[1][9]~q ;
wire \string5|filt0|Add1~14_combout ;
wire \string5|filt0|regq[7]~38_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \string5|Mult1|auto_generated|op_1~6_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \string5|filt0|del~30_combout ;
wire \string5|filt0|del[0][8]~q ;
wire \string5|filt0|Add1~12_combout ;
wire \string5|filt0|regq[6]~36_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \string5|Mult1|auto_generated|op_1~4_combout ;
wire \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ;
wire \string5|filt0|del~32_combout ;
wire \string5|filt0|del[0][7]~q ;
wire \string5|filt0|del~33_combout ;
wire \string5|filt0|del[1][7]~q ;
wire \string5|filt0|del~76_combout ;
wire \string5|filt0|del[2][7]~q ;
wire \string5|filt0|Add2~10_combout ;
wire \string5|filt0|regq[5]~34_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \string5|Mult1|auto_generated|op_1~2_combout ;
wire \string5|d~0_combout ;
wire \string5|filt0|del~34_combout ;
wire \string5|filt0|del[0][6]~q ;
wire \string5|filt0|del~35_combout ;
wire \string5|filt0|del[1][6]~q ;
wire \string5|filt0|Add1~8_combout ;
wire \string5|filt0|regq[4]~32_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \string5|d~2_combout ;
wire \string5|filt0|del~36_combout ;
wire \string5|filt0|del[0][5]~q ;
wire \string5|filt0|del~37_combout ;
wire \string5|filt0|del[1][5]~q ;
wire \string5|filt0|Add1~6_combout ;
wire \string5|filt0|regq[3]~30_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \string5|d~3_combout ;
wire \string5|filt0|del~38_combout ;
wire \string5|filt0|del[0][4]~q ;
wire \string5|filt0|Add1~4_combout ;
wire \string5|filt0|regq[2]~28_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \string5|Mult0|mult_core|romout[0][3]~26_combout ;
wire \string5|d~4_combout ;
wire \string5|filt0|del~40_combout ;
wire \string5|filt0|del[0][3]~q ;
wire \string5|filt0|del~41_combout ;
wire \string5|filt0|del[1][3]~q ;
wire \string5|filt0|Add1~2_combout ;
wire \string5|filt0|regq[1]~26_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \string5|d~6_combout ;
wire \string5|filt0|del~42_combout ;
wire \string5|filt0|del[0][2]~q ;
wire \string5|filt0|del~43_combout ;
wire \string5|filt0|del[1][2]~q ;
wire \string5|filt0|Add1~0_combout ;
wire \string5|filt0|regq[0]~24_combout ;
wire \string5|Mult1|auto_generated|mac_mult1~dataout ;
wire \string5|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \string5|Mult1|auto_generated|op_1~0_combout ;
wire \string5|d~1_combout ;
wire \string5|filt0|del~22_combout ;
wire \string5|filt0|del[0][12]~q ;
wire \string5|filt0|del~23_combout ;
wire \string5|filt0|del[1][12]~q ;
wire \string5|filt0|del~66_combout ;
wire \string5|filt0|del[2][12]~q ;
wire \string5|filt0|Add2~20_combout ;
wire \string5|filt0|regq[10]~44_combout ;
wire \string5|filt0|regq[10]~_Duplicate_1_q ;
wire \div|time_base_counter4~0_combout ;
wire \div|time_base_counter4~feeder_combout ;
wire \div|time_base_counter4~q ;
wire \div|time_base_counter4~_wirecell_combout ;
wire \string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
wire \KEY[1]~input_o ;
wire \string6|trig_sync_0~0_combout ;
wire \string6|trig_sync_0~q ;
wire \string6|trig_sync_1~feeder_combout ;
wire \string6|trig_sync_1~q ;
wire \string6|trig_now~0_combout ;
wire \string6|trig_now~q ;
wire \string6|trig_cnt~1_combout ;
wire \string6|trig_cnt~0_combout ;
wire \string6|trig_pulse~0_combout ;
wire \string6|count[0]~11_combout ;
wire \string6|LessThan1~0_combout ;
wire \string6|KP_state~10_combout ;
wire \string6|KP_state~11_combout ;
wire \string6|KP_state.10~q ;
wire \string6|count[9]~14_combout ;
wire \string6|count[9]~15_combout ;
wire \string6|count[0]~12 ;
wire \string6|count[1]~16_combout ;
wire \string6|count[1]~17 ;
wire \string6|count[2]~18_combout ;
wire \string6|count[2]~19 ;
wire \string6|count[3]~20_combout ;
wire \string6|count[3]~21 ;
wire \string6|count[4]~22_combout ;
wire \string6|count[4]~23 ;
wire \string6|count[5]~24_combout ;
wire \string6|count[5]~25 ;
wire \string6|count[6]~26_combout ;
wire \string6|count[6]~27 ;
wire \string6|count[7]~28_combout ;
wire \string6|count[7]~29 ;
wire \string6|count[8]~30_combout ;
wire \string6|count[8]~31 ;
wire \string6|count[9]~32_combout ;
wire \string6|count[9]~33 ;
wire \string6|count[10]~34_combout ;
wire \string6|count[9]~13_combout ;
wire \string6|KP_state~12_combout ;
wire \string6|KP_state.01~q ;
wire \string6|KP_state~8_combout ;
wire \string6|KP_state~9_combout ;
wire \string6|KP_state.00~q ;
wire \string6|rden~0_combout ;
wire \string6|rden~q ;
wire \string6|Mult0|mult_core|romout[1][2]~9_combout ;
wire \string6|Mult0|mult_core|romout[0][6]~10_combout ;
wire \string6|Mult0|mult_core|romout[1][9]~11_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \string6|d~5_combout ;
wire \string6|wr_ptr[0]~feeder_combout ;
wire \string6|wr_ptr[1]~feeder_combout ;
wire \string6|wr_ptr[2]~feeder_combout ;
wire \string6|wr_ptr[3]~feeder_combout ;
wire \string6|wr_ptr[4]~feeder_combout ;
wire \string6|wr_ptr[5]~feeder_combout ;
wire \string6|wr_ptr[6]~feeder_combout ;
wire \string6|wr_ptr[7]~feeder_combout ;
wire \string6|wr_ptr[8]~feeder_combout ;
wire \string6|wr_ptr[9]~feeder_combout ;
wire \string6|Mult0|mult_core|romout[2][9]~25_combout ;
wire \string6|Mult0|mult_core|romout[0][9]~6_combout ;
wire \string6|Mult0|mult_core|romout[1][6]~4_combout ;
wire \string6|Mult0|mult_core|romout[0][8]~7_combout ;
wire \string6|Mult0|mult_core|romout[0][7]~8_combout ;
wire \string6|Mult0|mult_core|romout[1][3]~combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \string6|Mult0|mult_core|romout[1][7]~3_combout ;
wire \string6|Mult0|mult_core|romout[0][10]~5_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \string6|Mult0|mult_core|romout[2][3]~combout ;
wire \string6|Mult0|mult_core|romout[2][2]~24_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \string6|Mult0|mult_core|romout[3][6]~15_combout ;
wire \string6|Mult0|mult_core|romout[2][9]~17_combout ;
wire \string6|Mult0|mult_core|romout[2][8]~18_combout ;
wire \string6|Mult0|mult_core|romout[3][3]~19_combout ;
wire \string6|Mult0|mult_core|romout[2][7]~20_combout ;
wire \string6|Mult0|mult_core|romout[3][2]~21_combout ;
wire \string6|Mult0|mult_core|romout[2][6]~22_combout ;
wire \string6|Mult0|mult_core|romout[3][1]~23_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \string6|Mult0|mult_core|romout[1][10]~0_combout ;
wire \string6|Mult0|mult_core|romout[1][9]~1_combout ;
wire \string6|Mult0|mult_core|romout[1][8]~2_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \string6|Mult0|mult_core|romout[3][7]~14_combout ;
wire \string6|Mult0|mult_core|romout[2][10]~16_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \string6|filt0|del~46_combout ;
wire \string6|filt0|del[2][22]~q ;
wire \string6|filt0|del~47_combout ;
wire \string6|filt0|del[3][22]~q ;
wire \string6|filt0|del~49_combout ;
wire \string6|filt0|del[3][21]~q ;
wire \string6|filt0|del~52_combout ;
wire \string6|filt0|del[2][19]~q ;
wire \string6|filt0|del~53_combout ;
wire \string6|filt0|del[3][19]~q ;
wire \string6|Mult0|mult_core|romout[3][8]~13_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \string6|Mult1|auto_generated|mac_mult3~0 ;
wire \string6|Mult1|auto_generated|mac_mult3~1 ;
wire \string6|Mult1|auto_generated|mac_mult3~2 ;
wire \string6|Mult1|auto_generated|mac_mult3~3 ;
wire \string6|Mult1|auto_generated|mac_mult3~4 ;
wire \string6|Mult1|auto_generated|mac_mult3~5 ;
wire \string6|Mult1|auto_generated|mac_mult3~6 ;
wire \string6|Mult1|auto_generated|mac_mult3~7 ;
wire \string6|Mult1|auto_generated|mac_mult3~8 ;
wire \string6|Mult1|auto_generated|mac_mult3~9 ;
wire \string6|Mult1|auto_generated|mac_mult3~10 ;
wire \string6|Mult1|auto_generated|mac_mult3~11 ;
wire \string6|Mult1|auto_generated|mac_mult3~12 ;
wire \string6|Mult1|auto_generated|mac_mult3~13 ;
wire \string6|Mult1|auto_generated|mac_mult3~14 ;
wire \string6|Mult1|auto_generated|mac_mult3~15 ;
wire \string6|Mult1|auto_generated|mac_mult3~16 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \string6|Mult1|auto_generated|op_2~1 ;
wire \string6|Mult1|auto_generated|op_2~3 ;
wire \string6|Mult1|auto_generated|op_2~4_combout ;
wire \string6|Mult1|auto_generated|op_2~0_combout ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \string6|Mult1|auto_generated|op_2~5 ;
wire \string6|Mult1|auto_generated|op_2~6_combout ;
wire \string6|Mult1|auto_generated|op_1~29 ;
wire \string6|Mult1|auto_generated|op_1~30_combout ;
wire \string6|Mult0|mult_core|romout[3][9]~12_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \string6|Mult1|auto_generated|op_2~7 ;
wire \string6|Mult1|auto_generated|op_2~8_combout ;
wire \string6|Mult1|auto_generated|op_1~31 ;
wire \string6|Mult1|auto_generated|op_1~32_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \string6|Mult1|auto_generated|op_2~9 ;
wire \string6|Mult1|auto_generated|op_2~10_combout ;
wire \string6|Mult1|auto_generated|op_1~33 ;
wire \string6|Mult1|auto_generated|op_1~34_combout ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ;
wire \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \string6|filt0|del~16_combout ;
wire \string6|filt0|del[0][15]~q ;
wire \string6|filt0|del~17_combout ;
wire \string6|filt0|del[1][15]~q ;
wire \string6|filt0|del~21_combout ;
wire \string6|filt0|del[1][13]~q ;
wire \string6|filt0|del~29_combout ;
wire \string6|filt0|del[1][9]~q ;
wire \string6|filt0|Add1~1 ;
wire \string6|filt0|Add1~3 ;
wire \string6|filt0|Add1~5 ;
wire \string6|filt0|Add1~7 ;
wire \string6|filt0|Add1~9 ;
wire \string6|filt0|Add1~11 ;
wire \string6|filt0|Add1~13 ;
wire \string6|filt0|Add1~15 ;
wire \string6|filt0|Add1~17 ;
wire \string6|filt0|Add1~19 ;
wire \string6|filt0|Add1~21 ;
wire \string6|filt0|Add1~23 ;
wire \string6|filt0|Add1~25 ;
wire \string6|filt0|Add1~26_combout ;
wire \string6|filt0|del~60_combout ;
wire \string6|filt0|del[2][15]~q ;
wire \string6|filt0|del~61_combout ;
wire \string6|filt0|del[3][15]~q ;
wire \string6|filt0|del~64_combout ;
wire \string6|filt0|del[2][13]~q ;
wire \string6|filt0|del~65_combout ;
wire \string6|filt0|del[3][13]~q ;
wire \string6|filt0|del~67_combout ;
wire \string6|filt0|del[3][12]~q ;
wire \string6|filt0|del~68_combout ;
wire \string6|filt0|del[2][11]~q ;
wire \string6|filt0|del~69_combout ;
wire \string6|filt0|del[3][11]~q ;
wire \string6|filt0|del~72_combout ;
wire \string6|filt0|del[2][9]~q ;
wire \string6|filt0|del~73_combout ;
wire \string6|filt0|del[3][9]~q ;
wire \string6|filt0|del~74_combout ;
wire \string6|filt0|del[2][8]~q ;
wire \string6|filt0|del~75_combout ;
wire \string6|filt0|del[3][8]~q ;
wire \string6|filt0|del~79_combout ;
wire \string6|filt0|del[3][6]~q ;
wire \string6|filt0|del~81_combout ;
wire \string6|filt0|del[3][5]~q ;
wire \string6|filt0|del~83_combout ;
wire \string6|filt0|del[3][4]~q ;
wire \string6|filt0|del~85_combout ;
wire \string6|filt0|del[3][3]~q ;
wire \string6|filt0|del~87_combout ;
wire \string6|filt0|del[3][2]~q ;
wire \string6|filt0|Add2~1 ;
wire \string6|filt0|Add2~3 ;
wire \string6|filt0|Add2~5 ;
wire \string6|filt0|Add2~7 ;
wire \string6|filt0|Add2~9 ;
wire \string6|filt0|Add2~11 ;
wire \string6|filt0|Add2~13 ;
wire \string6|filt0|Add2~15 ;
wire \string6|filt0|Add2~17 ;
wire \string6|filt0|Add2~19 ;
wire \string6|filt0|Add2~21 ;
wire \string6|filt0|Add2~23 ;
wire \string6|filt0|Add2~25 ;
wire \string6|filt0|Add2~26_combout ;
wire \string6|filt0|Add1~24_combout ;
wire \string6|filt0|Add2~22_combout ;
wire \string6|filt0|Add1~20_combout ;
wire \string6|filt0|Add2~18_combout ;
wire \string6|filt0|Add1~16_combout ;
wire \string6|filt0|Add2~14_combout ;
wire \string6|filt0|Add2~12_combout ;
wire \string6|filt0|Add1~10_combout ;
wire \string6|filt0|Add1~8_combout ;
wire \string6|filt0|Add1~6_combout ;
wire \string6|filt0|Add1~4_combout ;
wire \string6|filt0|Add1~2_combout ;
wire \string6|filt0|Add1~0_combout ;
wire \string6|filt0|regq[0]~25 ;
wire \string6|filt0|regq[1]~27 ;
wire \string6|filt0|regq[2]~29 ;
wire \string6|filt0|regq[3]~31 ;
wire \string6|filt0|regq[4]~33 ;
wire \string6|filt0|regq[5]~35 ;
wire \string6|filt0|regq[6]~37 ;
wire \string6|filt0|regq[7]~39 ;
wire \string6|filt0|regq[8]~41 ;
wire \string6|filt0|regq[9]~43 ;
wire \string6|filt0|regq[10]~45 ;
wire \string6|filt0|regq[11]~47 ;
wire \string6|filt0|regq[12]~49 ;
wire \string6|filt0|regq[13]~50_combout ;
wire \string6|filt0|del~14_combout ;
wire \string6|filt0|del[0][16]~q ;
wire \string6|filt0|del~15_combout ;
wire \string6|filt0|del[1][16]~q ;
wire \string6|filt0|Add1~27 ;
wire \string6|filt0|Add1~28_combout ;
wire \string6|filt0|del~58_combout ;
wire \string6|filt0|del[2][16]~q ;
wire \string6|filt0|del~59_combout ;
wire \string6|filt0|del[3][16]~q ;
wire \string6|filt0|Add2~27 ;
wire \string6|filt0|Add2~28_combout ;
wire \string6|filt0|regq[13]~51 ;
wire \string6|filt0|regq[14]~52_combout ;
wire \string6|filt0|del~12_combout ;
wire \string6|filt0|del[0][17]~q ;
wire \string6|filt0|del~13_combout ;
wire \string6|filt0|del[1][17]~q ;
wire \string6|filt0|del~56_combout ;
wire \string6|filt0|del[2][17]~q ;
wire \string6|filt0|del~57_combout ;
wire \string6|filt0|del[3][17]~q ;
wire \string6|filt0|Add2~29 ;
wire \string6|filt0|Add2~30_combout ;
wire \string6|filt0|Add1~29 ;
wire \string6|filt0|Add1~30_combout ;
wire \string6|filt0|regq[14]~53 ;
wire \string6|filt0|regq[15]~54_combout ;
wire \string6|filt0|Add2~31 ;
wire \string6|filt0|Add2~32_combout ;
wire \string6|filt0|Add1~31 ;
wire \string6|filt0|Add1~32_combout ;
wire \string6|filt0|regq[15]~55 ;
wire \string6|filt0|regq[16]~56_combout ;
wire \string6|filt0|Add2~34_combout ;
wire \string6|filt0|Add1~33 ;
wire \string6|filt0|Add1~34_combout ;
wire \string6|filt0|regq[16]~57 ;
wire \string6|filt0|regq[17]~58_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \string6|Mult1|auto_generated|mac_mult1~0 ;
wire \string6|Mult1|auto_generated|mac_mult1~1 ;
wire \string6|Mult1|auto_generated|mac_mult1~2 ;
wire \string6|Mult1|auto_generated|mac_mult1~3 ;
wire \string6|Mult1|auto_generated|mac_mult1~4 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \string6|Mult1|auto_generated|mac_out4~dataout ;
wire \string6|Mult1|auto_generated|op_1~1 ;
wire \string6|Mult1|auto_generated|op_1~3 ;
wire \string6|Mult1|auto_generated|op_1~5 ;
wire \string6|Mult1|auto_generated|op_1~7 ;
wire \string6|Mult1|auto_generated|op_1~9 ;
wire \string6|Mult1|auto_generated|op_1~11 ;
wire \string6|Mult1|auto_generated|op_1~13 ;
wire \string6|Mult1|auto_generated|op_1~15 ;
wire \string6|Mult1|auto_generated|op_1~16_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ;
wire \string6|filt0|del~18_combout ;
wire \string6|filt0|del[0][14]~q ;
wire \string6|filt0|del~19_combout ;
wire \string6|filt0|del[1][14]~q ;
wire \string6|filt0|del~62_combout ;
wire \string6|filt0|del[2][14]~q ;
wire \string6|filt0|del~63_combout ;
wire \string6|filt0|del[3][14]~q ;
wire \string6|filt0|Add2~24_combout ;
wire \string6|filt0|regq[12]~48_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \string6|Mult1|auto_generated|op_1~17 ;
wire \string6|Mult1|auto_generated|op_1~19 ;
wire \string6|Mult1|auto_generated|op_1~21 ;
wire \string6|Mult1|auto_generated|op_1~23 ;
wire \string6|Mult1|auto_generated|op_1~25 ;
wire \string6|Mult1|auto_generated|op_1~27 ;
wire \string6|Mult1|auto_generated|op_1~28_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ;
wire \string6|filt0|del~10_combout ;
wire \string6|filt0|del[0][18]~q ;
wire \string6|filt0|del~11_combout ;
wire \string6|filt0|del[1][18]~q ;
wire \string6|filt0|del~54_combout ;
wire \string6|filt0|del[2][18]~q ;
wire \string6|filt0|del~55_combout ;
wire \string6|filt0|del[3][18]~q ;
wire \string6|filt0|Add2~33 ;
wire \string6|filt0|Add2~35 ;
wire \string6|filt0|Add2~37 ;
wire \string6|filt0|Add2~39 ;
wire \string6|filt0|Add2~41 ;
wire \string6|filt0|Add2~43 ;
wire \string6|filt0|Add2~44_combout ;
wire \string6|filt0|Add1~45 ;
wire \string6|filt0|Add1~46_combout ;
wire \string6|filt0|Add1~42_combout ;
wire \string6|filt0|Add2~40_combout ;
wire \string6|filt0|Add1~38_combout ;
wire \string6|filt0|Add1~36_combout ;
wire \string6|filt0|regq[17]~59 ;
wire \string6|filt0|regq[18]~61 ;
wire \string6|filt0|regq[19]~63 ;
wire \string6|filt0|regq[20]~65 ;
wire \string6|filt0|regq[21]~67 ;
wire \string6|filt0|regq[22]~69 ;
wire \string6|filt0|regq[23]~70_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \string6|Mult1|auto_generated|op_2~2_combout ;
wire \string6|Mult1|auto_generated|op_1~26_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \string6|filt0|del~8_combout ;
wire \string6|filt0|del[0][19]~q ;
wire \string6|filt0|del~9_combout ;
wire \string6|filt0|del[1][19]~q ;
wire \string6|filt0|Add1~35 ;
wire \string6|filt0|Add1~37 ;
wire \string6|filt0|Add1~39 ;
wire \string6|filt0|Add1~41 ;
wire \string6|filt0|Add1~43 ;
wire \string6|filt0|Add1~44_combout ;
wire \string6|filt0|regq[22]~68_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \string6|Mult1|auto_generated|op_1~14_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \string6|filt0|del~20_combout ;
wire \string6|filt0|del[0][13]~q ;
wire \string6|filt0|Add1~22_combout ;
wire \string6|filt0|regq[11]~46_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \string6|Mult1|auto_generated|op_1~24_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ;
wire \string6|filt0|del~0_combout ;
wire \string6|filt0|del[0][23]~q ;
wire \string6|filt0|del~1_combout ;
wire \string6|filt0|del[1][23]~q ;
wire \string6|filt0|del~44_combout ;
wire \string6|filt0|del[2][23]~q ;
wire \string6|filt0|del~45_combout ;
wire \string6|filt0|del[3][23]~q ;
wire \string6|filt0|Add2~42_combout ;
wire \string6|filt0|regq[21]~66_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \string6|Mult1|auto_generated|op_1~12_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ;
wire \string6|filt0|del~24_combout ;
wire \string6|filt0|del[0][11]~q ;
wire \string6|filt0|del~25_combout ;
wire \string6|filt0|del[1][11]~q ;
wire \string6|filt0|Add1~18_combout ;
wire \string6|filt0|regq[9]~42_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \string6|Mult1|auto_generated|op_1~22_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \string6|filt0|del~2_combout ;
wire \string6|filt0|del[0][22]~q ;
wire \string6|filt0|del~3_combout ;
wire \string6|filt0|del[1][22]~q ;
wire \string6|filt0|Add1~40_combout ;
wire \string6|filt0|regq[20]~64_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \string6|Mult1|auto_generated|op_1~10_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \string6|filt0|del~26_combout ;
wire \string6|filt0|del[0][10]~q ;
wire \string6|filt0|del~27_combout ;
wire \string6|filt0|del[1][10]~q ;
wire \string6|filt0|del~70_combout ;
wire \string6|filt0|del[2][10]~q ;
wire \string6|filt0|del~71_combout ;
wire \string6|filt0|del[3][10]~q ;
wire \string6|filt0|Add2~16_combout ;
wire \string6|filt0|regq[8]~40_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \string6|Mult1|auto_generated|op_1~20_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ;
wire \string6|filt0|del~4_combout ;
wire \string6|filt0|del[0][21]~q ;
wire \string6|filt0|del~5_combout ;
wire \string6|filt0|del[1][21]~q ;
wire \string6|filt0|del~48_combout ;
wire \string6|filt0|del[2][21]~q ;
wire \string6|filt0|Add2~38_combout ;
wire \string6|filt0|regq[19]~62_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \string6|Mult1|auto_generated|op_1~8_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ;
wire \string6|filt0|del~28_combout ;
wire \string6|filt0|del[0][9]~q ;
wire \string6|filt0|Add1~14_combout ;
wire \string6|filt0|regq[7]~38_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \string6|Mult1|auto_generated|op_1~18_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \string6|filt0|del~6_combout ;
wire \string6|filt0|del[0][20]~q ;
wire \string6|filt0|del~7_combout ;
wire \string6|filt0|del[1][20]~q ;
wire \string6|filt0|del~50_combout ;
wire \string6|filt0|del[2][20]~q ;
wire \string6|filt0|del~51_combout ;
wire \string6|filt0|del[3][20]~q ;
wire \string6|filt0|Add2~36_combout ;
wire \string6|filt0|regq[18]~60_combout ;
wire \string6|Mult1|auto_generated|mac_mult3~dataout ;
wire \string6|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \string6|Mult1|auto_generated|op_1~6_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \string6|filt0|del~30_combout ;
wire \string6|filt0|del[0][8]~q ;
wire \string6|filt0|del~31_combout ;
wire \string6|filt0|del[1][8]~q ;
wire \string6|filt0|Add1~12_combout ;
wire \string6|filt0|regq[6]~36_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \string6|Mult1|auto_generated|op_1~4_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ;
wire \string6|filt0|del~32_combout ;
wire \string6|filt0|del[0][7]~q ;
wire \string6|filt0|del~33_combout ;
wire \string6|filt0|del[1][7]~q ;
wire \string6|filt0|del~76_combout ;
wire \string6|filt0|del[2][7]~q ;
wire \string6|filt0|del~77_combout ;
wire \string6|filt0|del[3][7]~q ;
wire \string6|filt0|Add2~10_combout ;
wire \string6|filt0|regq[5]~34_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \string6|Mult1|auto_generated|op_1~2_combout ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \string6|d~0_combout ;
wire \string6|filt0|del~34_combout ;
wire \string6|filt0|del[0][6]~q ;
wire \string6|filt0|del~35_combout ;
wire \string6|filt0|del[1][6]~q ;
wire \string6|filt0|del~78_combout ;
wire \string6|filt0|del[2][6]~q ;
wire \string6|filt0|Add2~8_combout ;
wire \string6|filt0|regq[4]~32_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \string6|d~2_combout ;
wire \string6|filt0|del~36_combout ;
wire \string6|filt0|del[0][5]~q ;
wire \string6|filt0|del~37_combout ;
wire \string6|filt0|del[1][5]~q ;
wire \string6|filt0|del~80_combout ;
wire \string6|filt0|del[2][5]~q ;
wire \string6|filt0|Add2~6_combout ;
wire \string6|filt0|regq[3]~30_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \string6|d~3_combout ;
wire \string6|filt0|del~38_combout ;
wire \string6|filt0|del[0][4]~q ;
wire \string6|filt0|del~39_combout ;
wire \string6|filt0|del[1][4]~q ;
wire \string6|filt0|del~82_combout ;
wire \string6|filt0|del[2][4]~q ;
wire \string6|filt0|Add2~4_combout ;
wire \string6|filt0|regq[2]~28_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \string6|Mult0|mult_core|romout[0][3]~26_combout ;
wire \string6|d~4_combout ;
wire \string6|filt0|del~40_combout ;
wire \string6|filt0|del[0][3]~q ;
wire \string6|filt0|del~41_combout ;
wire \string6|filt0|del[1][3]~q ;
wire \string6|filt0|del~84_combout ;
wire \string6|filt0|del[2][3]~q ;
wire \string6|filt0|Add2~2_combout ;
wire \string6|filt0|regq[1]~26_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \string6|d~6_combout ;
wire \string6|filt0|del~42_combout ;
wire \string6|filt0|del[0][2]~q ;
wire \string6|filt0|del~43_combout ;
wire \string6|filt0|del[1][2]~q ;
wire \string6|filt0|del~86_combout ;
wire \string6|filt0|del[2][2]~q ;
wire \string6|filt0|Add2~0_combout ;
wire \string6|filt0|regq[0]~24_combout ;
wire \string6|Mult1|auto_generated|mac_mult1~dataout ;
wire \string6|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \string6|Mult1|auto_generated|op_1~0_combout ;
wire \string6|d~1_combout ;
wire \string6|filt0|del~22_combout ;
wire \string6|filt0|del[0][12]~q ;
wire \string6|filt0|del~23_combout ;
wire \string6|filt0|del[1][12]~q ;
wire \string6|filt0|del~66_combout ;
wire \string6|filt0|del[2][12]~q ;
wire \string6|filt0|Add2~20_combout ;
wire \string6|filt0|regq[10]~44_combout ;
wire \string6|filt0|regq[10]~_Duplicate_1_q ;
wire \string6|filt0|regq[9]~_Duplicate_1_q ;
wire \string5|filt0|regq[9]~_Duplicate_1_q ;
wire \string6|filt0|regq[8]~_Duplicate_1_q ;
wire \string5|filt0|regq[8]~_Duplicate_1_q ;
wire \string6|filt0|regq[7]~_Duplicate_1_q ;
wire \string5|filt0|regq[7]~_Duplicate_1_q ;
wire \string5|filt0|regq[6]~_Duplicate_1_q ;
wire \string6|filt0|regq[6]~_Duplicate_1_q ;
wire \string6|filt0|regq[5]~_Duplicate_1_q ;
wire \string5|filt0|regq[5]~_Duplicate_1_q ;
wire \string5|filt0|regq[4]~_Duplicate_1_q ;
wire \string6|filt0|regq[4]~_Duplicate_1_q ;
wire \string6|filt0|regq[3]~_Duplicate_1_q ;
wire \string5|filt0|regq[3]~_Duplicate_1_q ;
wire \string6|filt0|regq[2]~_Duplicate_1_q ;
wire \string5|filt0|regq[2]~_Duplicate_1_q ;
wire \Add7~1 ;
wire \Add7~3 ;
wire \Add7~5 ;
wire \Add7~7 ;
wire \Add7~9 ;
wire \Add7~11 ;
wire \Add7~13 ;
wire \Add7~15 ;
wire \Add7~16_combout ;
wire \Add8~14_combout ;
wire \Add7~14_combout ;
wire \Add8~12_combout ;
wire \Add7~12_combout ;
wire \Add8~10_combout ;
wire \Add7~10_combout ;
wire \Add8~8_combout ;
wire \Add7~8_combout ;
wire \Add7~6_combout ;
wire \Add8~6_combout ;
wire \Add7~4_combout ;
wire \Add8~4_combout ;
wire \Add7~2_combout ;
wire \Add8~2_combout ;
wire \Add8~0_combout ;
wire \Add7~0_combout ;
wire \Add9~1 ;
wire \Add9~3 ;
wire \Add9~5 ;
wire \Add9~7 ;
wire \Add9~9 ;
wire \Add9~11 ;
wire \Add9~13 ;
wire \Add9~15 ;
wire \Add9~16_combout ;
wire \Add9~4_combout ;
wire \Add9~0_combout ;
wire \Add9~2_combout ;
wire \Add9~6_combout ;
wire \effect|Mult0|mult_core|romout[0][8]~7_combout ;
wire \Add9~10_combout ;
wire \Add9~14_combout ;
wire \Add9~12_combout ;
wire \Add9~8_combout ;
wire \effect|Mult0|mult_core|romout[1][6]~4_combout ;
wire \effect|Mult0|mult_core|romout[0][7]~8_combout ;
wire \effect|Mult0|mult_core|romout[1][3]~combout ;
wire \effect|Mult0|mult_core|romout[1][2]~9_combout ;
wire \effect|Mult0|mult_core|romout[0][6]~10_combout ;
wire \effect|Mult0|mult_core|romout[1][9]~11_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \string4|filt0|regq[11]~_Duplicate_1_q ;
wire \string3|filt0|regq[11]~_Duplicate_1_q ;
wire \Add8~17 ;
wire \Add8~18_combout ;
wire \string5|filt0|regq[11]~_Duplicate_1_q ;
wire \string6|filt0|regq[11]~_Duplicate_1_q ;
wire \Add7~17 ;
wire \Add7~18_combout ;
wire \Add9~17 ;
wire \Add9~18_combout ;
wire \effect|Mult0|mult_core|romout[2][9]~24_combout ;
wire \effect|Mult0|mult_core|romout[0][9]~6_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \string6|filt0|regq[12]~_Duplicate_1_q ;
wire \string5|filt0|regq[12]~_Duplicate_1_q ;
wire \Add7~19 ;
wire \Add7~20_combout ;
wire \string3|filt0|regq[12]~_Duplicate_1_q ;
wire \string4|filt0|regq[12]~_Duplicate_1_q ;
wire \Add8~19 ;
wire \Add8~20_combout ;
wire \Add9~19 ;
wire \Add9~20_combout ;
wire \effect|Mult0|mult_core|romout[2][2]~23_combout ;
wire \effect|Mult0|mult_core|romout[0][10]~5_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \effect|Mult1|auto_generated|mac_mult3~0 ;
wire \effect|Mult1|auto_generated|mac_mult3~1 ;
wire \effect|Mult1|auto_generated|mac_mult3~2 ;
wire \effect|Mult1|auto_generated|mac_mult3~3 ;
wire \effect|Mult1|auto_generated|mac_mult3~4 ;
wire \effect|Mult1|auto_generated|mac_mult3~5 ;
wire \effect|Mult1|auto_generated|mac_mult3~6 ;
wire \effect|Mult1|auto_generated|mac_mult3~7 ;
wire \effect|Mult1|auto_generated|mac_mult3~8 ;
wire \effect|Mult1|auto_generated|mac_mult3~9 ;
wire \effect|Mult1|auto_generated|mac_mult3~10 ;
wire \effect|Mult1|auto_generated|mac_mult3~11 ;
wire \effect|Mult1|auto_generated|mac_mult3~12 ;
wire \effect|Mult1|auto_generated|mac_mult3~13 ;
wire \effect|Mult1|auto_generated|mac_mult3~14 ;
wire \effect|Mult1|auto_generated|mac_mult3~15 ;
wire \effect|Mult1|auto_generated|mac_mult3~16 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \string4|filt0|regq[13]~_Duplicate_1_q ;
wire \string3|filt0|regq[13]~_Duplicate_1_q ;
wire \Add8~21 ;
wire \Add8~22_combout ;
wire \string5|filt0|regq[13]~_Duplicate_1_q ;
wire \string6|filt0|regq[13]~_Duplicate_1_q ;
wire \Add7~21 ;
wire \Add7~22_combout ;
wire \Add9~21 ;
wire \Add9~22_combout ;
wire \effect|Mult0|mult_core|romout[2][6]~21_combout ;
wire \string3|filt0|regq[15]~_Duplicate_1_q ;
wire \string4|filt0|regq[15]~_Duplicate_1_q ;
wire \string4|filt0|regq[14]~_Duplicate_1_q ;
wire \string3|filt0|regq[14]~_Duplicate_1_q ;
wire \Add8~23 ;
wire \Add8~25 ;
wire \Add8~26_combout ;
wire \string6|filt0|regq[15]~_Duplicate_1_q ;
wire \string5|filt0|regq[15]~_Duplicate_1_q ;
wire \string6|filt0|regq[14]~_Duplicate_1_q ;
wire \string5|filt0|regq[14]~_Duplicate_1_q ;
wire \Add7~23 ;
wire \Add7~25 ;
wire \Add7~26_combout ;
wire \Add8~24_combout ;
wire \Add7~24_combout ;
wire \Add9~23 ;
wire \Add9~25 ;
wire \Add9~26_combout ;
wire \Add9~24_combout ;
wire \effect|Mult0|mult_core|romout[3][1]~22_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \effect|Mult0|mult_core|romout[1][9]~1_combout ;
wire \effect|Mult0|mult_core|romout[1][8]~2_combout ;
wire \effect|Mult0|mult_core|romout[1][7]~3_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \effect|Mult0|mult_core|romout[2][3]~combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \effect|filt0|del~5_combout ;
wire \effect|filt0|del[1][18]~q ;
wire \effect|filt0|del~6_combout ;
wire \effect|filt0|del[1][17]~q ;
wire \effect|filt0|del~8_combout ;
wire \effect|filt0|del[1][15]~q ;
wire \effect|filt0|del~11_combout ;
wire \effect|filt0|del[1][12]~q ;
wire \effect|filt0|del~15_combout ;
wire \effect|filt0|del[1][8]~q ;
wire \effect|filt0|del~17_combout ;
wire \effect|filt0|del[1][6]~q ;
wire \effect|filt0|del~19_combout ;
wire \effect|filt0|del[1][4]~q ;
wire \effect|filt0|del~21_combout ;
wire \effect|filt0|del[1][2]~q ;
wire \effect|filt0|regq[0]~25 ;
wire \effect|filt0|regq[1]~27 ;
wire \effect|filt0|regq[2]~29 ;
wire \effect|filt0|regq[3]~31 ;
wire \effect|filt0|regq[4]~33 ;
wire \effect|filt0|regq[5]~35 ;
wire \effect|filt0|regq[6]~37 ;
wire \effect|filt0|regq[7]~39 ;
wire \effect|filt0|regq[8]~41 ;
wire \effect|filt0|regq[9]~43 ;
wire \effect|filt0|regq[10]~45 ;
wire \effect|filt0|regq[11]~47 ;
wire \effect|filt0|regq[12]~49 ;
wire \effect|filt0|regq[13]~51 ;
wire \effect|filt0|regq[14]~53 ;
wire \effect|filt0|regq[15]~55 ;
wire \effect|filt0|regq[16]~57 ;
wire \effect|filt0|regq[17]~58_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \effect|Mult1|auto_generated|mac_mult1~0 ;
wire \effect|Mult1|auto_generated|mac_mult1~1 ;
wire \effect|Mult1|auto_generated|mac_mult1~2 ;
wire \effect|Mult1|auto_generated|mac_mult1~3 ;
wire \effect|Mult1|auto_generated|mac_mult1~4 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \effect|Mult1|auto_generated|mac_out4~dataout ;
wire \effect|Mult1|auto_generated|op_1~1 ;
wire \effect|Mult1|auto_generated|op_1~3 ;
wire \effect|Mult1|auto_generated|op_1~5 ;
wire \effect|Mult1|auto_generated|op_1~7 ;
wire \effect|Mult1|auto_generated|op_1~9 ;
wire \effect|Mult1|auto_generated|op_1~11 ;
wire \effect|Mult1|auto_generated|op_1~13 ;
wire \effect|Mult1|auto_generated|op_1~15 ;
wire \effect|Mult1|auto_generated|op_1~17 ;
wire \effect|Mult1|auto_generated|op_1~19 ;
wire \effect|Mult1|auto_generated|op_1~21 ;
wire \effect|Mult1|auto_generated|op_1~22_combout ;
wire \string4|filt0|regq[16]~_Duplicate_1_q ;
wire \string3|filt0|regq[16]~_Duplicate_1_q ;
wire \Add8~27 ;
wire \Add8~28_combout ;
wire \string5|filt0|regq[16]~_Duplicate_1_q ;
wire \string6|filt0|regq[16]~_Duplicate_1_q ;
wire \Add7~27 ;
wire \Add7~28_combout ;
wire \Add9~27 ;
wire \Add9~28_combout ;
wire \string6|filt0|regq[17]~_Duplicate_1_q ;
wire \string5|filt0|regq[17]~_Duplicate_1_q ;
wire \Add7~29 ;
wire \Add7~30_combout ;
wire \string3|filt0|regq[17]~_Duplicate_1_q ;
wire \string4|filt0|regq[17]~_Duplicate_1_q ;
wire \Add8~29 ;
wire \Add8~30_combout ;
wire \Add9~29 ;
wire \Add9~30_combout ;
wire \effect|Mult0|mult_core|romout[3][6]~14_combout ;
wire \effect|Mult0|mult_core|romout[2][9]~16_combout ;
wire \effect|Mult0|mult_core|romout[2][8]~17_combout ;
wire \effect|Mult0|mult_core|romout[2][7]~19_combout ;
wire \effect|Mult0|mult_core|romout[3][3]~18_combout ;
wire \effect|Mult0|mult_core|romout[3][2]~20_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \effect|Mult0|mult_core|romout[1][10]~0_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ;
wire \effect|wr_ptr[0]~feeder_combout ;
wire \effect|wr_ptr[1]~feeder_combout ;
wire \effect|wr_ptr[2]~feeder_combout ;
wire \effect|wr_ptr[3]~feeder_combout ;
wire \effect|wr_ptr[4]~feeder_combout ;
wire \effect|wr_ptr[5]~feeder_combout ;
wire \effect|wr_ptr[6]~feeder_combout ;
wire \effect|wr_ptr[7]~feeder_combout ;
wire \effect|wr_ptr[9]~feeder_combout ;
wire \effect|wr_ptr[10]~feeder_combout ;
wire \effect|wr_ptr[11]~feeder_combout ;
wire \effect|wr_ptr[12]~feeder_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13_combout ;
wire \effect|filt0|del[0][17]~q ;
wire \effect|filt0|regq[16]~56_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \effect|Mult1|auto_generated|op_1~20_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout ;
wire \effect|filt0|del[0][16]~q ;
wire \effect|filt0|del~7_combout ;
wire \effect|filt0|del[1][16]~q ;
wire \effect|filt0|regq[15]~54_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \effect|Mult1|auto_generated|op_1~18_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17_combout ;
wire \effect|filt0|del[0][15]~q ;
wire \effect|filt0|regq[14]~52_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \effect|Mult1|auto_generated|op_1~16_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19_combout ;
wire \effect|filt0|del[0][14]~q ;
wire \effect|filt0|del~9_combout ;
wire \effect|filt0|del[1][14]~q ;
wire \effect|filt0|regq[13]~50_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \effect|Mult1|auto_generated|op_1~14_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21_combout ;
wire \effect|filt0|del[0][13]~q ;
wire \effect|filt0|del~10_combout ;
wire \effect|filt0|del[1][13]~q ;
wire \effect|filt0|regq[12]~48_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \effect|Mult1|auto_generated|op_1~12_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23_combout ;
wire \effect|filt0|del[0][12]~q ;
wire \effect|filt0|regq[11]~46_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \effect|Mult1|auto_generated|op_1~10_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25_combout ;
wire \effect|filt0|del[0][11]~q ;
wire \effect|filt0|del~12_combout ;
wire \effect|filt0|del[1][11]~q ;
wire \effect|filt0|regq[10]~44_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \effect|Mult1|auto_generated|op_1~8_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27_combout ;
wire \effect|filt0|del[0][10]~q ;
wire \effect|filt0|del~13_combout ;
wire \effect|filt0|del[1][10]~q ;
wire \effect|filt0|regq[9]~42_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \effect|Mult1|auto_generated|op_1~6_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29_combout ;
wire \effect|filt0|del[0][9]~q ;
wire \effect|filt0|del~14_combout ;
wire \effect|filt0|del[1][9]~q ;
wire \effect|filt0|regq[8]~40_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \effect|Mult1|auto_generated|op_1~4_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31_combout ;
wire \effect|filt0|del[0][8]~q ;
wire \effect|filt0|regq[7]~38_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \effect|Mult1|auto_generated|op_1~2_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \effect|d~0_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33_combout ;
wire \effect|filt0|del[0][7]~q ;
wire \effect|filt0|del~16_combout ;
wire \effect|filt0|del[1][7]~q ;
wire \effect|filt0|regq[6]~36_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \effect|Mult1|auto_generated|op_1~0_combout ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \effect|d~1_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35_combout ;
wire \effect|filt0|del[0][6]~q ;
wire \effect|filt0|regq[5]~34_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \effect|d~2_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37_combout ;
wire \effect|filt0|del[0][5]~q ;
wire \effect|filt0|del~18_combout ;
wire \effect|filt0|del[1][5]~q ;
wire \effect|filt0|regq[4]~32_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \effect|d~3_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39_combout ;
wire \effect|filt0|del[0][4]~q ;
wire \effect|filt0|regq[3]~30_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \effect|Mult0|mult_core|romout[0][3]~combout ;
wire \effect|d~4_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41_combout ;
wire \effect|filt0|del[0][3]~q ;
wire \effect|filt0|del~20_combout ;
wire \effect|filt0|del[1][3]~q ;
wire \effect|filt0|regq[2]~28_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \effect|Mult0|mult_core|romout[0][2]~25_combout ;
wire \effect|d~5_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout ;
wire \effect|filt0|del[0][2]~q ;
wire \effect|filt0|regq[1]~26_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \effect|d~6_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45_combout ;
wire \effect|filt0|del[0][1]~q ;
wire \effect|filt0|del~22_combout ;
wire \effect|filt0|del[1][1]~q ;
wire \effect|filt0|regq[0]~24_combout ;
wire \effect|Mult1|auto_generated|mac_mult1~dataout ;
wire \effect|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \effect|Mult1|auto_generated|op_2~0_combout ;
wire \effect|Mult1|auto_generated|op_1~23 ;
wire \effect|Mult1|auto_generated|op_1~24_combout ;
wire \effect|Mult0|mult_core|romout[2][10]~15_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11_combout ;
wire \effect|filt0|del[0][18]~q ;
wire \effect|filt0|regq[17]~59 ;
wire \effect|filt0|regq[18]~61 ;
wire \effect|filt0|regq[19]~63 ;
wire \effect|filt0|regq[20]~65 ;
wire \effect|filt0|regq[21]~67 ;
wire \effect|filt0|regq[22]~68_combout ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \effect|Mult1|auto_generated|op_2~1 ;
wire \effect|Mult1|auto_generated|op_2~3 ;
wire \effect|Mult1|auto_generated|op_2~5 ;
wire \effect|Mult1|auto_generated|op_2~7 ;
wire \effect|Mult1|auto_generated|op_2~8_combout ;
wire \effect|Mult1|auto_generated|op_1~25 ;
wire \effect|Mult1|auto_generated|op_1~27 ;
wire \effect|Mult1|auto_generated|op_1~29 ;
wire \effect|Mult1|auto_generated|op_1~31 ;
wire \effect|Mult1|auto_generated|op_1~32_combout ;
wire \effect|Mult0|mult_core|romout[3][9]~12_combout ;
wire \effect|Mult0|mult_core|romout[3][8]~combout ;
wire \effect|Mult0|mult_core|romout[3][7]~13_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3_combout ;
wire \effect|filt0|del[0][22]~q ;
wire \effect|filt0|regq[21]~66_combout ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \effect|Mult1|auto_generated|op_2~6_combout ;
wire \effect|Mult1|auto_generated|op_1~30_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5_combout ;
wire \effect|filt0|del[0][21]~q ;
wire \effect|filt0|regq[20]~64_combout ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \effect|Mult1|auto_generated|op_2~4_combout ;
wire \effect|Mult1|auto_generated|op_1~28_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7_combout ;
wire \effect|filt0|del[0][20]~q ;
wire \effect|filt0|regq[19]~62_combout ;
wire \effect|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \effect|Mult1|auto_generated|op_2~2_combout ;
wire \effect|Mult1|auto_generated|op_1~26_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9_combout ;
wire \effect|filt0|del[0][19]~q ;
wire \effect|filt0|del~4_combout ;
wire \effect|filt0|del[1][19]~q ;
wire \effect|filt0|regq[18]~60_combout ;
wire \effect|Mult1|auto_generated|mac_mult3~dataout ;
wire \effect|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \effect|Mult1|auto_generated|op_2~9 ;
wire \effect|Mult1|auto_generated|op_2~10_combout ;
wire \effect|Mult1|auto_generated|op_1~33 ;
wire \effect|Mult1|auto_generated|op_1~34_combout ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ;
wire \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ;
wire \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1_combout ;
wire \effect|filt0|del[0][23]~q ;
wire \effect|filt0|regq[22]~69 ;
wire \effect|filt0|regq[23]~70_combout ;
wire \effect|filt0|regq[23]~_Duplicate_1_q ;
wire \string6|filt0|regq[23]~_Duplicate_1_q ;
wire \effect|filt0|regq[22]~_Duplicate_1_q ;
wire \string6|filt0|regq[22]~_Duplicate_1_q ;
wire \string6|filt0|regq[21]~_Duplicate_1_q ;
wire \effect|filt0|regq[21]~_Duplicate_1_q ;
wire \effect|filt0|regq[20]~_Duplicate_1_q ;
wire \string6|filt0|regq[20]~_Duplicate_1_q ;
wire \string6|filt0|regq[19]~_Duplicate_1_q ;
wire \effect|filt0|regq[19]~_Duplicate_1_q ;
wire \effect|filt0|regq[18]~_Duplicate_1_q ;
wire \string6|filt0|regq[18]~_Duplicate_1_q ;
wire \effect|filt0|regq[17]~_Duplicate_1_q ;
wire \effect|filt0|regq[16]~_Duplicate_1_q ;
wire \effect|filt0|regq[15]~_Duplicate_1_q ;
wire \effect|filt0|regq[14]~_Duplicate_1_q ;
wire \effect|filt0|regq[13]~_Duplicate_1_q ;
wire \effect|filt0|regq[12]~_Duplicate_1_q ;
wire \effect|filt0|regq[11]~_Duplicate_1_q ;
wire \effect|filt0|regq[10]~_Duplicate_1_q ;
wire \effect|filt0|regq[9]~_Duplicate_1_q ;
wire \effect|filt0|regq[8]~_Duplicate_1_q ;
wire \effect|filt0|regq[7]~_Duplicate_1_q ;
wire \effect|filt0|regq[6]~_Duplicate_1_q ;
wire \effect|filt0|regq[5]~_Duplicate_1_q ;
wire \effect|filt0|regq[4]~_Duplicate_1_q ;
wire \effect|filt0|regq[3]~_Duplicate_1_q ;
wire \effect|filt0|regq[2]~_Duplicate_1_q ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~15 ;
wire \Add0~17 ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~23 ;
wire \Add0~25 ;
wire \Add0~27 ;
wire \Add0~29 ;
wire \Add0~31 ;
wire \Add0~33 ;
wire \Add0~35 ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~41 ;
wire \Add0~43 ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \string5|filt0|regq[23]~_Duplicate_1_q ;
wire \Add0~44_combout ;
wire \Add0~42_combout ;
wire \string5|filt0|regq[22]~_Duplicate_1_q ;
wire \Add0~40_combout ;
wire \string5|filt0|regq[21]~_Duplicate_1_q ;
wire \Add0~38_combout ;
wire \Add0~36_combout ;
wire \string5|filt0|regq[20]~_Duplicate_1_q ;
wire \string5|filt0|regq[19]~_Duplicate_1_q ;
wire \Add0~34_combout ;
wire \Add0~32_combout ;
wire \string5|filt0|regq[18]~_Duplicate_1_q ;
wire \Add0~30_combout ;
wire \Add0~28_combout ;
wire \Add0~26_combout ;
wire \Add0~24_combout ;
wire \Add0~22_combout ;
wire \Add0~20_combout ;
wire \Add0~18_combout ;
wire \Add0~16_combout ;
wire \Add0~14_combout ;
wire \Add0~12_combout ;
wire \Add0~10_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Add0~2_combout ;
wire \Add0~0_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~25 ;
wire \Add1~27 ;
wire \Add1~29 ;
wire \Add1~31 ;
wire \Add1~33 ;
wire \Add1~35 ;
wire \Add1~37 ;
wire \Add1~39 ;
wire \Add1~41 ;
wire \Add1~43 ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \string4|filt0|regq[23]~_Duplicate_1_q ;
wire \Add1~44_combout ;
wire \Add1~42_combout ;
wire \string4|filt0|regq[22]~_Duplicate_1_q ;
wire \Add1~40_combout ;
wire \Add1~38_combout ;
wire \string4|filt0|regq[21]~_Duplicate_1_q ;
wire \Add1~36_combout ;
wire \string4|filt0|regq[20]~_Duplicate_1_q ;
wire \string4|filt0|regq[19]~_Duplicate_1_q ;
wire \Add1~34_combout ;
wire \Add1~32_combout ;
wire \string4|filt0|regq[18]~_Duplicate_1_q ;
wire \Add1~30_combout ;
wire \Add1~28_combout ;
wire \Add1~26_combout ;
wire \Add1~24_combout ;
wire \Add1~22_combout ;
wire \Add1~20_combout ;
wire \Add1~18_combout ;
wire \Add1~16_combout ;
wire \Add1~14_combout ;
wire \Add1~12_combout ;
wire \Add1~10_combout ;
wire \Add1~8_combout ;
wire \Add1~6_combout ;
wire \Add1~4_combout ;
wire \Add1~2_combout ;
wire \Add1~0_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~25 ;
wire \Add2~27 ;
wire \Add2~29 ;
wire \Add2~31 ;
wire \Add2~33 ;
wire \Add2~35 ;
wire \Add2~37 ;
wire \Add2~39 ;
wire \Add2~41 ;
wire \Add2~43 ;
wire \Add2~45 ;
wire \Add2~46_combout ;
wire \string3|filt0|regq[23]~_Duplicate_1_q ;
wire \Add2~44_combout ;
wire \Add2~42_combout ;
wire \string3|filt0|regq[22]~_Duplicate_1_q ;
wire \Add2~40_combout ;
wire \Add2~38_combout ;
wire \string3|filt0|regq[21]~_Duplicate_1_q ;
wire \Add2~36_combout ;
wire \string3|filt0|regq[20]~_Duplicate_1_q ;
wire \string3|filt0|regq[19]~_Duplicate_1_q ;
wire \Add2~34_combout ;
wire \string3|filt0|regq[18]~_Duplicate_1_q ;
wire \Add2~32_combout ;
wire \Add2~30_combout ;
wire \Add2~28_combout ;
wire \Add2~26_combout ;
wire \Add2~24_combout ;
wire \Add2~22_combout ;
wire \Add2~20_combout ;
wire \Add2~18_combout ;
wire \Add2~16_combout ;
wire \Add2~14_combout ;
wire \Add2~12_combout ;
wire \Add2~10_combout ;
wire \Add2~8_combout ;
wire \Add2~6_combout ;
wire \Add2~4_combout ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \presum[8]~18_cout ;
wire \presum[8]~20_cout ;
wire \presum[8]~22_cout ;
wire \presum[8]~24_cout ;
wire \presum[8]~26_cout ;
wire \presum[8]~28_cout ;
wire \presum[8]~30_cout ;
wire \presum[8]~32_cout ;
wire \presum[8]~34 ;
wire \presum[9]~36 ;
wire \presum[10]~38 ;
wire \presum[11]~40 ;
wire \presum[12]~42 ;
wire \presum[13]~44 ;
wire \presum[14]~46 ;
wire \presum[15]~48 ;
wire \presum[16]~50 ;
wire \presum[17]~52 ;
wire \presum[18]~54 ;
wire \presum[19]~56 ;
wire \presum[20]~58 ;
wire \presum[21]~60 ;
wire \presum[22]~62 ;
wire \presum[23]~63_combout ;
wire \Add2~47 ;
wire \Add2~49 ;
wire \Add2~50_combout ;
wire \Add2~48_combout ;
wire \presum[23]~64 ;
wire \presum[8]~66_cout ;
wire \presum[25]~67_combout ;
wire \presum[22]~61_combout ;
wire \sum0~2_combout ;
wire \presum[21]~59_combout ;
wire \sum0~1_combout ;
wire \presum[20]~57_combout ;
wire \sum0~0_combout ;
wire \presum[19]~55_combout ;
wire \sum0~6_combout ;
wire \presum[18]~53_combout ;
wire \sum0~5_combout ;
wire \presum[17]~51_combout ;
wire \sum0~4_combout ;
wire \presum[16]~49_combout ;
wire \sum0~3_combout ;
wire \presum[15]~47_combout ;
wire \sum0~7_combout ;
wire \presum[14]~45_combout ;
wire \sum0~8_combout ;
wire \presum[13]~43_combout ;
wire \sum0~9_combout ;
wire \presum[12]~41_combout ;
wire \sum0~10_combout ;
wire \presum[11]~39_combout ;
wire \sum0~11_combout ;
wire \presum[10]~37_combout ;
wire \sum0~12_combout ;
wire \presum[9]~35_combout ;
wire \sum0~13_combout ;
wire \dac1|Selector24~0_combout ;
wire \dac1|RDATA[0]~feeder_combout ;
wire \presum[8]~33_combout ;
wire \sum0~14_combout ;
wire \dac1|Selector23~0_combout ;
wire \dac1|RDATA[1]~feeder_combout ;
wire \dac1|RDATA[15]~0_combout ;
wire \dac1|Selector22~0_combout ;
wire \dac1|RDATA[2]~feeder_combout ;
wire \dac1|Selector21~0_combout ;
wire \dac1|RDATA[3]~feeder_combout ;
wire \dac1|Selector20~0_combout ;
wire \dac1|RDATA[4]~feeder_combout ;
wire \dac1|Selector19~0_combout ;
wire \dac1|RDATA[5]~feeder_combout ;
wire \dac1|Selector18~0_combout ;
wire \dac1|RDATA[6]~feeder_combout ;
wire \dac1|Selector17~0_combout ;
wire \dac1|Selector16~0_combout ;
wire \dac1|Selector15~0_combout ;
wire \dac1|Selector14~0_combout ;
wire \dac1|Selector13~0_combout ;
wire \dac1|Selector12~0_combout ;
wire \dac1|Selector11~0_combout ;
wire \dac1|Selector10~0_combout ;
wire \dac1|RDATA[14]~feeder_combout ;
wire \dac1|Selector9~0_combout ;
wire \dac1|RDATA[15]~feeder_combout ;
wire \dac1|Selector0~0_combout ;
wire \dac1|Selector0~1_combout ;
wire \dac1|DIN~q ;
wire \segR|WideOr11~0_combout ;
wire \segR|hex0[0]~feeder_combout ;
wire \segR|WideOr10~0_combout ;
wire \segR|hex0[1]~feeder_combout ;
wire \segR|WideOr9~0_combout ;
wire \segR|hex0[2]~feeder_combout ;
wire \segR|WideOr8~0_combout ;
wire \segR|hex0[3]~feeder_combout ;
wire \segR|WideOr7~0_combout ;
wire \segR|hex0[4]~feeder_combout ;
wire \segR|WideOr6~0_combout ;
wire \segR|hex0[5]~feeder_combout ;
wire \segR|WideOr5~0_combout ;
wire \segL|WideOr11~0_combout ;
wire \segL|hex0[0]~feeder_combout ;
wire \segL|WideOr10~0_combout ;
wire \segL|hex0[1]~feeder_combout ;
wire \segL|WideOr9~0_combout ;
wire \segL|hex0[2]~feeder_combout ;
wire \segL|WideOr8~0_combout ;
wire \segL|hex0[3]~feeder_combout ;
wire \segL|WideOr7~0_combout ;
wire \segL|WideOr6~0_combout ;
wire \segL|hex0[5]~feeder_combout ;
wire \segL|WideOr5~0_combout ;
wire \segL|hex0[6]~feeder_combout ;
wire \dac1|Selector31~0_combout ;
wire \dac1|SCLK~q ;
wire \dac1|Selector32~0_combout ;
wire \dac1|SYNC~q ;
wire [1:0] \string5|trig_cnt ;
wire [1:0] \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b ;
wire [10:0] \string3|count ;
wire [23:0] \effect|d ;
wire [4:0] \clockyclock|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \dac1|CNT ;
wire [25:0] presum;
wire [31:0] DELAY_CNT;
wire [23:0] \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [37:0] \effect|Mult1|auto_generated|w212w ;
wire [23:0] \dac1|RDATA ;
wire [6:0] \segR|hex0 ;
wire [23:0] \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [23:0] \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [2:0] \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w ;
wire [23:0] \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b ;
wire [1:0] \effect|trig_cnt ;
wire [1:0] \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b ;
wire [23:0] \string3|d ;
wire [23:0] \string6|d ;
wire [23:0] \string5|d ;
wire [23:0] \string4|d ;
wire [14:0] \effect|count ;
wire [37:0] \string3|Mult1|auto_generated|w212w ;
wire [37:0] \string6|Mult1|auto_generated|w212w ;
wire [10:0] \string5|wr_ptr ;
wire [10:0] \string6|count ;
wire [37:0] \string5|Mult1|auto_generated|w212w ;
wire [23:0] \noise|out24ref_4 ;
wire [10:0] \string4|wr_ptr ;
wire [10:0] \string5|count ;
wire [37:0] \string4|Mult1|auto_generated|w212w ;
wire [10:0] \string4|count ;
wire [6:0] \segL|hex0 ;
wire [23:0] sum0;
wire [1:0] \string3|trig_cnt ;
wire [14:0] \effect|wr_ptr ;
wire [10:0] \string6|wr_ptr ;
wire [10:0] \string3|wr_ptr ;
wire [23:0] \noise|out24ref_6 ;
wire [23:0] \noise|out24ref_5 ;
wire [23:0] \noise|out24ref_3 ;
wire [1:0] \string6|trig_cnt ;
wire [1:0] \string4|trig_cnt ;
wire [23:0] \noise|out24ref_7 ;
wire [23:0] \noise|out ;

wire [4:0] \clockyclock|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [8:0] \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [8:0] \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [8:0] \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [8:0] \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [8:0] \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [8:0] \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [8:0] \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [8:0] \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [35:0] \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;

assign \clockyclock|altpll_component|auto_generated|wire_pll1_clk [0] = \clockyclock|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clockyclock|altpll_component|auto_generated|wire_pll1_clk [1] = \clockyclock|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clockyclock|altpll_component|auto_generated|wire_pll1_clk [2] = \clockyclock|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clockyclock|altpll_component|auto_generated|wire_pll1_clk [3] = \clockyclock|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clockyclock|altpll_component|auto_generated|wire_pll1_clk [4] = \clockyclock|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [4];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [5];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [6];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [7];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [8];

assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [6] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [7] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [8] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [2] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [3] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [4] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [5] = \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [4];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [5];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [6];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [7];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [8];

assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [6] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [7] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [8] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [2] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [3] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [4] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [5] = \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [4];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [5];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [6];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [7];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [8];

assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [6] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [7] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [8] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [2] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [3] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [4] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [5] = \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [4];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [5];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [6];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [7];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [8];

assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [6] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [7] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [8] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [2] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [3] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [4] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [5] = \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \effect|Mult1|auto_generated|mac_out4~0  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \effect|Mult1|auto_generated|mac_out4~1  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \effect|Mult1|auto_generated|mac_out4~2  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \effect|Mult1|auto_generated|mac_out4~3  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \effect|Mult1|auto_generated|mac_out4~4  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \effect|Mult1|auto_generated|mac_out4~5  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \effect|Mult1|auto_generated|mac_out4~6  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \effect|Mult1|auto_generated|mac_out4~7  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \effect|Mult1|auto_generated|mac_out4~8  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \effect|Mult1|auto_generated|mac_out4~9  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \effect|Mult1|auto_generated|mac_out4~10  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \effect|Mult1|auto_generated|mac_out4~11  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \effect|Mult1|auto_generated|mac_out4~12  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \effect|Mult1|auto_generated|mac_out4~13  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \effect|Mult1|auto_generated|mac_out4~14  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \effect|Mult1|auto_generated|mac_out4~15  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \effect|Mult1|auto_generated|mac_out4~16  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \effect|Mult1|auto_generated|mac_out4~dataout  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT1  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT2  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT3  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT4  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT5  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT6  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT7  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT8  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT9  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT10  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT11  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT12  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT13  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT14  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT15  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT16  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT17  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \effect|Mult1|auto_generated|mac_out4~DATAOUT18  = \effect|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \effect|Mult1|auto_generated|mac_out2~0  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \effect|Mult1|auto_generated|mac_out2~1  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \effect|Mult1|auto_generated|mac_out2~2  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \effect|Mult1|auto_generated|mac_out2~3  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \effect|Mult1|auto_generated|mac_out2~4  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \effect|Mult1|auto_generated|w212w [0] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \effect|Mult1|auto_generated|w212w [1] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \effect|Mult1|auto_generated|w212w [2] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \effect|Mult1|auto_generated|w212w [3] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \effect|Mult1|auto_generated|w212w [4] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \effect|Mult1|auto_generated|w212w [5] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \effect|Mult1|auto_generated|w212w [6] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \effect|Mult1|auto_generated|w212w [7] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \effect|Mult1|auto_generated|w212w [8] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \effect|Mult1|auto_generated|w212w [9] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \effect|Mult1|auto_generated|w212w [10] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \effect|Mult1|auto_generated|w212w [11] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \effect|Mult1|auto_generated|w212w [12] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \effect|Mult1|auto_generated|w212w [13] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \effect|Mult1|auto_generated|w212w [14] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \effect|Mult1|auto_generated|w212w [15] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \effect|Mult1|auto_generated|w212w [16] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \effect|Mult1|auto_generated|w212w [17] = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT18  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT19  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT20  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT21  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT22  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT23  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT24  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT25  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT26  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT27  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT28  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT29  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \effect|Mult1|auto_generated|mac_out2~DATAOUT30  = \effect|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \string6|Mult1|auto_generated|mac_out4~0  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \string6|Mult1|auto_generated|mac_out4~1  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \string6|Mult1|auto_generated|mac_out4~2  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \string6|Mult1|auto_generated|mac_out4~3  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \string6|Mult1|auto_generated|mac_out4~4  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \string6|Mult1|auto_generated|mac_out4~5  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \string6|Mult1|auto_generated|mac_out4~6  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \string6|Mult1|auto_generated|mac_out4~7  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \string6|Mult1|auto_generated|mac_out4~8  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \string6|Mult1|auto_generated|mac_out4~9  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \string6|Mult1|auto_generated|mac_out4~10  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \string6|Mult1|auto_generated|mac_out4~11  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \string6|Mult1|auto_generated|mac_out4~12  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \string6|Mult1|auto_generated|mac_out4~13  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \string6|Mult1|auto_generated|mac_out4~14  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \string6|Mult1|auto_generated|mac_out4~15  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \string6|Mult1|auto_generated|mac_out4~16  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \string6|Mult1|auto_generated|mac_out4~dataout  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT1  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT2  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT3  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT4  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT5  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT6  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT7  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT8  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT9  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT10  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT11  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT12  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT13  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT14  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT15  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT16  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT17  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \string6|Mult1|auto_generated|mac_out4~DATAOUT18  = \string6|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \string6|Mult1|auto_generated|mac_out2~0  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \string6|Mult1|auto_generated|mac_out2~1  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \string6|Mult1|auto_generated|mac_out2~2  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \string6|Mult1|auto_generated|mac_out2~3  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \string6|Mult1|auto_generated|mac_out2~4  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \string6|Mult1|auto_generated|w212w [0] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \string6|Mult1|auto_generated|w212w [1] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \string6|Mult1|auto_generated|w212w [2] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \string6|Mult1|auto_generated|w212w [3] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \string6|Mult1|auto_generated|w212w [4] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \string6|Mult1|auto_generated|w212w [5] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \string6|Mult1|auto_generated|w212w [6] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \string6|Mult1|auto_generated|w212w [7] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \string6|Mult1|auto_generated|w212w [8] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \string6|Mult1|auto_generated|w212w [9] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \string6|Mult1|auto_generated|w212w [10] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \string6|Mult1|auto_generated|w212w [11] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \string6|Mult1|auto_generated|w212w [12] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \string6|Mult1|auto_generated|w212w [13] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \string6|Mult1|auto_generated|w212w [14] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \string6|Mult1|auto_generated|w212w [15] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \string6|Mult1|auto_generated|w212w [16] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \string6|Mult1|auto_generated|w212w [17] = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT18  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT19  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT20  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT21  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT22  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT23  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT24  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT25  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT26  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT27  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT28  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT29  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \string6|Mult1|auto_generated|mac_out2~DATAOUT30  = \string6|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \string5|Mult1|auto_generated|mac_out4~0  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \string5|Mult1|auto_generated|mac_out4~1  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \string5|Mult1|auto_generated|mac_out4~2  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \string5|Mult1|auto_generated|mac_out4~3  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \string5|Mult1|auto_generated|mac_out4~4  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \string5|Mult1|auto_generated|mac_out4~5  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \string5|Mult1|auto_generated|mac_out4~6  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \string5|Mult1|auto_generated|mac_out4~7  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \string5|Mult1|auto_generated|mac_out4~8  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \string5|Mult1|auto_generated|mac_out4~9  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \string5|Mult1|auto_generated|mac_out4~10  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \string5|Mult1|auto_generated|mac_out4~11  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \string5|Mult1|auto_generated|mac_out4~12  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \string5|Mult1|auto_generated|mac_out4~13  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \string5|Mult1|auto_generated|mac_out4~14  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \string5|Mult1|auto_generated|mac_out4~15  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \string5|Mult1|auto_generated|mac_out4~16  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \string5|Mult1|auto_generated|mac_out4~dataout  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT1  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT2  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT3  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT4  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT5  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT6  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT7  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT8  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT9  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT10  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT11  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT12  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT13  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT14  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT15  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT16  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT17  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \string5|Mult1|auto_generated|mac_out4~DATAOUT18  = \string5|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \string5|Mult1|auto_generated|mac_out2~0  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \string5|Mult1|auto_generated|mac_out2~1  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \string5|Mult1|auto_generated|mac_out2~2  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \string5|Mult1|auto_generated|mac_out2~3  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \string5|Mult1|auto_generated|mac_out2~4  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \string5|Mult1|auto_generated|w212w [0] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \string5|Mult1|auto_generated|w212w [1] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \string5|Mult1|auto_generated|w212w [2] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \string5|Mult1|auto_generated|w212w [3] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \string5|Mult1|auto_generated|w212w [4] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \string5|Mult1|auto_generated|w212w [5] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \string5|Mult1|auto_generated|w212w [6] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \string5|Mult1|auto_generated|w212w [7] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \string5|Mult1|auto_generated|w212w [8] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \string5|Mult1|auto_generated|w212w [9] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \string5|Mult1|auto_generated|w212w [10] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \string5|Mult1|auto_generated|w212w [11] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \string5|Mult1|auto_generated|w212w [12] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \string5|Mult1|auto_generated|w212w [13] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \string5|Mult1|auto_generated|w212w [14] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \string5|Mult1|auto_generated|w212w [15] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \string5|Mult1|auto_generated|w212w [16] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \string5|Mult1|auto_generated|w212w [17] = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT18  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT19  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT20  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT21  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT22  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT23  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT24  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT25  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT26  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT27  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT28  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT29  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \string5|Mult1|auto_generated|mac_out2~DATAOUT30  = \string5|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \string4|Mult1|auto_generated|mac_out4~0  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \string4|Mult1|auto_generated|mac_out4~1  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \string4|Mult1|auto_generated|mac_out4~2  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \string4|Mult1|auto_generated|mac_out4~3  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \string4|Mult1|auto_generated|mac_out4~4  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \string4|Mult1|auto_generated|mac_out4~5  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \string4|Mult1|auto_generated|mac_out4~6  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \string4|Mult1|auto_generated|mac_out4~7  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \string4|Mult1|auto_generated|mac_out4~8  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \string4|Mult1|auto_generated|mac_out4~9  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \string4|Mult1|auto_generated|mac_out4~10  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \string4|Mult1|auto_generated|mac_out4~11  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \string4|Mult1|auto_generated|mac_out4~12  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \string4|Mult1|auto_generated|mac_out4~13  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \string4|Mult1|auto_generated|mac_out4~14  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \string4|Mult1|auto_generated|mac_out4~15  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \string4|Mult1|auto_generated|mac_out4~16  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \string4|Mult1|auto_generated|mac_out4~dataout  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT1  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT2  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT3  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT4  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT5  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT6  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT7  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT8  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT9  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT10  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT11  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT12  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT13  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT14  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT15  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT16  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT17  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \string4|Mult1|auto_generated|mac_out4~DATAOUT18  = \string4|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \string4|Mult1|auto_generated|mac_out2~0  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \string4|Mult1|auto_generated|mac_out2~1  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \string4|Mult1|auto_generated|mac_out2~2  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \string4|Mult1|auto_generated|mac_out2~3  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \string4|Mult1|auto_generated|mac_out2~4  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \string4|Mult1|auto_generated|w212w [0] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \string4|Mult1|auto_generated|w212w [1] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \string4|Mult1|auto_generated|w212w [2] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \string4|Mult1|auto_generated|w212w [3] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \string4|Mult1|auto_generated|w212w [4] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \string4|Mult1|auto_generated|w212w [5] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \string4|Mult1|auto_generated|w212w [6] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \string4|Mult1|auto_generated|w212w [7] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \string4|Mult1|auto_generated|w212w [8] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \string4|Mult1|auto_generated|w212w [9] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \string4|Mult1|auto_generated|w212w [10] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \string4|Mult1|auto_generated|w212w [11] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \string4|Mult1|auto_generated|w212w [12] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \string4|Mult1|auto_generated|w212w [13] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \string4|Mult1|auto_generated|w212w [14] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \string4|Mult1|auto_generated|w212w [15] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \string4|Mult1|auto_generated|w212w [16] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \string4|Mult1|auto_generated|w212w [17] = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT18  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT19  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT20  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT21  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT22  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT23  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT24  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT25  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT26  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT27  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT28  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT29  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \string4|Mult1|auto_generated|mac_out2~DATAOUT30  = \string4|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \string3|Mult1|auto_generated|mac_out4~0  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \string3|Mult1|auto_generated|mac_out4~1  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \string3|Mult1|auto_generated|mac_out4~2  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \string3|Mult1|auto_generated|mac_out4~3  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \string3|Mult1|auto_generated|mac_out4~4  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \string3|Mult1|auto_generated|mac_out4~5  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \string3|Mult1|auto_generated|mac_out4~6  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \string3|Mult1|auto_generated|mac_out4~7  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \string3|Mult1|auto_generated|mac_out4~8  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \string3|Mult1|auto_generated|mac_out4~9  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \string3|Mult1|auto_generated|mac_out4~10  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \string3|Mult1|auto_generated|mac_out4~11  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \string3|Mult1|auto_generated|mac_out4~12  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \string3|Mult1|auto_generated|mac_out4~13  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \string3|Mult1|auto_generated|mac_out4~14  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \string3|Mult1|auto_generated|mac_out4~15  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \string3|Mult1|auto_generated|mac_out4~16  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \string3|Mult1|auto_generated|mac_out4~dataout  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT1  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT2  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT3  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT4  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT5  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT6  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT7  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT8  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT9  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT10  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT11  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT12  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT13  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT14  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT15  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT16  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT17  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \string3|Mult1|auto_generated|mac_out4~DATAOUT18  = \string3|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \string3|Mult1|auto_generated|mac_out2~0  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \string3|Mult1|auto_generated|mac_out2~1  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \string3|Mult1|auto_generated|mac_out2~2  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \string3|Mult1|auto_generated|mac_out2~3  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \string3|Mult1|auto_generated|mac_out2~4  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \string3|Mult1|auto_generated|w212w [0] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \string3|Mult1|auto_generated|w212w [1] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \string3|Mult1|auto_generated|w212w [2] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \string3|Mult1|auto_generated|w212w [3] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \string3|Mult1|auto_generated|w212w [4] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \string3|Mult1|auto_generated|w212w [5] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \string3|Mult1|auto_generated|w212w [6] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \string3|Mult1|auto_generated|w212w [7] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \string3|Mult1|auto_generated|w212w [8] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \string3|Mult1|auto_generated|w212w [9] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \string3|Mult1|auto_generated|w212w [10] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \string3|Mult1|auto_generated|w212w [11] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \string3|Mult1|auto_generated|w212w [12] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \string3|Mult1|auto_generated|w212w [13] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \string3|Mult1|auto_generated|w212w [14] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \string3|Mult1|auto_generated|w212w [15] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \string3|Mult1|auto_generated|w212w [16] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \string3|Mult1|auto_generated|w212w [17] = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT18  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT19  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT20  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT21  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT22  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT23  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT24  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT25  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT26  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT27  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT28  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT29  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \string3|Mult1|auto_generated|mac_out2~DATAOUT30  = \string3|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \effect|Mult1|auto_generated|mac_mult3~0  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \effect|Mult1|auto_generated|mac_mult3~1  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \effect|Mult1|auto_generated|mac_mult3~2  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \effect|Mult1|auto_generated|mac_mult3~3  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \effect|Mult1|auto_generated|mac_mult3~4  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \effect|Mult1|auto_generated|mac_mult3~5  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \effect|Mult1|auto_generated|mac_mult3~6  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \effect|Mult1|auto_generated|mac_mult3~7  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \effect|Mult1|auto_generated|mac_mult3~8  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \effect|Mult1|auto_generated|mac_mult3~9  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \effect|Mult1|auto_generated|mac_mult3~10  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \effect|Mult1|auto_generated|mac_mult3~11  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \effect|Mult1|auto_generated|mac_mult3~12  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \effect|Mult1|auto_generated|mac_mult3~13  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \effect|Mult1|auto_generated|mac_mult3~14  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \effect|Mult1|auto_generated|mac_mult3~15  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \effect|Mult1|auto_generated|mac_mult3~16  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \effect|Mult1|auto_generated|mac_mult3~dataout  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT1  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT2  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT3  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT4  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT5  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT6  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT7  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT8  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT9  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT10  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT11  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT12  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT13  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT14  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT15  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT16  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT17  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \effect|Mult1|auto_generated|mac_mult3~DATAOUT18  = \effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \effect|Mult1|auto_generated|mac_mult1~0  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \effect|Mult1|auto_generated|mac_mult1~1  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \effect|Mult1|auto_generated|mac_mult1~2  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \effect|Mult1|auto_generated|mac_mult1~3  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \effect|Mult1|auto_generated|mac_mult1~4  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \effect|Mult1|auto_generated|mac_mult1~dataout  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT1  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT2  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT3  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT4  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT5  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT6  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT7  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT8  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT9  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT10  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT11  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT12  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT13  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT14  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT15  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT16  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT17  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT18  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT19  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT20  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT21  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT22  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT23  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT24  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT25  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT26  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT27  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT28  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT29  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \effect|Mult1|auto_generated|mac_mult1~DATAOUT30  = \effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \string6|Mult1|auto_generated|mac_mult3~0  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \string6|Mult1|auto_generated|mac_mult3~1  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \string6|Mult1|auto_generated|mac_mult3~2  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \string6|Mult1|auto_generated|mac_mult3~3  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \string6|Mult1|auto_generated|mac_mult3~4  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \string6|Mult1|auto_generated|mac_mult3~5  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \string6|Mult1|auto_generated|mac_mult3~6  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \string6|Mult1|auto_generated|mac_mult3~7  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \string6|Mult1|auto_generated|mac_mult3~8  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \string6|Mult1|auto_generated|mac_mult3~9  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \string6|Mult1|auto_generated|mac_mult3~10  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \string6|Mult1|auto_generated|mac_mult3~11  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \string6|Mult1|auto_generated|mac_mult3~12  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \string6|Mult1|auto_generated|mac_mult3~13  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \string6|Mult1|auto_generated|mac_mult3~14  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \string6|Mult1|auto_generated|mac_mult3~15  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \string6|Mult1|auto_generated|mac_mult3~16  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \string6|Mult1|auto_generated|mac_mult3~dataout  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT1  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT2  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT3  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT4  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT5  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT6  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT7  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT8  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT9  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT10  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT11  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT12  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT13  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT14  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT15  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT16  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT17  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \string6|Mult1|auto_generated|mac_mult3~DATAOUT18  = \string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \string6|Mult1|auto_generated|mac_mult1~0  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \string6|Mult1|auto_generated|mac_mult1~1  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \string6|Mult1|auto_generated|mac_mult1~2  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \string6|Mult1|auto_generated|mac_mult1~3  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \string6|Mult1|auto_generated|mac_mult1~4  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \string6|Mult1|auto_generated|mac_mult1~dataout  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT1  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT2  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT3  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT4  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT5  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT6  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT7  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT8  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT9  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT10  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT11  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT12  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT13  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT14  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT15  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT16  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT17  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT18  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT19  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT20  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT21  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT22  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT23  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT24  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT25  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT26  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT27  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT28  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT29  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \string6|Mult1|auto_generated|mac_mult1~DATAOUT30  = \string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \string5|Mult1|auto_generated|mac_mult3~0  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \string5|Mult1|auto_generated|mac_mult3~1  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \string5|Mult1|auto_generated|mac_mult3~2  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \string5|Mult1|auto_generated|mac_mult3~3  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \string5|Mult1|auto_generated|mac_mult3~4  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \string5|Mult1|auto_generated|mac_mult3~5  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \string5|Mult1|auto_generated|mac_mult3~6  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \string5|Mult1|auto_generated|mac_mult3~7  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \string5|Mult1|auto_generated|mac_mult3~8  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \string5|Mult1|auto_generated|mac_mult3~9  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \string5|Mult1|auto_generated|mac_mult3~10  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \string5|Mult1|auto_generated|mac_mult3~11  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \string5|Mult1|auto_generated|mac_mult3~12  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \string5|Mult1|auto_generated|mac_mult3~13  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \string5|Mult1|auto_generated|mac_mult3~14  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \string5|Mult1|auto_generated|mac_mult3~15  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \string5|Mult1|auto_generated|mac_mult3~16  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \string5|Mult1|auto_generated|mac_mult3~dataout  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT1  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT2  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT3  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT4  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT5  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT6  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT7  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT8  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT9  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT10  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT11  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT12  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT13  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT14  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT15  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT16  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT17  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \string5|Mult1|auto_generated|mac_mult3~DATAOUT18  = \string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \string5|Mult1|auto_generated|mac_mult1~0  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \string5|Mult1|auto_generated|mac_mult1~1  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \string5|Mult1|auto_generated|mac_mult1~2  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \string5|Mult1|auto_generated|mac_mult1~3  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \string5|Mult1|auto_generated|mac_mult1~4  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \string5|Mult1|auto_generated|mac_mult1~dataout  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT1  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT2  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT3  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT4  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT5  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT6  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT7  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT8  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT9  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT10  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT11  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT12  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT13  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT14  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT15  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT16  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT17  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT18  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT19  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT20  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT21  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT22  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT23  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT24  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT25  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT26  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT27  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT28  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT29  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \string5|Mult1|auto_generated|mac_mult1~DATAOUT30  = \string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \string4|Mult1|auto_generated|mac_mult3~0  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \string4|Mult1|auto_generated|mac_mult3~1  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \string4|Mult1|auto_generated|mac_mult3~2  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \string4|Mult1|auto_generated|mac_mult3~3  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \string4|Mult1|auto_generated|mac_mult3~4  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \string4|Mult1|auto_generated|mac_mult3~5  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \string4|Mult1|auto_generated|mac_mult3~6  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \string4|Mult1|auto_generated|mac_mult3~7  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \string4|Mult1|auto_generated|mac_mult3~8  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \string4|Mult1|auto_generated|mac_mult3~9  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \string4|Mult1|auto_generated|mac_mult3~10  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \string4|Mult1|auto_generated|mac_mult3~11  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \string4|Mult1|auto_generated|mac_mult3~12  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \string4|Mult1|auto_generated|mac_mult3~13  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \string4|Mult1|auto_generated|mac_mult3~14  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \string4|Mult1|auto_generated|mac_mult3~15  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \string4|Mult1|auto_generated|mac_mult3~16  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \string4|Mult1|auto_generated|mac_mult3~dataout  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT1  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT2  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT3  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT4  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT5  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT6  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT7  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT8  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT9  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT10  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT11  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT12  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT13  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT14  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT15  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT16  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT17  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \string4|Mult1|auto_generated|mac_mult3~DATAOUT18  = \string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \string4|Mult1|auto_generated|mac_mult1~0  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \string4|Mult1|auto_generated|mac_mult1~1  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \string4|Mult1|auto_generated|mac_mult1~2  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \string4|Mult1|auto_generated|mac_mult1~3  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \string4|Mult1|auto_generated|mac_mult1~4  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \string4|Mult1|auto_generated|mac_mult1~dataout  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT1  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT2  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT3  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT4  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT5  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT6  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT7  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT8  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT9  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT10  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT11  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT12  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT13  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT14  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT15  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT16  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT17  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT18  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT19  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT20  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT21  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT22  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT23  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT24  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT25  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT26  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT27  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT28  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT29  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \string4|Mult1|auto_generated|mac_mult1~DATAOUT30  = \string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \string3|Mult1|auto_generated|mac_mult3~0  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \string3|Mult1|auto_generated|mac_mult3~1  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \string3|Mult1|auto_generated|mac_mult3~2  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \string3|Mult1|auto_generated|mac_mult3~3  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \string3|Mult1|auto_generated|mac_mult3~4  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \string3|Mult1|auto_generated|mac_mult3~5  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \string3|Mult1|auto_generated|mac_mult3~6  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \string3|Mult1|auto_generated|mac_mult3~7  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \string3|Mult1|auto_generated|mac_mult3~8  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \string3|Mult1|auto_generated|mac_mult3~9  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \string3|Mult1|auto_generated|mac_mult3~10  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \string3|Mult1|auto_generated|mac_mult3~11  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \string3|Mult1|auto_generated|mac_mult3~12  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \string3|Mult1|auto_generated|mac_mult3~13  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \string3|Mult1|auto_generated|mac_mult3~14  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \string3|Mult1|auto_generated|mac_mult3~15  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \string3|Mult1|auto_generated|mac_mult3~16  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \string3|Mult1|auto_generated|mac_mult3~dataout  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT1  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT2  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT3  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT4  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT5  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT6  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT7  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT8  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT9  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT10  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT11  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT12  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT13  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT14  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT15  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT16  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT17  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \string3|Mult1|auto_generated|mac_mult3~DATAOUT18  = \string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \string3|Mult1|auto_generated|mac_mult1~0  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \string3|Mult1|auto_generated|mac_mult1~1  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \string3|Mult1|auto_generated|mac_mult1~2  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \string3|Mult1|auto_generated|mac_mult1~3  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \string3|Mult1|auto_generated|mac_mult1~4  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \string3|Mult1|auto_generated|mac_mult1~dataout  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT1  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT2  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT3  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT4  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT5  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT6  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT7  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT8  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT9  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT10  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT11  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT12  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT13  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT14  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT15  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT16  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT17  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT18  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT19  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT20  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT21  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT22  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT23  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT24  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT25  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT26  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT27  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT28  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT29  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \string3|Mult1|auto_generated|mac_mult1~DATAOUT30  = \string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCCOMB_X44_Y41_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(!\segR|hex0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(!\segR|hex0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(!\segR|hex0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(!\segR|hex0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(!\segR|hex0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(!\segR|hex0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\segR|hex0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(!\segL|hex0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(!\segL|hex0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(!\segL|hex0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(!\segL|hex0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(!\segL|hex0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(!\segL|hex0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\segL|hex0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \AUDIO_DIN_MFP1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_DIN_MFP1),
	.obar());
// synopsys translate_off
defparam \AUDIO_DIN_MFP1~output .bus_hold = "false";
defparam \AUDIO_DIN_MFP1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \AUDIO_MCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_MCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_MCLK~output .bus_hold = "false";
defparam \AUDIO_MCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \DAC_SCLK~output (
	.i(\dac1|SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCLK),
	.obar());
// synopsys translate_off
defparam \DAC_SCLK~output .bus_hold = "false";
defparam \DAC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \DAC_SYNC_n~output (
	.i(\dac1|SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SYNC_n),
	.obar());
// synopsys translate_off
defparam \DAC_SYNC_n~output .bus_hold = "false";
defparam \DAC_SYNC_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \AUDIO_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_BCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_BCLK~output .bus_hold = "false";
defparam \AUDIO_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \AUDIO_GPIO_MFP5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_GPIO_MFP5),
	.obar());
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~output .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \AUDIO_RESET_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_RESET_n),
	.obar());
// synopsys translate_off
defparam \AUDIO_RESET_n~output .bus_hold = "false";
defparam \AUDIO_RESET_n~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \AUDIO_SDA_MOSI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_SDA_MOSI),
	.obar());
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~output .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \AUDIO_WCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUDIO_WCLK),
	.obar());
// synopsys translate_off
defparam \AUDIO_WCLK~output .bus_hold = "false";
defparam \AUDIO_WCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \DAC_DATA~output (
	.i(\dac1|DIN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_DATA),
	.obar());
// synopsys translate_off
defparam \DAC_DATA~output .bus_hold = "false";
defparam \DAC_DATA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
fiftyfivenm_lcell_comb \dac1|ST~16 (
// Equation(s):
// \dac1|ST~16_combout  = (\dac1|ST.001~q  & \dac1|ST~15_combout )

	.dataa(\dac1|ST.001~q ),
	.datab(gnd),
	.datac(\dac1|ST~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|ST~16_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~16 .lut_mask = 16'hA0A0;
defparam \dac1|ST~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N25
dffeas \dac1|ST.010 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|ST~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST.010 .is_wysiwyg = "true";
defparam \dac1|ST.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
fiftyfivenm_lcell_comb \dac1|ST~18 (
// Equation(s):
// \dac1|ST~18_combout  = (\dac1|ST~15_combout  & \dac1|ST.010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST~15_combout ),
	.datad(\dac1|ST.010~q ),
	.cin(gnd),
	.combout(\dac1|ST~18_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~18 .lut_mask = 16'hF000;
defparam \dac1|ST~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \dac1|ST.011 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|ST~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST.011 .is_wysiwyg = "true";
defparam \dac1|ST.011 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \MAX10_CLK2_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK2_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK2_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK2_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK2_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N18
fiftyfivenm_lcell_comb \DELAY_CNT[0]~61 (
// Equation(s):
// \DELAY_CNT[0]~61_combout  = \LessThan0~10_combout  $ (DELAY_CNT[0])

	.dataa(\LessThan0~10_combout ),
	.datab(gnd),
	.datac(DELAY_CNT[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DELAY_CNT[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DELAY_CNT[0]~61 .lut_mask = 16'h5A5A;
defparam \DELAY_CNT[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \FPGA_RESET_n~input (
	.i(FPGA_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_RESET_n~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_n~input .bus_hold = "false";
defparam \FPGA_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \FPGA_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y38_N19
dffeas \DELAY_CNT[0] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[0]~61_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[0] .is_wysiwyg = "true";
defparam \DELAY_CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N2
fiftyfivenm_lcell_comb \DELAY_CNT[1]~31 (
// Equation(s):
// \DELAY_CNT[1]~31_combout  = (DELAY_CNT[0] & (DELAY_CNT[1] $ (VCC))) # (!DELAY_CNT[0] & (DELAY_CNT[1] & VCC))
// \DELAY_CNT[1]~32  = CARRY((DELAY_CNT[0] & DELAY_CNT[1]))

	.dataa(DELAY_CNT[0]),
	.datab(DELAY_CNT[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DELAY_CNT[1]~31_combout ),
	.cout(\DELAY_CNT[1]~32 ));
// synopsys translate_off
defparam \DELAY_CNT[1]~31 .lut_mask = 16'h6688;
defparam \DELAY_CNT[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y38_N3
dffeas \DELAY_CNT[1] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[1]~31_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[1] .is_wysiwyg = "true";
defparam \DELAY_CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N4
fiftyfivenm_lcell_comb \DELAY_CNT[2]~33 (
// Equation(s):
// \DELAY_CNT[2]~33_combout  = (DELAY_CNT[2] & (!\DELAY_CNT[1]~32 )) # (!DELAY_CNT[2] & ((\DELAY_CNT[1]~32 ) # (GND)))
// \DELAY_CNT[2]~34  = CARRY((!\DELAY_CNT[1]~32 ) # (!DELAY_CNT[2]))

	.dataa(gnd),
	.datab(DELAY_CNT[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[1]~32 ),
	.combout(\DELAY_CNT[2]~33_combout ),
	.cout(\DELAY_CNT[2]~34 ));
// synopsys translate_off
defparam \DELAY_CNT[2]~33 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N5
dffeas \DELAY_CNT[2] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[2]~33_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[2] .is_wysiwyg = "true";
defparam \DELAY_CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N6
fiftyfivenm_lcell_comb \DELAY_CNT[3]~35 (
// Equation(s):
// \DELAY_CNT[3]~35_combout  = (DELAY_CNT[3] & (\DELAY_CNT[2]~34  $ (GND))) # (!DELAY_CNT[3] & (!\DELAY_CNT[2]~34  & VCC))
// \DELAY_CNT[3]~36  = CARRY((DELAY_CNT[3] & !\DELAY_CNT[2]~34 ))

	.dataa(DELAY_CNT[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[2]~34 ),
	.combout(\DELAY_CNT[3]~35_combout ),
	.cout(\DELAY_CNT[3]~36 ));
// synopsys translate_off
defparam \DELAY_CNT[3]~35 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N7
dffeas \DELAY_CNT[3] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[3]~35_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[3] .is_wysiwyg = "true";
defparam \DELAY_CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N8
fiftyfivenm_lcell_comb \DELAY_CNT[4]~37 (
// Equation(s):
// \DELAY_CNT[4]~37_combout  = (DELAY_CNT[4] & (!\DELAY_CNT[3]~36 )) # (!DELAY_CNT[4] & ((\DELAY_CNT[3]~36 ) # (GND)))
// \DELAY_CNT[4]~38  = CARRY((!\DELAY_CNT[3]~36 ) # (!DELAY_CNT[4]))

	.dataa(gnd),
	.datab(DELAY_CNT[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[3]~36 ),
	.combout(\DELAY_CNT[4]~37_combout ),
	.cout(\DELAY_CNT[4]~38 ));
// synopsys translate_off
defparam \DELAY_CNT[4]~37 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N9
dffeas \DELAY_CNT[4] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[4]~37_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[4] .is_wysiwyg = "true";
defparam \DELAY_CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N10
fiftyfivenm_lcell_comb \DELAY_CNT[5]~39 (
// Equation(s):
// \DELAY_CNT[5]~39_combout  = (DELAY_CNT[5] & (\DELAY_CNT[4]~38  $ (GND))) # (!DELAY_CNT[5] & (!\DELAY_CNT[4]~38  & VCC))
// \DELAY_CNT[5]~40  = CARRY((DELAY_CNT[5] & !\DELAY_CNT[4]~38 ))

	.dataa(DELAY_CNT[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[4]~38 ),
	.combout(\DELAY_CNT[5]~39_combout ),
	.cout(\DELAY_CNT[5]~40 ));
// synopsys translate_off
defparam \DELAY_CNT[5]~39 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N11
dffeas \DELAY_CNT[5] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[5]~39_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[5] .is_wysiwyg = "true";
defparam \DELAY_CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N12
fiftyfivenm_lcell_comb \DELAY_CNT[6]~41 (
// Equation(s):
// \DELAY_CNT[6]~41_combout  = (DELAY_CNT[6] & (!\DELAY_CNT[5]~40 )) # (!DELAY_CNT[6] & ((\DELAY_CNT[5]~40 ) # (GND)))
// \DELAY_CNT[6]~42  = CARRY((!\DELAY_CNT[5]~40 ) # (!DELAY_CNT[6]))

	.dataa(DELAY_CNT[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[5]~40 ),
	.combout(\DELAY_CNT[6]~41_combout ),
	.cout(\DELAY_CNT[6]~42 ));
// synopsys translate_off
defparam \DELAY_CNT[6]~41 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N13
dffeas \DELAY_CNT[6] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[6]~41_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[6] .is_wysiwyg = "true";
defparam \DELAY_CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N14
fiftyfivenm_lcell_comb \DELAY_CNT[7]~43 (
// Equation(s):
// \DELAY_CNT[7]~43_combout  = (DELAY_CNT[7] & (\DELAY_CNT[6]~42  $ (GND))) # (!DELAY_CNT[7] & (!\DELAY_CNT[6]~42  & VCC))
// \DELAY_CNT[7]~44  = CARRY((DELAY_CNT[7] & !\DELAY_CNT[6]~42 ))

	.dataa(gnd),
	.datab(DELAY_CNT[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[6]~42 ),
	.combout(\DELAY_CNT[7]~43_combout ),
	.cout(\DELAY_CNT[7]~44 ));
// synopsys translate_off
defparam \DELAY_CNT[7]~43 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N15
dffeas \DELAY_CNT[7] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[7]~43_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[7] .is_wysiwyg = "true";
defparam \DELAY_CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N16
fiftyfivenm_lcell_comb \DELAY_CNT[8]~45 (
// Equation(s):
// \DELAY_CNT[8]~45_combout  = (DELAY_CNT[8] & (!\DELAY_CNT[7]~44 )) # (!DELAY_CNT[8] & ((\DELAY_CNT[7]~44 ) # (GND)))
// \DELAY_CNT[8]~46  = CARRY((!\DELAY_CNT[7]~44 ) # (!DELAY_CNT[8]))

	.dataa(gnd),
	.datab(DELAY_CNT[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[7]~44 ),
	.combout(\DELAY_CNT[8]~45_combout ),
	.cout(\DELAY_CNT[8]~46 ));
// synopsys translate_off
defparam \DELAY_CNT[8]~45 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N17
dffeas \DELAY_CNT[8] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[8]~45_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[8] .is_wysiwyg = "true";
defparam \DELAY_CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N18
fiftyfivenm_lcell_comb \DELAY_CNT[9]~47 (
// Equation(s):
// \DELAY_CNT[9]~47_combout  = (DELAY_CNT[9] & (\DELAY_CNT[8]~46  $ (GND))) # (!DELAY_CNT[9] & (!\DELAY_CNT[8]~46  & VCC))
// \DELAY_CNT[9]~48  = CARRY((DELAY_CNT[9] & !\DELAY_CNT[8]~46 ))

	.dataa(gnd),
	.datab(DELAY_CNT[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[8]~46 ),
	.combout(\DELAY_CNT[9]~47_combout ),
	.cout(\DELAY_CNT[9]~48 ));
// synopsys translate_off
defparam \DELAY_CNT[9]~47 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N19
dffeas \DELAY_CNT[9] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[9]~47_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[9] .is_wysiwyg = "true";
defparam \DELAY_CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N20
fiftyfivenm_lcell_comb \DELAY_CNT[10]~49 (
// Equation(s):
// \DELAY_CNT[10]~49_combout  = (DELAY_CNT[10] & (!\DELAY_CNT[9]~48 )) # (!DELAY_CNT[10] & ((\DELAY_CNT[9]~48 ) # (GND)))
// \DELAY_CNT[10]~50  = CARRY((!\DELAY_CNT[9]~48 ) # (!DELAY_CNT[10]))

	.dataa(gnd),
	.datab(DELAY_CNT[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[9]~48 ),
	.combout(\DELAY_CNT[10]~49_combout ),
	.cout(\DELAY_CNT[10]~50 ));
// synopsys translate_off
defparam \DELAY_CNT[10]~49 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N21
dffeas \DELAY_CNT[10] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[10]~49_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[10] .is_wysiwyg = "true";
defparam \DELAY_CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N22
fiftyfivenm_lcell_comb \DELAY_CNT[11]~51 (
// Equation(s):
// \DELAY_CNT[11]~51_combout  = (DELAY_CNT[11] & (\DELAY_CNT[10]~50  $ (GND))) # (!DELAY_CNT[11] & (!\DELAY_CNT[10]~50  & VCC))
// \DELAY_CNT[11]~52  = CARRY((DELAY_CNT[11] & !\DELAY_CNT[10]~50 ))

	.dataa(DELAY_CNT[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[10]~50 ),
	.combout(\DELAY_CNT[11]~51_combout ),
	.cout(\DELAY_CNT[11]~52 ));
// synopsys translate_off
defparam \DELAY_CNT[11]~51 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N23
dffeas \DELAY_CNT[11] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[11]~51_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[11] .is_wysiwyg = "true";
defparam \DELAY_CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N24
fiftyfivenm_lcell_comb \DELAY_CNT[12]~53 (
// Equation(s):
// \DELAY_CNT[12]~53_combout  = (DELAY_CNT[12] & (!\DELAY_CNT[11]~52 )) # (!DELAY_CNT[12] & ((\DELAY_CNT[11]~52 ) # (GND)))
// \DELAY_CNT[12]~54  = CARRY((!\DELAY_CNT[11]~52 ) # (!DELAY_CNT[12]))

	.dataa(gnd),
	.datab(DELAY_CNT[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[11]~52 ),
	.combout(\DELAY_CNT[12]~53_combout ),
	.cout(\DELAY_CNT[12]~54 ));
// synopsys translate_off
defparam \DELAY_CNT[12]~53 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N25
dffeas \DELAY_CNT[12] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[12]~53_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[12] .is_wysiwyg = "true";
defparam \DELAY_CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N26
fiftyfivenm_lcell_comb \DELAY_CNT[13]~55 (
// Equation(s):
// \DELAY_CNT[13]~55_combout  = (DELAY_CNT[13] & (\DELAY_CNT[12]~54  $ (GND))) # (!DELAY_CNT[13] & (!\DELAY_CNT[12]~54  & VCC))
// \DELAY_CNT[13]~56  = CARRY((DELAY_CNT[13] & !\DELAY_CNT[12]~54 ))

	.dataa(DELAY_CNT[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[12]~54 ),
	.combout(\DELAY_CNT[13]~55_combout ),
	.cout(\DELAY_CNT[13]~56 ));
// synopsys translate_off
defparam \DELAY_CNT[13]~55 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N27
dffeas \DELAY_CNT[13] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[13]~55_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[13] .is_wysiwyg = "true";
defparam \DELAY_CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N28
fiftyfivenm_lcell_comb \DELAY_CNT[14]~57 (
// Equation(s):
// \DELAY_CNT[14]~57_combout  = (DELAY_CNT[14] & (!\DELAY_CNT[13]~56 )) # (!DELAY_CNT[14] & ((\DELAY_CNT[13]~56 ) # (GND)))
// \DELAY_CNT[14]~58  = CARRY((!\DELAY_CNT[13]~56 ) # (!DELAY_CNT[14]))

	.dataa(gnd),
	.datab(DELAY_CNT[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[13]~56 ),
	.combout(\DELAY_CNT[14]~57_combout ),
	.cout(\DELAY_CNT[14]~58 ));
// synopsys translate_off
defparam \DELAY_CNT[14]~57 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N29
dffeas \DELAY_CNT[14] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[14]~57_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[14] .is_wysiwyg = "true";
defparam \DELAY_CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N30
fiftyfivenm_lcell_comb \DELAY_CNT[15]~59 (
// Equation(s):
// \DELAY_CNT[15]~59_combout  = (DELAY_CNT[15] & (\DELAY_CNT[14]~58  $ (GND))) # (!DELAY_CNT[15] & (!\DELAY_CNT[14]~58  & VCC))
// \DELAY_CNT[15]~60  = CARRY((DELAY_CNT[15] & !\DELAY_CNT[14]~58 ))

	.dataa(DELAY_CNT[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[14]~58 ),
	.combout(\DELAY_CNT[15]~59_combout ),
	.cout(\DELAY_CNT[15]~60 ));
// synopsys translate_off
defparam \DELAY_CNT[15]~59 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y38_N31
dffeas \DELAY_CNT[15] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[15]~59_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[15] .is_wysiwyg = "true";
defparam \DELAY_CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
fiftyfivenm_lcell_comb \DELAY_CNT[16]~62 (
// Equation(s):
// \DELAY_CNT[16]~62_combout  = (DELAY_CNT[16] & (!\DELAY_CNT[15]~60 )) # (!DELAY_CNT[16] & ((\DELAY_CNT[15]~60 ) # (GND)))
// \DELAY_CNT[16]~63  = CARRY((!\DELAY_CNT[15]~60 ) # (!DELAY_CNT[16]))

	.dataa(gnd),
	.datab(DELAY_CNT[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[15]~60 ),
	.combout(\DELAY_CNT[16]~62_combout ),
	.cout(\DELAY_CNT[16]~63 ));
// synopsys translate_off
defparam \DELAY_CNT[16]~62 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N1
dffeas \DELAY_CNT[16] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[16]~62_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[16]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[16] .is_wysiwyg = "true";
defparam \DELAY_CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
fiftyfivenm_lcell_comb \DELAY_CNT[17]~64 (
// Equation(s):
// \DELAY_CNT[17]~64_combout  = (DELAY_CNT[17] & (\DELAY_CNT[16]~63  $ (GND))) # (!DELAY_CNT[17] & (!\DELAY_CNT[16]~63  & VCC))
// \DELAY_CNT[17]~65  = CARRY((DELAY_CNT[17] & !\DELAY_CNT[16]~63 ))

	.dataa(gnd),
	.datab(DELAY_CNT[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[16]~63 ),
	.combout(\DELAY_CNT[17]~64_combout ),
	.cout(\DELAY_CNT[17]~65 ));
// synopsys translate_off
defparam \DELAY_CNT[17]~64 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N3
dffeas \DELAY_CNT[17] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[17]~64_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[17]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[17] .is_wysiwyg = "true";
defparam \DELAY_CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N4
fiftyfivenm_lcell_comb \DELAY_CNT[18]~66 (
// Equation(s):
// \DELAY_CNT[18]~66_combout  = (DELAY_CNT[18] & (!\DELAY_CNT[17]~65 )) # (!DELAY_CNT[18] & ((\DELAY_CNT[17]~65 ) # (GND)))
// \DELAY_CNT[18]~67  = CARRY((!\DELAY_CNT[17]~65 ) # (!DELAY_CNT[18]))

	.dataa(gnd),
	.datab(DELAY_CNT[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[17]~65 ),
	.combout(\DELAY_CNT[18]~66_combout ),
	.cout(\DELAY_CNT[18]~67 ));
// synopsys translate_off
defparam \DELAY_CNT[18]~66 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N5
dffeas \DELAY_CNT[18] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[18]~66_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[18]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[18] .is_wysiwyg = "true";
defparam \DELAY_CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
fiftyfivenm_lcell_comb \DELAY_CNT[19]~68 (
// Equation(s):
// \DELAY_CNT[19]~68_combout  = (DELAY_CNT[19] & (\DELAY_CNT[18]~67  $ (GND))) # (!DELAY_CNT[19] & (!\DELAY_CNT[18]~67  & VCC))
// \DELAY_CNT[19]~69  = CARRY((DELAY_CNT[19] & !\DELAY_CNT[18]~67 ))

	.dataa(DELAY_CNT[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[18]~67 ),
	.combout(\DELAY_CNT[19]~68_combout ),
	.cout(\DELAY_CNT[19]~69 ));
// synopsys translate_off
defparam \DELAY_CNT[19]~68 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N7
dffeas \DELAY_CNT[19] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[19]~68_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[19]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[19] .is_wysiwyg = "true";
defparam \DELAY_CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N8
fiftyfivenm_lcell_comb \DELAY_CNT[20]~70 (
// Equation(s):
// \DELAY_CNT[20]~70_combout  = (DELAY_CNT[20] & (!\DELAY_CNT[19]~69 )) # (!DELAY_CNT[20] & ((\DELAY_CNT[19]~69 ) # (GND)))
// \DELAY_CNT[20]~71  = CARRY((!\DELAY_CNT[19]~69 ) # (!DELAY_CNT[20]))

	.dataa(gnd),
	.datab(DELAY_CNT[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[19]~69 ),
	.combout(\DELAY_CNT[20]~70_combout ),
	.cout(\DELAY_CNT[20]~71 ));
// synopsys translate_off
defparam \DELAY_CNT[20]~70 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N9
dffeas \DELAY_CNT[20] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[20]~70_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[20]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[20] .is_wysiwyg = "true";
defparam \DELAY_CNT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N10
fiftyfivenm_lcell_comb \DELAY_CNT[21]~72 (
// Equation(s):
// \DELAY_CNT[21]~72_combout  = (DELAY_CNT[21] & (\DELAY_CNT[20]~71  $ (GND))) # (!DELAY_CNT[21] & (!\DELAY_CNT[20]~71  & VCC))
// \DELAY_CNT[21]~73  = CARRY((DELAY_CNT[21] & !\DELAY_CNT[20]~71 ))

	.dataa(DELAY_CNT[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[20]~71 ),
	.combout(\DELAY_CNT[21]~72_combout ),
	.cout(\DELAY_CNT[21]~73 ));
// synopsys translate_off
defparam \DELAY_CNT[21]~72 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N11
dffeas \DELAY_CNT[21] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[21]~72_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[21]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[21] .is_wysiwyg = "true";
defparam \DELAY_CNT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
fiftyfivenm_lcell_comb \DELAY_CNT[22]~74 (
// Equation(s):
// \DELAY_CNT[22]~74_combout  = (DELAY_CNT[22] & (!\DELAY_CNT[21]~73 )) # (!DELAY_CNT[22] & ((\DELAY_CNT[21]~73 ) # (GND)))
// \DELAY_CNT[22]~75  = CARRY((!\DELAY_CNT[21]~73 ) # (!DELAY_CNT[22]))

	.dataa(DELAY_CNT[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[21]~73 ),
	.combout(\DELAY_CNT[22]~74_combout ),
	.cout(\DELAY_CNT[22]~75 ));
// synopsys translate_off
defparam \DELAY_CNT[22]~74 .lut_mask = 16'h5A5F;
defparam \DELAY_CNT[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N13
dffeas \DELAY_CNT[22] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[22]~74_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[22]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[22] .is_wysiwyg = "true";
defparam \DELAY_CNT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N14
fiftyfivenm_lcell_comb \DELAY_CNT[23]~76 (
// Equation(s):
// \DELAY_CNT[23]~76_combout  = (DELAY_CNT[23] & (\DELAY_CNT[22]~75  $ (GND))) # (!DELAY_CNT[23] & (!\DELAY_CNT[22]~75  & VCC))
// \DELAY_CNT[23]~77  = CARRY((DELAY_CNT[23] & !\DELAY_CNT[22]~75 ))

	.dataa(gnd),
	.datab(DELAY_CNT[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[22]~75 ),
	.combout(\DELAY_CNT[23]~76_combout ),
	.cout(\DELAY_CNT[23]~77 ));
// synopsys translate_off
defparam \DELAY_CNT[23]~76 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N15
dffeas \DELAY_CNT[23] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[23]~76_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[23]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[23] .is_wysiwyg = "true";
defparam \DELAY_CNT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N12
fiftyfivenm_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!DELAY_CNT[23] & (!DELAY_CNT[22] & (!DELAY_CNT[20] & !DELAY_CNT[21])))

	.dataa(DELAY_CNT[23]),
	.datab(DELAY_CNT[22]),
	.datac(DELAY_CNT[20]),
	.datad(DELAY_CNT[21]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h0001;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N0
fiftyfivenm_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!DELAY_CNT[17] & (!DELAY_CNT[19] & (!DELAY_CNT[16] & !DELAY_CNT[18])))

	.dataa(DELAY_CNT[17]),
	.datab(DELAY_CNT[19]),
	.datac(DELAY_CNT[16]),
	.datad(DELAY_CNT[18]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0001;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N26
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (((!DELAY_CNT[7]) # (!DELAY_CNT[4])) # (!DELAY_CNT[6])) # (!DELAY_CNT[5])

	.dataa(DELAY_CNT[5]),
	.datab(DELAY_CNT[6]),
	.datac(DELAY_CNT[4]),
	.datad(DELAY_CNT[7]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h7FFF;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N20
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!DELAY_CNT[13] & (!DELAY_CNT[12] & (!DELAY_CNT[15] & !DELAY_CNT[14])))

	.dataa(DELAY_CNT[13]),
	.datab(DELAY_CNT[12]),
	.datac(DELAY_CNT[15]),
	.datad(DELAY_CNT[14]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N4
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (((!DELAY_CNT[2]) # (!DELAY_CNT[1])) # (!DELAY_CNT[0])) # (!DELAY_CNT[3])

	.dataa(DELAY_CNT[3]),
	.datab(DELAY_CNT[0]),
	.datac(DELAY_CNT[1]),
	.datad(DELAY_CNT[2]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h7FFF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N16
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (((!DELAY_CNT[8]) # (!DELAY_CNT[10])) # (!DELAY_CNT[9])) # (!DELAY_CNT[11])

	.dataa(DELAY_CNT[11]),
	.datab(DELAY_CNT[9]),
	.datac(DELAY_CNT[10]),
	.datad(DELAY_CNT[8]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h7FFF;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N22
fiftyfivenm_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~0_combout  & ((\LessThan0~2_combout ) # ((\LessThan0~1_combout ) # (\LessThan0~3_combout ))))

	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hCCC8;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N16
fiftyfivenm_lcell_comb \DELAY_CNT[24]~78 (
// Equation(s):
// \DELAY_CNT[24]~78_combout  = (DELAY_CNT[24] & (!\DELAY_CNT[23]~77 )) # (!DELAY_CNT[24] & ((\DELAY_CNT[23]~77 ) # (GND)))
// \DELAY_CNT[24]~79  = CARRY((!\DELAY_CNT[23]~77 ) # (!DELAY_CNT[24]))

	.dataa(gnd),
	.datab(DELAY_CNT[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[23]~77 ),
	.combout(\DELAY_CNT[24]~78_combout ),
	.cout(\DELAY_CNT[24]~79 ));
// synopsys translate_off
defparam \DELAY_CNT[24]~78 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N17
dffeas \DELAY_CNT[24] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[24]~78_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[24]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[24] .is_wysiwyg = "true";
defparam \DELAY_CNT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
fiftyfivenm_lcell_comb \DELAY_CNT[25]~80 (
// Equation(s):
// \DELAY_CNT[25]~80_combout  = (DELAY_CNT[25] & (\DELAY_CNT[24]~79  $ (GND))) # (!DELAY_CNT[25] & (!\DELAY_CNT[24]~79  & VCC))
// \DELAY_CNT[25]~81  = CARRY((DELAY_CNT[25] & !\DELAY_CNT[24]~79 ))

	.dataa(gnd),
	.datab(DELAY_CNT[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[24]~79 ),
	.combout(\DELAY_CNT[25]~80_combout ),
	.cout(\DELAY_CNT[25]~81 ));
// synopsys translate_off
defparam \DELAY_CNT[25]~80 .lut_mask = 16'hC30C;
defparam \DELAY_CNT[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N19
dffeas \DELAY_CNT[25] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[25]~80_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[25]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[25] .is_wysiwyg = "true";
defparam \DELAY_CNT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N20
fiftyfivenm_lcell_comb \DELAY_CNT[26]~82 (
// Equation(s):
// \DELAY_CNT[26]~82_combout  = (DELAY_CNT[26] & (!\DELAY_CNT[25]~81 )) # (!DELAY_CNT[26] & ((\DELAY_CNT[25]~81 ) # (GND)))
// \DELAY_CNT[26]~83  = CARRY((!\DELAY_CNT[25]~81 ) # (!DELAY_CNT[26]))

	.dataa(gnd),
	.datab(DELAY_CNT[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[25]~81 ),
	.combout(\DELAY_CNT[26]~82_combout ),
	.cout(\DELAY_CNT[26]~83 ));
// synopsys translate_off
defparam \DELAY_CNT[26]~82 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N21
dffeas \DELAY_CNT[26] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[26]~82_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[26]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[26] .is_wysiwyg = "true";
defparam \DELAY_CNT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
fiftyfivenm_lcell_comb \DELAY_CNT[27]~84 (
// Equation(s):
// \DELAY_CNT[27]~84_combout  = (DELAY_CNT[27] & (\DELAY_CNT[26]~83  $ (GND))) # (!DELAY_CNT[27] & (!\DELAY_CNT[26]~83  & VCC))
// \DELAY_CNT[27]~85  = CARRY((DELAY_CNT[27] & !\DELAY_CNT[26]~83 ))

	.dataa(DELAY_CNT[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[26]~83 ),
	.combout(\DELAY_CNT[27]~84_combout ),
	.cout(\DELAY_CNT[27]~85 ));
// synopsys translate_off
defparam \DELAY_CNT[27]~84 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N23
dffeas \DELAY_CNT[27] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[27]~84_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[27]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[27] .is_wysiwyg = "true";
defparam \DELAY_CNT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N10
fiftyfivenm_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!DELAY_CNT[27] & !DELAY_CNT[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(DELAY_CNT[27]),
	.datad(DELAY_CNT[26]),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h000F;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N24
fiftyfivenm_lcell_comb \DELAY_CNT[28]~86 (
// Equation(s):
// \DELAY_CNT[28]~86_combout  = (DELAY_CNT[28] & (!\DELAY_CNT[27]~85 )) # (!DELAY_CNT[28] & ((\DELAY_CNT[27]~85 ) # (GND)))
// \DELAY_CNT[28]~87  = CARRY((!\DELAY_CNT[27]~85 ) # (!DELAY_CNT[28]))

	.dataa(gnd),
	.datab(DELAY_CNT[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[27]~85 ),
	.combout(\DELAY_CNT[28]~86_combout ),
	.cout(\DELAY_CNT[28]~87 ));
// synopsys translate_off
defparam \DELAY_CNT[28]~86 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \DELAY_CNT[28] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[28]~86_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[28]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[28] .is_wysiwyg = "true";
defparam \DELAY_CNT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N26
fiftyfivenm_lcell_comb \DELAY_CNT[29]~88 (
// Equation(s):
// \DELAY_CNT[29]~88_combout  = (DELAY_CNT[29] & (\DELAY_CNT[28]~87  $ (GND))) # (!DELAY_CNT[29] & (!\DELAY_CNT[28]~87  & VCC))
// \DELAY_CNT[29]~89  = CARRY((DELAY_CNT[29] & !\DELAY_CNT[28]~87 ))

	.dataa(DELAY_CNT[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[28]~87 ),
	.combout(\DELAY_CNT[29]~88_combout ),
	.cout(\DELAY_CNT[29]~89 ));
// synopsys translate_off
defparam \DELAY_CNT[29]~88 .lut_mask = 16'hA50A;
defparam \DELAY_CNT[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N27
dffeas \DELAY_CNT[29] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[29]~88_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[29]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[29] .is_wysiwyg = "true";
defparam \DELAY_CNT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
fiftyfivenm_lcell_comb \DELAY_CNT[30]~90 (
// Equation(s):
// \DELAY_CNT[30]~90_combout  = (DELAY_CNT[30] & (!\DELAY_CNT[29]~89 )) # (!DELAY_CNT[30] & ((\DELAY_CNT[29]~89 ) # (GND)))
// \DELAY_CNT[30]~91  = CARRY((!\DELAY_CNT[29]~89 ) # (!DELAY_CNT[30]))

	.dataa(gnd),
	.datab(DELAY_CNT[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DELAY_CNT[29]~89 ),
	.combout(\DELAY_CNT[30]~90_combout ),
	.cout(\DELAY_CNT[30]~91 ));
// synopsys translate_off
defparam \DELAY_CNT[30]~90 .lut_mask = 16'h3C3F;
defparam \DELAY_CNT[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \DELAY_CNT[30] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[30]~90_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[30]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[30] .is_wysiwyg = "true";
defparam \DELAY_CNT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N30
fiftyfivenm_lcell_comb \DELAY_CNT[31]~92 (
// Equation(s):
// \DELAY_CNT[31]~92_combout  = DELAY_CNT[31] $ (!\DELAY_CNT[30]~91 )

	.dataa(DELAY_CNT[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DELAY_CNT[30]~91 ),
	.combout(\DELAY_CNT[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \DELAY_CNT[31]~92 .lut_mask = 16'hA5A5;
defparam \DELAY_CNT[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y37_N31
dffeas \DELAY_CNT[31] (
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\DELAY_CNT[31]~92_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DELAY_CNT[31]),
	.prn(vcc));
// synopsys translate_off
defparam \DELAY_CNT[31] .is_wysiwyg = "true";
defparam \DELAY_CNT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N0
fiftyfivenm_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (!DELAY_CNT[28] & (!DELAY_CNT[30] & (!DELAY_CNT[29] & !DELAY_CNT[31])))

	.dataa(DELAY_CNT[28]),
	.datab(DELAY_CNT[30]),
	.datac(DELAY_CNT[29]),
	.datad(DELAY_CNT[31]),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h0001;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N28
fiftyfivenm_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (\LessThan0~7_combout  & (!DELAY_CNT[25] & (!DELAY_CNT[24] & \LessThan0~8_combout )))

	.dataa(\LessThan0~7_combout ),
	.datab(DELAY_CNT[25]),
	.datac(DELAY_CNT[24]),
	.datad(\LessThan0~8_combout ),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h0200;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N30
fiftyfivenm_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = (\LessThan0~6_combout  & (\LessThan0~5_combout  & (\LessThan0~4_combout  & \LessThan0~9_combout )))

	.dataa(\LessThan0~6_combout ),
	.datab(\LessThan0~5_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\LessThan0~9_combout ),
	.cin(gnd),
	.combout(\LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = 16'h8000;
defparam \LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N24
fiftyfivenm_lcell_comb \RESET_DELAY_n~0 (
// Equation(s):
// \RESET_DELAY_n~0_combout  = (\RESET_DELAY_n~q ) # (!\LessThan0~10_combout )

	.dataa(\LessThan0~10_combout ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RESET_DELAY_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \RESET_DELAY_n~0 .lut_mask = 16'hF5F5;
defparam \RESET_DELAY_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N0
fiftyfivenm_lcell_comb \RESET_DELAY_n~feeder (
// Equation(s):
// \RESET_DELAY_n~feeder_combout  = \RESET_DELAY_n~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RESET_DELAY_n~0_combout ),
	.cin(gnd),
	.combout(\RESET_DELAY_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RESET_DELAY_n~feeder .lut_mask = 16'hFF00;
defparam \RESET_DELAY_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y38_N1
dffeas RESET_DELAY_n(
	.clk(\MAX10_CLK2_50~inputclkctrl_outclk ),
	.d(\RESET_DELAY_n~feeder_combout ),
	.asdata(vcc),
	.clrn(\FPGA_RESET_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET_DELAY_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam RESET_DELAY_n.is_wysiwyg = "true";
defparam RESET_DELAY_n.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
fiftyfivenm_lcell_comb \dac1|Add0~0 (
// Equation(s):
// \dac1|Add0~0_combout  = \dac1|CNT [0] $ (VCC)
// \dac1|Add0~1  = CARRY(\dac1|CNT [0])

	.dataa(gnd),
	.datab(\dac1|CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac1|Add0~0_combout ),
	.cout(\dac1|Add0~1 ));
// synopsys translate_off
defparam \dac1|Add0~0 .lut_mask = 16'h33CC;
defparam \dac1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
fiftyfivenm_lcell_comb \dac1|Add0~12 (
// Equation(s):
// \dac1|Add0~12_combout  = (\dac1|ST.010~q  & (((\dac1|Add0~0_combout )))) # (!\dac1|ST.010~q  & (\dac1|ST.000~q  & ((\dac1|CNT [0]))))

	.dataa(\dac1|ST.000~q ),
	.datab(\dac1|Add0~0_combout ),
	.datac(\dac1|CNT [0]),
	.datad(\dac1|ST.010~q ),
	.cin(gnd),
	.combout(\dac1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~12 .lut_mask = 16'hCCA0;
defparam \dac1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \dac1|CNT[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[0] .is_wysiwyg = "true";
defparam \dac1|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
fiftyfivenm_lcell_comb \dac1|Add0~2 (
// Equation(s):
// \dac1|Add0~2_combout  = (\dac1|CNT [1] & (!\dac1|Add0~1 )) # (!\dac1|CNT [1] & ((\dac1|Add0~1 ) # (GND)))
// \dac1|Add0~3  = CARRY((!\dac1|Add0~1 ) # (!\dac1|CNT [1]))

	.dataa(\dac1|CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~1 ),
	.combout(\dac1|Add0~2_combout ),
	.cout(\dac1|Add0~3 ));
// synopsys translate_off
defparam \dac1|Add0~2 .lut_mask = 16'h5A5F;
defparam \dac1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
fiftyfivenm_lcell_comb \dac1|Add0~13 (
// Equation(s):
// \dac1|Add0~13_combout  = (\dac1|ST.010~q  & (((\dac1|Add0~2_combout )))) # (!\dac1|ST.010~q  & (\dac1|ST.000~q  & (\dac1|CNT [1])))

	.dataa(\dac1|ST.000~q ),
	.datab(\dac1|ST.010~q ),
	.datac(\dac1|CNT [1]),
	.datad(\dac1|Add0~2_combout ),
	.cin(gnd),
	.combout(\dac1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~13 .lut_mask = 16'hEC20;
defparam \dac1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N7
dffeas \dac1|CNT[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[1] .is_wysiwyg = "true";
defparam \dac1|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
fiftyfivenm_lcell_comb \dac1|Add0~4 (
// Equation(s):
// \dac1|Add0~4_combout  = (\dac1|CNT [2] & (\dac1|Add0~3  $ (GND))) # (!\dac1|CNT [2] & (!\dac1|Add0~3  & VCC))
// \dac1|Add0~5  = CARRY((\dac1|CNT [2] & !\dac1|Add0~3 ))

	.dataa(\dac1|CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~3 ),
	.combout(\dac1|Add0~4_combout ),
	.cout(\dac1|Add0~5 ));
// synopsys translate_off
defparam \dac1|Add0~4 .lut_mask = 16'hA50A;
defparam \dac1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
fiftyfivenm_lcell_comb \dac1|Add0~14 (
// Equation(s):
// \dac1|Add0~14_combout  = (\dac1|ST.010~q  & (((\dac1|Add0~4_combout )))) # (!\dac1|ST.010~q  & (\dac1|ST.000~q  & (\dac1|CNT [2])))

	.dataa(\dac1|ST.000~q ),
	.datab(\dac1|ST.010~q ),
	.datac(\dac1|CNT [2]),
	.datad(\dac1|Add0~4_combout ),
	.cin(gnd),
	.combout(\dac1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~14 .lut_mask = 16'hEC20;
defparam \dac1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \dac1|CNT[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[2] .is_wysiwyg = "true";
defparam \dac1|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
fiftyfivenm_lcell_comb \dac1|Add0~6 (
// Equation(s):
// \dac1|Add0~6_combout  = (\dac1|CNT [3] & (!\dac1|Add0~5 )) # (!\dac1|CNT [3] & ((\dac1|Add0~5 ) # (GND)))
// \dac1|Add0~7  = CARRY((!\dac1|Add0~5 ) # (!\dac1|CNT [3]))

	.dataa(\dac1|CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac1|Add0~5 ),
	.combout(\dac1|Add0~6_combout ),
	.cout(\dac1|Add0~7 ));
// synopsys translate_off
defparam \dac1|Add0~6 .lut_mask = 16'h5A5F;
defparam \dac1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
fiftyfivenm_lcell_comb \dac1|Add0~11 (
// Equation(s):
// \dac1|Add0~11_combout  = (\dac1|ST.010~q  & (((\dac1|Add0~6_combout )))) # (!\dac1|ST.010~q  & (\dac1|ST.000~q  & ((\dac1|CNT [3]))))

	.dataa(\dac1|ST.000~q ),
	.datab(\dac1|Add0~6_combout ),
	.datac(\dac1|CNT [3]),
	.datad(\dac1|ST.010~q ),
	.cin(gnd),
	.combout(\dac1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~11 .lut_mask = 16'hCCA0;
defparam \dac1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \dac1|CNT[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[3] .is_wysiwyg = "true";
defparam \dac1|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
fiftyfivenm_lcell_comb \dac1|Equal0~0 (
// Equation(s):
// \dac1|Equal0~0_combout  = (\dac1|CNT [3] & (!\dac1|CNT [0] & (!\dac1|CNT [2] & !\dac1|CNT [1])))

	.dataa(\dac1|CNT [3]),
	.datab(\dac1|CNT [0]),
	.datac(\dac1|CNT [2]),
	.datad(\dac1|CNT [1]),
	.cin(gnd),
	.combout(\dac1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal0~0 .lut_mask = 16'h0002;
defparam \dac1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
fiftyfivenm_lcell_comb \dac1|Add0~8 (
// Equation(s):
// \dac1|Add0~8_combout  = \dac1|Add0~7  $ (!\dac1|CNT [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|CNT [4]),
	.cin(\dac1|Add0~7 ),
	.combout(\dac1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~8 .lut_mask = 16'hF00F;
defparam \dac1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
fiftyfivenm_lcell_comb \dac1|Add0~10 (
// Equation(s):
// \dac1|Add0~10_combout  = (\dac1|ST.010~q  & (((\dac1|Add0~8_combout )))) # (!\dac1|ST.010~q  & (\dac1|ST.000~q  & (\dac1|CNT [4])))

	.dataa(\dac1|ST.000~q ),
	.datab(\dac1|ST.010~q ),
	.datac(\dac1|CNT [4]),
	.datad(\dac1|Add0~8_combout ),
	.cin(gnd),
	.combout(\dac1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Add0~10 .lut_mask = 16'hEC20;
defparam \dac1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \dac1|CNT[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|CNT[4] .is_wysiwyg = "true";
defparam \dac1|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
fiftyfivenm_lcell_comb \dac1|ST~19 (
// Equation(s):
// \dac1|ST~19_combout  = (\dac1|Equal0~0_combout  & (\dac1|ST.011~q  & (\dac1|ST~15_combout  & \dac1|CNT [4])))

	.dataa(\dac1|Equal0~0_combout ),
	.datab(\dac1|ST.011~q ),
	.datac(\dac1|ST~15_combout ),
	.datad(\dac1|CNT [4]),
	.cin(gnd),
	.combout(\dac1|ST~19_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~19 .lut_mask = 16'h8000;
defparam \dac1|ST~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N3
dffeas \dac1|ST.100 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|ST~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST.100 .is_wysiwyg = "true";
defparam \dac1|ST.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
fiftyfivenm_lcell_comb \dac1|ST~20 (
// Equation(s):
// \dac1|ST~20_combout  = (\dac1|ST~13_combout  & (\RESET_DELAY_n~q  & !\dac1|ST.100~q ))

	.dataa(\dac1|ST~13_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\dac1|ST.100~q ),
	.cin(gnd),
	.combout(\dac1|ST~20_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~20 .lut_mask = 16'h0088;
defparam \dac1|ST~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \dac1|ST.000 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|ST~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST.000 .is_wysiwyg = "true";
defparam \dac1|ST.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
fiftyfivenm_lcell_comb \dac1|ST~13 (
// Equation(s):
// \dac1|ST~13_combout  = (\dac1|ST.001~q  & (!\dac1|ST.011~q  & (\dac1|ST.000~q  & !\dac1|ST.010~q ))) # (!\dac1|ST.001~q  & ((\dac1|ST.011~q  & (\dac1|ST.000~q  & !\dac1|ST.010~q )) # (!\dac1|ST.011~q  & (\dac1|ST.000~q  $ (!\dac1|ST.010~q )))))

	.dataa(\dac1|ST.001~q ),
	.datab(\dac1|ST.011~q ),
	.datac(\dac1|ST.000~q ),
	.datad(\dac1|ST.010~q ),
	.cin(gnd),
	.combout(\dac1|ST~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~13 .lut_mask = 16'h1061;
defparam \dac1|ST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
fiftyfivenm_lcell_comb \dac1|ST~14 (
// Equation(s):
// \dac1|ST~14_combout  = (!\dac1|ST.001~q  & (!\dac1|ST.010~q  & \dac1|ST.000~q ))

	.dataa(\dac1|ST.001~q ),
	.datab(\dac1|ST.010~q ),
	.datac(\dac1|ST.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|ST~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~14 .lut_mask = 16'h1010;
defparam \dac1|ST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N22
fiftyfivenm_lcell_comb \dac1|ST~15 (
// Equation(s):
// \dac1|ST~15_combout  = (\RESET_DELAY_n~q  & ((\dac1|ST~13_combout  & (!\dac1|ST.100~q )) # (!\dac1|ST~13_combout  & (\dac1|ST.100~q  & \dac1|ST~14_combout ))))

	.dataa(\dac1|ST~13_combout ),
	.datab(\dac1|ST.100~q ),
	.datac(\dac1|ST~14_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\dac1|ST~15_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~15 .lut_mask = 16'h6200;
defparam \dac1|ST~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
fiftyfivenm_lcell_comb \dac1|Equal0~1 (
// Equation(s):
// \dac1|Equal0~1_combout  = (\dac1|Equal0~0_combout  & \dac1|CNT [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|Equal0~0_combout ),
	.datad(\dac1|CNT [4]),
	.cin(gnd),
	.combout(\dac1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Equal0~1 .lut_mask = 16'hF000;
defparam \dac1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
fiftyfivenm_lcell_comb \dac1|ST~17 (
// Equation(s):
// \dac1|ST~17_combout  = (\dac1|ST~15_combout  & (((\dac1|ST.011~q  & !\dac1|Equal0~1_combout )) # (!\dac1|ST.000~q )))

	.dataa(\dac1|ST~15_combout ),
	.datab(\dac1|ST.011~q ),
	.datac(\dac1|ST.000~q ),
	.datad(\dac1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dac1|ST~17_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|ST~17 .lut_mask = 16'h0A8A;
defparam \dac1|ST~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \dac1|ST.001 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|ST~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|ST.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|ST.001 .is_wysiwyg = "true";
defparam \dac1|ST.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
fiftyfivenm_lcell_comb \dac1|Selector1~0 (
// Equation(s):
// \dac1|Selector1~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [23])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector1~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
fiftyfivenm_lcell_comb \dac1|Selector2~0 (
// Equation(s):
// \dac1|Selector2~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [22])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector2~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
fiftyfivenm_lcell_comb \dac1|Selector3~0 (
// Equation(s):
// \dac1|Selector3~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [21])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector3~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
fiftyfivenm_lcell_comb \dac1|Selector4~0 (
// Equation(s):
// \dac1|Selector4~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [20])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector4~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
fiftyfivenm_lcell_comb \dac1|Selector5~0 (
// Equation(s):
// \dac1|Selector5~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [19])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector5~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
fiftyfivenm_lcell_comb \dac1|Selector6~0 (
// Equation(s):
// \dac1|Selector6~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [18])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector6~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
fiftyfivenm_lcell_comb \dac1|Selector7~0 (
// Equation(s):
// \dac1|Selector7~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [17])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector7~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
fiftyfivenm_lcell_comb \dac1|Selector8~0 (
// Equation(s):
// \dac1|Selector8~0_combout  = (\dac1|ST.000~q  & \dac1|RDATA [16])

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|RDATA [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector8~0 .lut_mask = 16'hA0A0;
defparam \dac1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \clockyclock|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clockyclock|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clockyclock|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clockyclock|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clockyclock|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clockyclock|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c0_high = 59;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c0_low = 59;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clockyclock|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clockyclock|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk0_divide_by = 472;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk0_multiply_by = 29;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clockyclock|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clockyclock|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \clockyclock|altpll_component|auto_generated|pll1 .m = 29;
defparam \clockyclock|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clockyclock|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .n = 4;
defparam \clockyclock|altpll_component|auto_generated|pll1 .operation_mode = "source synchronous";
defparam \clockyclock|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clockyclock|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clockyclock|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clockyclock|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clockyclock|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 344;
defparam \clockyclock|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clockyclock|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect({gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ));
// synopsys translate_off
defparam \buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .clock_type = "global clock";
defparam \buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N4
fiftyfivenm_lcell_comb \div|time_base_counter0~0 (
// Equation(s):
// \div|time_base_counter0~0_combout  = !\div|time_base_counter0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\div|time_base_counter0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div|time_base_counter0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter0~0 .lut_mask = 16'h0F0F;
defparam \div|time_base_counter0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y38_N5
dffeas \div|time_base_counter0 (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\div|time_base_counter0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|time_base_counter0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|time_base_counter0 .is_wysiwyg = "true";
defparam \div|time_base_counter0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N28
fiftyfivenm_lcell_comb \div|time_base_counter0~_wirecell (
// Equation(s):
// \div|time_base_counter0~_wirecell_combout  = !\div|time_base_counter0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter0~q ),
	.cin(gnd),
	.combout(\div|time_base_counter0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter0~_wirecell .lut_mask = 16'h00FF;
defparam \div|time_base_counter0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|time_base_counter0~_wirecell_combout }),
	.clkselect({gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ));
// synopsys translate_off
defparam \effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .clock_type = "global clock";
defparam \effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
fiftyfivenm_lcell_comb \effect|count[0]~15 (
// Equation(s):
// \effect|count[0]~15_combout  = \effect|count [0] $ (VCC)
// \effect|count[0]~16  = CARRY(\effect|count [0])

	.dataa(gnd),
	.datab(\effect|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|count[0]~15_combout ),
	.cout(\effect|count[0]~16 ));
// synopsys translate_off
defparam \effect|count[0]~15 .lut_mask = 16'h33CC;
defparam \effect|count[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N1
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
fiftyfivenm_lcell_comb \effect|trig_sync_0~0 (
// Equation(s):
// \effect|trig_sync_0~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\effect|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \effect|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N25
dffeas \effect|trig_sync_0 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|trig_sync_0 .is_wysiwyg = "true";
defparam \effect|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N28
fiftyfivenm_lcell_comb \effect|trig_sync_1~feeder (
// Equation(s):
// \effect|trig_sync_1~feeder_combout  = \effect|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|trig_sync_0~q ),
	.cin(gnd),
	.combout(\effect|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|trig_sync_1~feeder .lut_mask = 16'hFF00;
defparam \effect|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N29
dffeas \effect|trig_sync_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|trig_sync_1 .is_wysiwyg = "true";
defparam \effect|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
fiftyfivenm_lcell_comb \effect|trig_cnt~1 (
// Equation(s):
// \effect|trig_cnt~1_combout  = (!\effect|trig_cnt [0] & (\effect|trig_sync_1~q  $ (\effect|trig_now~q )))

	.dataa(gnd),
	.datab(\effect|trig_sync_1~q ),
	.datac(\effect|trig_cnt [0]),
	.datad(\effect|trig_now~q ),
	.cin(gnd),
	.combout(\effect|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|trig_cnt~1 .lut_mask = 16'h030C;
defparam \effect|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N21
dffeas \effect|trig_cnt[0] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|trig_cnt[0] .is_wysiwyg = "true";
defparam \effect|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
fiftyfivenm_lcell_comb \effect|trig_cnt~0 (
// Equation(s):
// \effect|trig_cnt~0_combout  = (\effect|trig_now~q  & (!\effect|trig_sync_1~q  & (\effect|trig_cnt [0] $ (\effect|trig_cnt [1])))) # (!\effect|trig_now~q  & (\effect|trig_sync_1~q  & (\effect|trig_cnt [0] $ (\effect|trig_cnt [1]))))

	.dataa(\effect|trig_now~q ),
	.datab(\effect|trig_cnt [0]),
	.datac(\effect|trig_cnt [1]),
	.datad(\effect|trig_sync_1~q ),
	.cin(gnd),
	.combout(\effect|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|trig_cnt~0 .lut_mask = 16'h1428;
defparam \effect|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N23
dffeas \effect|trig_cnt[1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|trig_cnt[1] .is_wysiwyg = "true";
defparam \effect|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
fiftyfivenm_lcell_comb \effect|trig_now~0 (
// Equation(s):
// \effect|trig_now~0_combout  = (\effect|trig_cnt [1] & ((\effect|trig_cnt [0] & ((\effect|trig_sync_1~q ))) # (!\effect|trig_cnt [0] & (\effect|trig_now~q )))) # (!\effect|trig_cnt [1] & (((\effect|trig_now~q ))))

	.dataa(\effect|trig_cnt [1]),
	.datab(\effect|trig_cnt [0]),
	.datac(\effect|trig_now~q ),
	.datad(\effect|trig_sync_1~q ),
	.cin(gnd),
	.combout(\effect|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|trig_now~0 .lut_mask = 16'hF870;
defparam \effect|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N7
dffeas \effect|trig_now (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|trig_now .is_wysiwyg = "true";
defparam \effect|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
fiftyfivenm_lcell_comb \effect|trig_pulse~0 (
// Equation(s):
// \effect|trig_pulse~0_combout  = (!\effect|trig_now~q  & (\effect|trig_cnt [0] & (\effect|trig_cnt [1] & \effect|trig_sync_1~q )))

	.dataa(\effect|trig_now~q ),
	.datab(\effect|trig_cnt [0]),
	.datac(\effect|trig_cnt [1]),
	.datad(\effect|trig_sync_1~q ),
	.cin(gnd),
	.combout(\effect|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|trig_pulse~0 .lut_mask = 16'h4000;
defparam \effect|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
fiftyfivenm_lcell_comb \effect|count[13]~41 (
// Equation(s):
// \effect|count[13]~41_combout  = (\effect|count [13] & (!\effect|count[12]~40 )) # (!\effect|count [13] & ((\effect|count[12]~40 ) # (GND)))
// \effect|count[13]~42  = CARRY((!\effect|count[12]~40 ) # (!\effect|count [13]))

	.dataa(gnd),
	.datab(\effect|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[12]~40 ),
	.combout(\effect|count[13]~41_combout ),
	.cout(\effect|count[13]~42 ));
// synopsys translate_off
defparam \effect|count[13]~41 .lut_mask = 16'h3C3F;
defparam \effect|count[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
fiftyfivenm_lcell_comb \effect|count[14]~45 (
// Equation(s):
// \effect|count[14]~45_combout  = \effect|count [14] $ (!\effect|count[13]~42 )

	.dataa(\effect|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\effect|count[13]~42 ),
	.combout(\effect|count[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \effect|count[14]~45 .lut_mask = 16'hA5A5;
defparam \effect|count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \effect|count[14] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[14] .is_wysiwyg = "true";
defparam \effect|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
fiftyfivenm_lcell_comb \effect|LessThan1~0 (
// Equation(s):
// \effect|LessThan1~0_combout  = (((!\effect|count [13]) # (!\effect|count [1])) # (!\effect|count [14])) # (!\effect|count [0])

	.dataa(\effect|count [0]),
	.datab(\effect|count [14]),
	.datac(\effect|count [1]),
	.datad(\effect|count [13]),
	.cin(gnd),
	.combout(\effect|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \effect|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
fiftyfivenm_lcell_comb \effect|LessThan1~1 (
// Equation(s):
// \effect|LessThan1~1_combout  = (((!\effect|count [2]) # (!\effect|count [5])) # (!\effect|count [3])) # (!\effect|count [4])

	.dataa(\effect|count [4]),
	.datab(\effect|count [3]),
	.datac(\effect|count [5]),
	.datad(\effect|count [2]),
	.cin(gnd),
	.combout(\effect|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \effect|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
fiftyfivenm_lcell_comb \effect|LessThan1~2 (
// Equation(s):
// \effect|LessThan1~2_combout  = (((!\effect|count [7]) # (!\effect|count [6])) # (!\effect|count [8])) # (!\effect|count [9])

	.dataa(\effect|count [9]),
	.datab(\effect|count [8]),
	.datac(\effect|count [6]),
	.datad(\effect|count [7]),
	.cin(gnd),
	.combout(\effect|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \effect|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \effect|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
fiftyfivenm_lcell_comb \effect|LessThan1~3 (
// Equation(s):
// \effect|LessThan1~3_combout  = ((!\effect|count [10]) # (!\effect|count [11])) # (!\effect|count [12])

	.dataa(gnd),
	.datab(\effect|count [12]),
	.datac(\effect|count [11]),
	.datad(\effect|count [10]),
	.cin(gnd),
	.combout(\effect|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \effect|LessThan1~3 .lut_mask = 16'h3FFF;
defparam \effect|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
fiftyfivenm_lcell_comb \effect|LessThan1~4 (
// Equation(s):
// \effect|LessThan1~4_combout  = (\effect|LessThan1~0_combout ) # ((\effect|LessThan1~1_combout ) # ((\effect|LessThan1~2_combout ) # (\effect|LessThan1~3_combout )))

	.dataa(\effect|LessThan1~0_combout ),
	.datab(\effect|LessThan1~1_combout ),
	.datac(\effect|LessThan1~2_combout ),
	.datad(\effect|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\effect|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \effect|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \effect|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N14
fiftyfivenm_lcell_comb \effect|KP_state~12 (
// Equation(s):
// \effect|KP_state~12_combout  = (!\effect|KP_state.10~q ) # (!\effect|trig_pulse~0_combout )

	.dataa(\effect|trig_pulse~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|KP_state.10~q ),
	.cin(gnd),
	.combout(\effect|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \effect|KP_state~12 .lut_mask = 16'h55FF;
defparam \effect|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
fiftyfivenm_lcell_comb \effect|KP_state~13 (
// Equation(s):
// \effect|KP_state~13_combout  = (\effect|KP_state~8_combout  & (((\effect|LessThan1~4_combout  & \effect|KP_state.01~q )) # (!\effect|KP_state~12_combout )))

	.dataa(\effect|LessThan1~4_combout ),
	.datab(\effect|KP_state~12_combout ),
	.datac(\effect|KP_state.01~q ),
	.datad(\effect|KP_state~8_combout ),
	.cin(gnd),
	.combout(\effect|KP_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \effect|KP_state~13 .lut_mask = 16'hB300;
defparam \effect|KP_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N27
dffeas \effect|KP_state.01 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|KP_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|KP_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|KP_state.01 .is_wysiwyg = "true";
defparam \effect|KP_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N18
fiftyfivenm_lcell_comb \effect|KP_state~8 (
// Equation(s):
// \effect|KP_state~8_combout  = (\RESET_DELAY_n~q  & ((\effect|KP_state.10~q  & (!\effect|KP_state.01~q  & \effect|KP_state.00~q )) # (!\effect|KP_state.10~q  & (\effect|KP_state.01~q  $ (!\effect|KP_state.00~q )))))

	.dataa(\RESET_DELAY_n~q ),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|KP_state.01~q ),
	.datad(\effect|KP_state.00~q ),
	.cin(gnd),
	.combout(\effect|KP_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \effect|KP_state~8 .lut_mask = 16'h2802;
defparam \effect|KP_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
fiftyfivenm_lcell_comb \effect|KP_state~9 (
// Equation(s):
// \effect|KP_state~9_combout  = (\effect|KP_state~8_combout  & ((\effect|trig_pulse~0_combout ) # (\effect|KP_state.00~q )))

	.dataa(\effect|trig_pulse~0_combout ),
	.datab(gnd),
	.datac(\effect|KP_state.00~q ),
	.datad(\effect|KP_state~8_combout ),
	.cin(gnd),
	.combout(\effect|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \effect|KP_state~9 .lut_mask = 16'hFA00;
defparam \effect|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N11
dffeas \effect|KP_state.00 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|KP_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|KP_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|KP_state.00 .is_wysiwyg = "true";
defparam \effect|KP_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N8
fiftyfivenm_lcell_comb \effect|KP_state~10 (
// Equation(s):
// \effect|KP_state~10_combout  = (\effect|KP_state.00~q  & ((\effect|KP_state.10~q  & (!\effect|trig_pulse~0_combout )) # (!\effect|KP_state.10~q  & ((!\effect|LessThan1~4_combout ))))) # (!\effect|KP_state.00~q  & (\effect|trig_pulse~0_combout ))

	.dataa(\effect|trig_pulse~0_combout ),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|LessThan1~4_combout ),
	.datad(\effect|KP_state.00~q ),
	.cin(gnd),
	.combout(\effect|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \effect|KP_state~10 .lut_mask = 16'h47AA;
defparam \effect|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N16
fiftyfivenm_lcell_comb \effect|KP_state~11 (
// Equation(s):
// \effect|KP_state~11_combout  = (\effect|KP_state~10_combout  & \effect|KP_state~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|KP_state~10_combout ),
	.datad(\effect|KP_state~8_combout ),
	.cin(gnd),
	.combout(\effect|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \effect|KP_state~11 .lut_mask = 16'hF000;
defparam \effect|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N17
dffeas \effect|KP_state.10 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|KP_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|KP_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|KP_state.10 .is_wysiwyg = "true";
defparam \effect|KP_state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
fiftyfivenm_lcell_comb \effect|count[12]~43 (
// Equation(s):
// \effect|count[12]~43_combout  = (\effect|LessThan1~4_combout  & ((\effect|KP_state.01~q ) # ((\effect|KP_state.10~q  & !\effect|trig_pulse~0_combout ))))

	.dataa(\effect|LessThan1~4_combout ),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|KP_state.01~q ),
	.datad(\effect|trig_pulse~0_combout ),
	.cin(gnd),
	.combout(\effect|count[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \effect|count[12]~43 .lut_mask = 16'hA0A8;
defparam \effect|count[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N24
fiftyfivenm_lcell_comb \effect|count[12]~44 (
// Equation(s):
// \effect|count[12]~44_combout  = (\RESET_DELAY_n~q  & (!\effect|count[12]~43_combout  & ((\effect|trig_pulse~0_combout ) # (\effect|KP_state.00~q ))))

	.dataa(\effect|trig_pulse~0_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\effect|count[12]~43_combout ),
	.datad(\effect|KP_state.00~q ),
	.cin(gnd),
	.combout(\effect|count[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \effect|count[12]~44 .lut_mask = 16'h0C08;
defparam \effect|count[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N3
dffeas \effect|count[0] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[0] .is_wysiwyg = "true";
defparam \effect|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
fiftyfivenm_lcell_comb \effect|count[1]~17 (
// Equation(s):
// \effect|count[1]~17_combout  = (\effect|count [1] & (!\effect|count[0]~16 )) # (!\effect|count [1] & ((\effect|count[0]~16 ) # (GND)))
// \effect|count[1]~18  = CARRY((!\effect|count[0]~16 ) # (!\effect|count [1]))

	.dataa(gnd),
	.datab(\effect|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[0]~16 ),
	.combout(\effect|count[1]~17_combout ),
	.cout(\effect|count[1]~18 ));
// synopsys translate_off
defparam \effect|count[1]~17 .lut_mask = 16'h3C3F;
defparam \effect|count[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N5
dffeas \effect|count[1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[1] .is_wysiwyg = "true";
defparam \effect|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
fiftyfivenm_lcell_comb \effect|count[2]~19 (
// Equation(s):
// \effect|count[2]~19_combout  = (\effect|count [2] & (\effect|count[1]~18  $ (GND))) # (!\effect|count [2] & (!\effect|count[1]~18  & VCC))
// \effect|count[2]~20  = CARRY((\effect|count [2] & !\effect|count[1]~18 ))

	.dataa(\effect|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[1]~18 ),
	.combout(\effect|count[2]~19_combout ),
	.cout(\effect|count[2]~20 ));
// synopsys translate_off
defparam \effect|count[2]~19 .lut_mask = 16'hA50A;
defparam \effect|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N7
dffeas \effect|count[2] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[2] .is_wysiwyg = "true";
defparam \effect|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
fiftyfivenm_lcell_comb \effect|count[3]~21 (
// Equation(s):
// \effect|count[3]~21_combout  = (\effect|count [3] & (!\effect|count[2]~20 )) # (!\effect|count [3] & ((\effect|count[2]~20 ) # (GND)))
// \effect|count[3]~22  = CARRY((!\effect|count[2]~20 ) # (!\effect|count [3]))

	.dataa(gnd),
	.datab(\effect|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[2]~20 ),
	.combout(\effect|count[3]~21_combout ),
	.cout(\effect|count[3]~22 ));
// synopsys translate_off
defparam \effect|count[3]~21 .lut_mask = 16'h3C3F;
defparam \effect|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N9
dffeas \effect|count[3] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[3] .is_wysiwyg = "true";
defparam \effect|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
fiftyfivenm_lcell_comb \effect|count[4]~23 (
// Equation(s):
// \effect|count[4]~23_combout  = (\effect|count [4] & (\effect|count[3]~22  $ (GND))) # (!\effect|count [4] & (!\effect|count[3]~22  & VCC))
// \effect|count[4]~24  = CARRY((\effect|count [4] & !\effect|count[3]~22 ))

	.dataa(\effect|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[3]~22 ),
	.combout(\effect|count[4]~23_combout ),
	.cout(\effect|count[4]~24 ));
// synopsys translate_off
defparam \effect|count[4]~23 .lut_mask = 16'hA50A;
defparam \effect|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \effect|count[4] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[4] .is_wysiwyg = "true";
defparam \effect|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
fiftyfivenm_lcell_comb \effect|count[5]~25 (
// Equation(s):
// \effect|count[5]~25_combout  = (\effect|count [5] & (!\effect|count[4]~24 )) # (!\effect|count [5] & ((\effect|count[4]~24 ) # (GND)))
// \effect|count[5]~26  = CARRY((!\effect|count[4]~24 ) # (!\effect|count [5]))

	.dataa(\effect|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[4]~24 ),
	.combout(\effect|count[5]~25_combout ),
	.cout(\effect|count[5]~26 ));
// synopsys translate_off
defparam \effect|count[5]~25 .lut_mask = 16'h5A5F;
defparam \effect|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \effect|count[5] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[5] .is_wysiwyg = "true";
defparam \effect|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
fiftyfivenm_lcell_comb \effect|count[6]~27 (
// Equation(s):
// \effect|count[6]~27_combout  = (\effect|count [6] & (\effect|count[5]~26  $ (GND))) # (!\effect|count [6] & (!\effect|count[5]~26  & VCC))
// \effect|count[6]~28  = CARRY((\effect|count [6] & !\effect|count[5]~26 ))

	.dataa(gnd),
	.datab(\effect|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[5]~26 ),
	.combout(\effect|count[6]~27_combout ),
	.cout(\effect|count[6]~28 ));
// synopsys translate_off
defparam \effect|count[6]~27 .lut_mask = 16'hC30C;
defparam \effect|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N15
dffeas \effect|count[6] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[6] .is_wysiwyg = "true";
defparam \effect|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
fiftyfivenm_lcell_comb \effect|count[7]~29 (
// Equation(s):
// \effect|count[7]~29_combout  = (\effect|count [7] & (!\effect|count[6]~28 )) # (!\effect|count [7] & ((\effect|count[6]~28 ) # (GND)))
// \effect|count[7]~30  = CARRY((!\effect|count[6]~28 ) # (!\effect|count [7]))

	.dataa(gnd),
	.datab(\effect|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[6]~28 ),
	.combout(\effect|count[7]~29_combout ),
	.cout(\effect|count[7]~30 ));
// synopsys translate_off
defparam \effect|count[7]~29 .lut_mask = 16'h3C3F;
defparam \effect|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \effect|count[7] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[7] .is_wysiwyg = "true";
defparam \effect|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
fiftyfivenm_lcell_comb \effect|count[8]~31 (
// Equation(s):
// \effect|count[8]~31_combout  = (\effect|count [8] & (\effect|count[7]~30  $ (GND))) # (!\effect|count [8] & (!\effect|count[7]~30  & VCC))
// \effect|count[8]~32  = CARRY((\effect|count [8] & !\effect|count[7]~30 ))

	.dataa(gnd),
	.datab(\effect|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[7]~30 ),
	.combout(\effect|count[8]~31_combout ),
	.cout(\effect|count[8]~32 ));
// synopsys translate_off
defparam \effect|count[8]~31 .lut_mask = 16'hC30C;
defparam \effect|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \effect|count[8] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[8] .is_wysiwyg = "true";
defparam \effect|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
fiftyfivenm_lcell_comb \effect|count[9]~33 (
// Equation(s):
// \effect|count[9]~33_combout  = (\effect|count [9] & (!\effect|count[8]~32 )) # (!\effect|count [9] & ((\effect|count[8]~32 ) # (GND)))
// \effect|count[9]~34  = CARRY((!\effect|count[8]~32 ) # (!\effect|count [9]))

	.dataa(\effect|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[8]~32 ),
	.combout(\effect|count[9]~33_combout ),
	.cout(\effect|count[9]~34 ));
// synopsys translate_off
defparam \effect|count[9]~33 .lut_mask = 16'h5A5F;
defparam \effect|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N21
dffeas \effect|count[9] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[9] .is_wysiwyg = "true";
defparam \effect|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
fiftyfivenm_lcell_comb \effect|count[10]~35 (
// Equation(s):
// \effect|count[10]~35_combout  = (\effect|count [10] & (\effect|count[9]~34  $ (GND))) # (!\effect|count [10] & (!\effect|count[9]~34  & VCC))
// \effect|count[10]~36  = CARRY((\effect|count [10] & !\effect|count[9]~34 ))

	.dataa(\effect|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[9]~34 ),
	.combout(\effect|count[10]~35_combout ),
	.cout(\effect|count[10]~36 ));
// synopsys translate_off
defparam \effect|count[10]~35 .lut_mask = 16'hA50A;
defparam \effect|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N23
dffeas \effect|count[10] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[10] .is_wysiwyg = "true";
defparam \effect|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
fiftyfivenm_lcell_comb \effect|count[11]~37 (
// Equation(s):
// \effect|count[11]~37_combout  = (\effect|count [11] & (!\effect|count[10]~36 )) # (!\effect|count [11] & ((\effect|count[10]~36 ) # (GND)))
// \effect|count[11]~38  = CARRY((!\effect|count[10]~36 ) # (!\effect|count [11]))

	.dataa(gnd),
	.datab(\effect|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[10]~36 ),
	.combout(\effect|count[11]~37_combout ),
	.cout(\effect|count[11]~38 ));
// synopsys translate_off
defparam \effect|count[11]~37 .lut_mask = 16'h3C3F;
defparam \effect|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \effect|count[11] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[11] .is_wysiwyg = "true";
defparam \effect|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
fiftyfivenm_lcell_comb \effect|count[12]~39 (
// Equation(s):
// \effect|count[12]~39_combout  = (\effect|count [12] & (\effect|count[11]~38  $ (GND))) # (!\effect|count [12] & (!\effect|count[11]~38  & VCC))
// \effect|count[12]~40  = CARRY((\effect|count [12] & !\effect|count[11]~38 ))

	.dataa(\effect|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|count[11]~38 ),
	.combout(\effect|count[12]~39_combout ),
	.cout(\effect|count[12]~40 ));
// synopsys translate_off
defparam \effect|count[12]~39 .lut_mask = 16'hA50A;
defparam \effect|count[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y18_N27
dffeas \effect|count[12] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[12] .is_wysiwyg = "true";
defparam \effect|count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \effect|count[13] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|count[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\effect|count[12]~44_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|count[13] .is_wysiwyg = "true";
defparam \effect|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
fiftyfivenm_lcell_comb \effect|wr_ptr[13]~feeder (
// Equation(s):
// \effect|wr_ptr[13]~feeder_combout  = \effect|count [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [13]),
	.cin(gnd),
	.combout(\effect|wr_ptr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[13]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \effect|wr_ptr[13] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[13] .is_wysiwyg = "true";
defparam \effect|wr_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \effect|wr_ptr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|wr_ptr [13]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
fiftyfivenm_lcell_comb \effect|rden~0 (
// Equation(s):
// \effect|rden~0_combout  = (\RESET_DELAY_n~q  & \effect|KP_state.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|KP_state.00~q ),
	.cin(gnd),
	.combout(\effect|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|rden~0 .lut_mask = 16'hF000;
defparam \effect|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y18_N5
dffeas \effect|rden (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|rden .is_wysiwyg = "true";
defparam \effect|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\effect|rden~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
fiftyfivenm_lcell_comb \effect|wr_ptr[14]~feeder (
// Equation(s):
// \effect|wr_ptr[14]~feeder_combout  = \effect|count [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [14]),
	.cin(gnd),
	.combout(\effect|wr_ptr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[14]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \effect|wr_ptr[14] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[14] .is_wysiwyg = "true";
defparam \effect|wr_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout  = (\effect|wr_ptr [14] & !\effect|wr_ptr [13])

	.dataa(\effect|wr_ptr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|wr_ptr [13]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1 .lut_mask = 16'h00AA;
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
fiftyfivenm_clkctrl \RESET_DELAY_n~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET_DELAY_n~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET_DELAY_n~clkctrl_outclk ));
// synopsys translate_off
defparam \RESET_DELAY_n~clkctrl .clock_type = "global clock";
defparam \RESET_DELAY_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout  = (\effect|wr_ptr [14] & \effect|wr_ptr [13])

	.dataa(\effect|wr_ptr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|wr_ptr [13]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2 .lut_mask = 16'hAA00;
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout  = (!\effect|wr_ptr [14] & \effect|wr_ptr [13])

	.dataa(\effect|wr_ptr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|wr_ptr [13]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0 .lut_mask = 16'h5500;
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
fiftyfivenm_lcell_comb \effect|filt0|del~0 (
// Equation(s):
// \effect|filt0|del~0_combout  = (\effect|filt0|del[0][23]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\effect|filt0|del[0][23]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~0 .lut_mask = 16'hC0C0;
defparam \effect|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \effect|filt0|del[1][23] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][23] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
fiftyfivenm_lcell_comb \effect|filt0|del~1 (
// Equation(s):
// \effect|filt0|del~1_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][22]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~1 .lut_mask = 16'hF000;
defparam \effect|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N21
dffeas \effect|filt0|del[1][22] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][22] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
fiftyfivenm_lcell_comb \effect|filt0|del~2 (
// Equation(s):
// \effect|filt0|del~2_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][21]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~2 .lut_mask = 16'hF000;
defparam \effect|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N29
dffeas \effect|filt0|del[1][21] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][21] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N6
fiftyfivenm_lcell_comb \effect|filt0|del~3 (
// Equation(s):
// \effect|filt0|del~3_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][20]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~3 .lut_mask = 16'hF000;
defparam \effect|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N7
dffeas \effect|filt0|del[1][20] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][20] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \effect|wr_ptr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|wr_ptr [14]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\effect|rden~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = \effect|delay_ram|altsyncram_component|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hF0F0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N0
fiftyfivenm_lcell_comb \div|time_base_counter1~0 (
// Equation(s):
// \div|time_base_counter1~0_combout  = !\div|time_base_counter1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\div|time_base_counter1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div|time_base_counter1~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter1~0 .lut_mask = 16'h0F0F;
defparam \div|time_base_counter1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N1
dffeas \div|time_base_counter1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\div|time_base_counter1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|time_base_counter1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|time_base_counter1 .is_wysiwyg = "true";
defparam \div|time_base_counter1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
fiftyfivenm_clkctrl \string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|time_base_counter1~q }),
	.clkselect({gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ));
// synopsys translate_off
defparam \string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .clock_type = "global clock";
defparam \string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N0
fiftyfivenm_lcell_comb \div|time_base_counter2~0 (
// Equation(s):
// \div|time_base_counter2~0_combout  = !\div|time_base_counter2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter2~q ),
	.cin(gnd),
	.combout(\div|time_base_counter2~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter2~0 .lut_mask = 16'h00FF;
defparam \div|time_base_counter2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N11
dffeas \div|time_base_counter2 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\div|time_base_counter2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|time_base_counter2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|time_base_counter2 .is_wysiwyg = "true";
defparam \div|time_base_counter2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N14
fiftyfivenm_lcell_comb \div|time_base_counter2~_wirecell (
// Equation(s):
// \div|time_base_counter2~_wirecell_combout  = !\div|time_base_counter2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter2~q ),
	.cin(gnd),
	.combout(\div|time_base_counter2~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter2~_wirecell .lut_mask = 16'h00FF;
defparam \div|time_base_counter2~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|time_base_counter2~_wirecell_combout }),
	.clkselect({gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ));
// synopsys translate_off
defparam \string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .clock_type = "global clock";
defparam \string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .listen_to_nsleep_signal = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
fiftyfivenm_lcell_comb \string4|trig_sync_0~0 (
// Equation(s):
// \string4|trig_sync_0~0_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[3]~input_o ),
	.cin(gnd),
	.combout(\string4|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \string4|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \string4|trig_sync_0 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|trig_sync_0 .is_wysiwyg = "true";
defparam \string4|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
fiftyfivenm_lcell_comb \string4|trig_sync_1~feeder (
// Equation(s):
// \string4|trig_sync_1~feeder_combout  = \string4|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|trig_sync_0~q ),
	.cin(gnd),
	.combout(\string4|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|trig_sync_1~feeder .lut_mask = 16'hFF00;
defparam \string4|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \string4|trig_sync_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|trig_sync_1 .is_wysiwyg = "true";
defparam \string4|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
fiftyfivenm_lcell_comb \string4|trig_cnt~1 (
// Equation(s):
// \string4|trig_cnt~1_combout  = (!\string4|trig_cnt [0] & (\string4|trig_sync_1~q  $ (\string4|trig_now~q )))

	.dataa(gnd),
	.datab(\string4|trig_sync_1~q ),
	.datac(\string4|trig_cnt [0]),
	.datad(\string4|trig_now~q ),
	.cin(gnd),
	.combout(\string4|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \string4|trig_cnt~1 .lut_mask = 16'h030C;
defparam \string4|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N1
dffeas \string4|trig_cnt[0] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|trig_cnt[0] .is_wysiwyg = "true";
defparam \string4|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
fiftyfivenm_lcell_comb \string4|trig_cnt~0 (
// Equation(s):
// \string4|trig_cnt~0_combout  = (\string4|trig_now~q  & (!\string4|trig_sync_1~q  & (\string4|trig_cnt [0] $ (\string4|trig_cnt [1])))) # (!\string4|trig_now~q  & (\string4|trig_sync_1~q  & (\string4|trig_cnt [0] $ (\string4|trig_cnt [1]))))

	.dataa(\string4|trig_now~q ),
	.datab(\string4|trig_cnt [0]),
	.datac(\string4|trig_cnt [1]),
	.datad(\string4|trig_sync_1~q ),
	.cin(gnd),
	.combout(\string4|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|trig_cnt~0 .lut_mask = 16'h1428;
defparam \string4|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \string4|trig_cnt[1] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|trig_cnt[1] .is_wysiwyg = "true";
defparam \string4|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
fiftyfivenm_lcell_comb \string4|trig_now~0 (
// Equation(s):
// \string4|trig_now~0_combout  = (\string4|trig_cnt [1] & ((\string4|trig_cnt [0] & (\string4|trig_sync_1~q )) # (!\string4|trig_cnt [0] & ((\string4|trig_now~q ))))) # (!\string4|trig_cnt [1] & (((\string4|trig_now~q ))))

	.dataa(\string4|trig_cnt [1]),
	.datab(\string4|trig_sync_1~q ),
	.datac(\string4|trig_now~q ),
	.datad(\string4|trig_cnt [0]),
	.cin(gnd),
	.combout(\string4|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|trig_now~0 .lut_mask = 16'hD8F0;
defparam \string4|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N19
dffeas \string4|trig_now (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|trig_now .is_wysiwyg = "true";
defparam \string4|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
fiftyfivenm_lcell_comb \string4|trig_pulse~0 (
// Equation(s):
// \string4|trig_pulse~0_combout  = (!\string4|trig_now~q  & (\string4|trig_cnt [0] & (\string4|trig_cnt [1] & \string4|trig_sync_1~q )))

	.dataa(\string4|trig_now~q ),
	.datab(\string4|trig_cnt [0]),
	.datac(\string4|trig_cnt [1]),
	.datad(\string4|trig_sync_1~q ),
	.cin(gnd),
	.combout(\string4|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|trig_pulse~0 .lut_mask = 16'h4000;
defparam \string4|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N0
fiftyfivenm_lcell_comb \string4|count[0]~11 (
// Equation(s):
// \string4|count[0]~11_combout  = \string4|count [0] $ (VCC)
// \string4|count[0]~12  = CARRY(\string4|count [0])

	.dataa(gnd),
	.datab(\string4|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|count[0]~11_combout ),
	.cout(\string4|count[0]~12 ));
// synopsys translate_off
defparam \string4|count[0]~11 .lut_mask = 16'h33CC;
defparam \string4|count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N12
fiftyfivenm_lcell_comb \string4|count[6]~26 (
// Equation(s):
// \string4|count[6]~26_combout  = (\string4|count [6] & (\string4|count[5]~25  $ (GND))) # (!\string4|count [6] & (!\string4|count[5]~25  & VCC))
// \string4|count[6]~27  = CARRY((\string4|count [6] & !\string4|count[5]~25 ))

	.dataa(\string4|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[5]~25 ),
	.combout(\string4|count[6]~26_combout ),
	.cout(\string4|count[6]~27 ));
// synopsys translate_off
defparam \string4|count[6]~26 .lut_mask = 16'hA50A;
defparam \string4|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N14
fiftyfivenm_lcell_comb \string4|count[7]~28 (
// Equation(s):
// \string4|count[7]~28_combout  = (\string4|count [7] & (!\string4|count[6]~27 )) # (!\string4|count [7] & ((\string4|count[6]~27 ) # (GND)))
// \string4|count[7]~29  = CARRY((!\string4|count[6]~27 ) # (!\string4|count [7]))

	.dataa(gnd),
	.datab(\string4|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[6]~27 ),
	.combout(\string4|count[7]~28_combout ),
	.cout(\string4|count[7]~29 ));
// synopsys translate_off
defparam \string4|count[7]~28 .lut_mask = 16'h3C3F;
defparam \string4|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N15
dffeas \string4|count[7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[7] .is_wysiwyg = "true";
defparam \string4|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N16
fiftyfivenm_lcell_comb \string4|count[8]~30 (
// Equation(s):
// \string4|count[8]~30_combout  = (\string4|count [8] & (\string4|count[7]~29  $ (GND))) # (!\string4|count [8] & (!\string4|count[7]~29  & VCC))
// \string4|count[8]~31  = CARRY((\string4|count [8] & !\string4|count[7]~29 ))

	.dataa(gnd),
	.datab(\string4|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[7]~29 ),
	.combout(\string4|count[8]~30_combout ),
	.cout(\string4|count[8]~31 ));
// synopsys translate_off
defparam \string4|count[8]~30 .lut_mask = 16'hC30C;
defparam \string4|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N17
dffeas \string4|count[8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[8] .is_wysiwyg = "true";
defparam \string4|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
fiftyfivenm_lcell_comb \string4|count[9]~32 (
// Equation(s):
// \string4|count[9]~32_combout  = (\string4|count [9] & (!\string4|count[8]~31 )) # (!\string4|count [9] & ((\string4|count[8]~31 ) # (GND)))
// \string4|count[9]~33  = CARRY((!\string4|count[8]~31 ) # (!\string4|count [9]))

	.dataa(gnd),
	.datab(\string4|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[8]~31 ),
	.combout(\string4|count[9]~32_combout ),
	.cout(\string4|count[9]~33 ));
// synopsys translate_off
defparam \string4|count[9]~32 .lut_mask = 16'h3C3F;
defparam \string4|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N19
dffeas \string4|count[9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[9] .is_wysiwyg = "true";
defparam \string4|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
fiftyfivenm_lcell_comb \string4|count[10]~34 (
// Equation(s):
// \string4|count[10]~34_combout  = \string4|count[9]~33  $ (!\string4|count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [10]),
	.cin(\string4|count[9]~33 ),
	.combout(\string4|count[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \string4|count[10]~34 .lut_mask = 16'hF00F;
defparam \string4|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N21
dffeas \string4|count[10] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[10] .is_wysiwyg = "true";
defparam \string4|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
fiftyfivenm_lcell_comb \string4|count[2]~14 (
// Equation(s):
// \string4|count[2]~14_combout  = ((\string4|KP_state.10~q  & (!\string4|count [10] & \string4|LessThan1~0_combout ))) # (!\string4|KP_state.00~q )

	.dataa(\string4|KP_state.10~q ),
	.datab(\string4|count [10]),
	.datac(\string4|LessThan1~0_combout ),
	.datad(\string4|KP_state.00~q ),
	.cin(gnd),
	.combout(\string4|count[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string4|count[2]~14 .lut_mask = 16'h20FF;
defparam \string4|count[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
fiftyfivenm_lcell_comb \string4|KP_state~12 (
// Equation(s):
// \string4|KP_state~12_combout  = (\string4|KP_state~8_combout  & ((\string4|count[2]~13_combout ) # ((\string4|trig_pulse~0_combout  & \string4|KP_state.10~q ))))

	.dataa(\string4|KP_state~8_combout ),
	.datab(\string4|trig_pulse~0_combout ),
	.datac(\string4|KP_state.10~q ),
	.datad(\string4|count[2]~13_combout ),
	.cin(gnd),
	.combout(\string4|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \string4|KP_state~12 .lut_mask = 16'hAA80;
defparam \string4|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N3
dffeas \string4|KP_state.01 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|KP_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|KP_state.01 .is_wysiwyg = "true";
defparam \string4|KP_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
fiftyfivenm_lcell_comb \string4|count[2]~13 (
// Equation(s):
// \string4|count[2]~13_combout  = (!\string4|count [10] & (\string4|LessThan1~0_combout  & \string4|KP_state.01~q ))

	.dataa(gnd),
	.datab(\string4|count [10]),
	.datac(\string4|LessThan1~0_combout ),
	.datad(\string4|KP_state.01~q ),
	.cin(gnd),
	.combout(\string4|count[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string4|count[2]~13 .lut_mask = 16'h3000;
defparam \string4|count[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
fiftyfivenm_lcell_comb \string4|count[2]~15 (
// Equation(s):
// \string4|count[2]~15_combout  = (\RESET_DELAY_n~q  & (!\string4|count[2]~13_combout  & ((\string4|trig_pulse~0_combout ) # (!\string4|count[2]~14_combout ))))

	.dataa(\string4|count[2]~14_combout ),
	.datab(\string4|trig_pulse~0_combout ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|count[2]~13_combout ),
	.cin(gnd),
	.combout(\string4|count[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string4|count[2]~15 .lut_mask = 16'h00D0;
defparam \string4|count[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N1
dffeas \string4|count[0] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[0] .is_wysiwyg = "true";
defparam \string4|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N2
fiftyfivenm_lcell_comb \string4|count[1]~16 (
// Equation(s):
// \string4|count[1]~16_combout  = (\string4|count [1] & (!\string4|count[0]~12 )) # (!\string4|count [1] & ((\string4|count[0]~12 ) # (GND)))
// \string4|count[1]~17  = CARRY((!\string4|count[0]~12 ) # (!\string4|count [1]))

	.dataa(gnd),
	.datab(\string4|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[0]~12 ),
	.combout(\string4|count[1]~16_combout ),
	.cout(\string4|count[1]~17 ));
// synopsys translate_off
defparam \string4|count[1]~16 .lut_mask = 16'h3C3F;
defparam \string4|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N3
dffeas \string4|count[1] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[1] .is_wysiwyg = "true";
defparam \string4|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N4
fiftyfivenm_lcell_comb \string4|count[2]~18 (
// Equation(s):
// \string4|count[2]~18_combout  = (\string4|count [2] & (\string4|count[1]~17  $ (GND))) # (!\string4|count [2] & (!\string4|count[1]~17  & VCC))
// \string4|count[2]~19  = CARRY((\string4|count [2] & !\string4|count[1]~17 ))

	.dataa(gnd),
	.datab(\string4|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[1]~17 ),
	.combout(\string4|count[2]~18_combout ),
	.cout(\string4|count[2]~19 ));
// synopsys translate_off
defparam \string4|count[2]~18 .lut_mask = 16'hC30C;
defparam \string4|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N5
dffeas \string4|count[2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[2] .is_wysiwyg = "true";
defparam \string4|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N6
fiftyfivenm_lcell_comb \string4|count[3]~20 (
// Equation(s):
// \string4|count[3]~20_combout  = (\string4|count [3] & (!\string4|count[2]~19 )) # (!\string4|count [3] & ((\string4|count[2]~19 ) # (GND)))
// \string4|count[3]~21  = CARRY((!\string4|count[2]~19 ) # (!\string4|count [3]))

	.dataa(\string4|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[2]~19 ),
	.combout(\string4|count[3]~20_combout ),
	.cout(\string4|count[3]~21 ));
// synopsys translate_off
defparam \string4|count[3]~20 .lut_mask = 16'h5A5F;
defparam \string4|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N7
dffeas \string4|count[3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[3] .is_wysiwyg = "true";
defparam \string4|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N8
fiftyfivenm_lcell_comb \string4|count[4]~22 (
// Equation(s):
// \string4|count[4]~22_combout  = (\string4|count [4] & (\string4|count[3]~21  $ (GND))) # (!\string4|count [4] & (!\string4|count[3]~21  & VCC))
// \string4|count[4]~23  = CARRY((\string4|count [4] & !\string4|count[3]~21 ))

	.dataa(gnd),
	.datab(\string4|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[3]~21 ),
	.combout(\string4|count[4]~22_combout ),
	.cout(\string4|count[4]~23 ));
// synopsys translate_off
defparam \string4|count[4]~22 .lut_mask = 16'hC30C;
defparam \string4|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N9
dffeas \string4|count[4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[4] .is_wysiwyg = "true";
defparam \string4|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N10
fiftyfivenm_lcell_comb \string4|count[5]~24 (
// Equation(s):
// \string4|count[5]~24_combout  = (\string4|count [5] & (!\string4|count[4]~23 )) # (!\string4|count [5] & ((\string4|count[4]~23 ) # (GND)))
// \string4|count[5]~25  = CARRY((!\string4|count[4]~23 ) # (!\string4|count [5]))

	.dataa(\string4|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|count[4]~23 ),
	.combout(\string4|count[5]~24_combout ),
	.cout(\string4|count[5]~25 ));
// synopsys translate_off
defparam \string4|count[5]~24 .lut_mask = 16'h5A5F;
defparam \string4|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y30_N11
dffeas \string4|count[5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[5] .is_wysiwyg = "true";
defparam \string4|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N13
dffeas \string4|count[6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string4|count[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|count[6] .is_wysiwyg = "true";
defparam \string4|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N22
fiftyfivenm_lcell_comb \string4|LessThan1~0 (
// Equation(s):
// \string4|LessThan1~0_combout  = (((!\string4|count [9]) # (!\string4|count [7])) # (!\string4|count [8])) # (!\string4|count [6])

	.dataa(\string4|count [6]),
	.datab(\string4|count [8]),
	.datac(\string4|count [7]),
	.datad(\string4|count [9]),
	.cin(gnd),
	.combout(\string4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \string4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
fiftyfivenm_lcell_comb \string4|KP_state~10 (
// Equation(s):
// \string4|KP_state~10_combout  = (\string4|KP_state.10~q  & (((\string4|trig_pulse~0_combout )))) # (!\string4|KP_state.10~q  & (\string4|LessThan1~0_combout  & ((!\string4|count [10]))))

	.dataa(\string4|KP_state.10~q ),
	.datab(\string4|LessThan1~0_combout ),
	.datac(\string4|trig_pulse~0_combout ),
	.datad(\string4|count [10]),
	.cin(gnd),
	.combout(\string4|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \string4|KP_state~10 .lut_mask = 16'hA0E4;
defparam \string4|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
fiftyfivenm_lcell_comb \string4|KP_state~11 (
// Equation(s):
// \string4|KP_state~11_combout  = (\string4|KP_state~8_combout  & ((\string4|KP_state.00~q  & ((!\string4|KP_state~10_combout ))) # (!\string4|KP_state.00~q  & (\string4|trig_pulse~0_combout ))))

	.dataa(\string4|KP_state~8_combout ),
	.datab(\string4|KP_state.00~q ),
	.datac(\string4|trig_pulse~0_combout ),
	.datad(\string4|KP_state~10_combout ),
	.cin(gnd),
	.combout(\string4|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \string4|KP_state~11 .lut_mask = 16'h20A8;
defparam \string4|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \string4|KP_state.10 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|KP_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|KP_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|KP_state.10 .is_wysiwyg = "true";
defparam \string4|KP_state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
fiftyfivenm_lcell_comb \string4|KP_state~8 (
// Equation(s):
// \string4|KP_state~8_combout  = (\RESET_DELAY_n~q  & ((\string4|KP_state.10~q  & (!\string4|KP_state.01~q  & \string4|KP_state.00~q )) # (!\string4|KP_state.10~q  & (\string4|KP_state.01~q  $ (!\string4|KP_state.00~q )))))

	.dataa(\string4|KP_state.10~q ),
	.datab(\string4|KP_state.01~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|KP_state.00~q ),
	.cin(gnd),
	.combout(\string4|KP_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \string4|KP_state~8 .lut_mask = 16'h6010;
defparam \string4|KP_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
fiftyfivenm_lcell_comb \string4|KP_state~9 (
// Equation(s):
// \string4|KP_state~9_combout  = (\string4|KP_state~8_combout  & ((\string4|trig_pulse~0_combout ) # (\string4|KP_state.00~q )))

	.dataa(\string4|KP_state~8_combout ),
	.datab(\string4|trig_pulse~0_combout ),
	.datac(\string4|KP_state.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \string4|KP_state~9 .lut_mask = 16'hA8A8;
defparam \string4|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \string4|KP_state.00 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|KP_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|KP_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|KP_state.00 .is_wysiwyg = "true";
defparam \string4|KP_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
fiftyfivenm_lcell_comb \string4|rden~0 (
// Equation(s):
// \string4|rden~0_combout  = (\RESET_DELAY_n~q  & \string4|KP_state.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|KP_state.00~q ),
	.cin(gnd),
	.combout(\string4|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|rden~0 .lut_mask = 16'hF000;
defparam \string4|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N15
dffeas \string4|rden (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|rden .is_wysiwyg = "true";
defparam \string4|rden .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
fiftyfivenm_lcell_comb \noise|out~11 (
// Equation(s):
// \noise|out~11_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [10]))

	.dataa(gnd),
	.datab(\noise|Equal0~7_combout ),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [10]),
	.cin(gnd),
	.combout(\noise|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~11 .lut_mask = 16'hFCCC;
defparam \noise|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \noise|out[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[11] .is_wysiwyg = "true";
defparam \noise|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \noise|out~12 (
// Equation(s):
// \noise|out~12_combout  = (\noise|Equal0~7_combout ) # ((\noise|out [11] & \noise|out24ref_3[15]~0_combout ))

	.dataa(\noise|out [11]),
	.datab(\noise|Equal0~7_combout ),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~12 .lut_mask = 16'hECEC;
defparam \noise|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \noise|out[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[12] .is_wysiwyg = "true";
defparam \noise|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
fiftyfivenm_lcell_comb \noise|out~13 (
// Equation(s):
// \noise|out~13_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [12]))

	.dataa(gnd),
	.datab(\noise|out24ref_3[15]~0_combout ),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out [12]),
	.cin(gnd),
	.combout(\noise|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~13 .lut_mask = 16'hFCF0;
defparam \noise|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N19
dffeas \noise|out[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[13] .is_wysiwyg = "true";
defparam \noise|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
fiftyfivenm_lcell_comb \noise|out~14 (
// Equation(s):
// \noise|out~14_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [13]))

	.dataa(gnd),
	.datab(\noise|out24ref_3[15]~0_combout ),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out [13]),
	.cin(gnd),
	.combout(\noise|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~14 .lut_mask = 16'hFCF0;
defparam \noise|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N21
dffeas \noise|out[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[14] .is_wysiwyg = "true";
defparam \noise|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \noise|out~15 (
// Equation(s):
// \noise|out~15_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [14]))

	.dataa(gnd),
	.datab(\noise|Equal0~7_combout ),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [14]),
	.cin(gnd),
	.combout(\noise|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~15 .lut_mask = 16'hFCCC;
defparam \noise|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N31
dffeas \noise|out[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[15] .is_wysiwyg = "true";
defparam \noise|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \noise|out~16 (
// Equation(s):
// \noise|out~16_combout  = (\noise|Equal0~7_combout ) # ((\noise|out [15] & \noise|out24ref_3[15]~0_combout ))

	.dataa(\noise|out [15]),
	.datab(\noise|Equal0~7_combout ),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~16 .lut_mask = 16'hECEC;
defparam \noise|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N27
dffeas \noise|out[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[16] .is_wysiwyg = "true";
defparam \noise|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
fiftyfivenm_lcell_comb \noise|out~17 (
// Equation(s):
// \noise|out~17_combout  = (\noise|Equal0~7_combout ) # ((\noise|out [16] & \noise|out24ref_3[15]~0_combout ))

	.dataa(gnd),
	.datab(\noise|out [16]),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out24ref_3[15]~0_combout ),
	.cin(gnd),
	.combout(\noise|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~17 .lut_mask = 16'hFCF0;
defparam \noise|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \noise|out[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[17] .is_wysiwyg = "true";
defparam \noise|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
fiftyfivenm_lcell_comb \noise|out~18 (
// Equation(s):
// \noise|out~18_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [17]))

	.dataa(gnd),
	.datab(\noise|out24ref_3[15]~0_combout ),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out [17]),
	.cin(gnd),
	.combout(\noise|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~18 .lut_mask = 16'hFCF0;
defparam \noise|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \noise|out[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[18] .is_wysiwyg = "true";
defparam \noise|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
fiftyfivenm_lcell_comb \noise|out~19 (
// Equation(s):
// \noise|out~19_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [18]))

	.dataa(gnd),
	.datab(\noise|out24ref_3[15]~0_combout ),
	.datac(\noise|Equal0~7_combout ),
	.datad(\noise|out [18]),
	.cin(gnd),
	.combout(\noise|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~19 .lut_mask = 16'hFCF0;
defparam \noise|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \noise|out[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[19] .is_wysiwyg = "true";
defparam \noise|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
fiftyfivenm_lcell_comb \noise|Equal0~5 (
// Equation(s):
// \noise|Equal0~5_combout  = (!\noise|out [19] & (!\noise|out [17] & (!\noise|out [16] & !\noise|out [18])))

	.dataa(\noise|out [19]),
	.datab(\noise|out [17]),
	.datac(\noise|out [16]),
	.datad(\noise|out [18]),
	.cin(gnd),
	.combout(\noise|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~5 .lut_mask = 16'h0001;
defparam \noise|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
fiftyfivenm_lcell_comb \noise|out~23 (
// Equation(s):
// \noise|out~23_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [22]))

	.dataa(\noise|out24ref_3[15]~0_combout ),
	.datab(\noise|out [22]),
	.datac(\noise|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~23 .lut_mask = 16'hF8F8;
defparam \noise|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \noise|out[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[23] .is_wysiwyg = "true";
defparam \noise|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
fiftyfivenm_lcell_comb \noise|out~20 (
// Equation(s):
// \noise|out~20_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [19]))

	.dataa(\noise|out24ref_3[15]~0_combout ),
	.datab(\noise|Equal0~7_combout ),
	.datac(\noise|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~20 .lut_mask = 16'hECEC;
defparam \noise|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \noise|out[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[20] .is_wysiwyg = "true";
defparam \noise|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
fiftyfivenm_lcell_comb \noise|linear_feedback~0 (
// Equation(s):
// \noise|linear_feedback~0_combout  = \noise|out [23] $ (\noise|out [20] $ (\noise|out [19] $ (\noise|out [22])))

	.dataa(\noise|out [23]),
	.datab(\noise|out [20]),
	.datac(\noise|out [19]),
	.datad(\noise|out [22]),
	.cin(gnd),
	.combout(\noise|linear_feedback~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|linear_feedback~0 .lut_mask = 16'h6996;
defparam \noise|linear_feedback~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
fiftyfivenm_lcell_comb \noise|out~0 (
// Equation(s):
// \noise|out~0_combout  = (\noise|out24ref_3[15]~0_combout  & (\noise|linear_feedback~0_combout )) # (!\noise|out24ref_3[15]~0_combout  & ((!\noise|Equal0~7_combout )))

	.dataa(gnd),
	.datab(\noise|linear_feedback~0_combout ),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|Equal0~7_combout ),
	.cin(gnd),
	.combout(\noise|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~0 .lut_mask = 16'hC0CF;
defparam \noise|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \noise|out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[0] .is_wysiwyg = "true";
defparam \noise|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
fiftyfivenm_lcell_comb \noise|out~1 (
// Equation(s):
// \noise|out~1_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [0]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(gnd),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [0]),
	.cin(gnd),
	.combout(\noise|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~1 .lut_mask = 16'hFAAA;
defparam \noise|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N23
dffeas \noise|out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[1] .is_wysiwyg = "true";
defparam \noise|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
fiftyfivenm_lcell_comb \noise|out~2 (
// Equation(s):
// \noise|out~2_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [1]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(\noise|out24ref_3[15]~0_combout ),
	.datac(\noise|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~2 .lut_mask = 16'hEAEA;
defparam \noise|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \noise|out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[2] .is_wysiwyg = "true";
defparam \noise|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
fiftyfivenm_lcell_comb \noise|out~3 (
// Equation(s):
// \noise|out~3_combout  = (\noise|Equal0~7_combout ) # ((\noise|out [2] & \noise|out24ref_3[15]~0_combout ))

	.dataa(\noise|Equal0~7_combout ),
	.datab(\noise|out [2]),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~3 .lut_mask = 16'hEAEA;
defparam \noise|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \noise|out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[3] .is_wysiwyg = "true";
defparam \noise|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
fiftyfivenm_lcell_comb \noise|out~4 (
// Equation(s):
// \noise|out~4_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [3]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(gnd),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [3]),
	.cin(gnd),
	.combout(\noise|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~4 .lut_mask = 16'hFAAA;
defparam \noise|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N27
dffeas \noise|out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[4] .is_wysiwyg = "true";
defparam \noise|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
fiftyfivenm_lcell_comb \noise|out~5 (
// Equation(s):
// \noise|out~5_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [4]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(\noise|out24ref_3[15]~0_combout ),
	.datac(\noise|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~5 .lut_mask = 16'hEAEA;
defparam \noise|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \noise|out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[5] .is_wysiwyg = "true";
defparam \noise|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
fiftyfivenm_lcell_comb \noise|out~6 (
// Equation(s):
// \noise|out~6_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [5]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(gnd),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [5]),
	.cin(gnd),
	.combout(\noise|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~6 .lut_mask = 16'hFAAA;
defparam \noise|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N7
dffeas \noise|out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[6] .is_wysiwyg = "true";
defparam \noise|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
fiftyfivenm_lcell_comb \noise|out~7 (
// Equation(s):
// \noise|out~7_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [6]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(gnd),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [6]),
	.cin(gnd),
	.combout(\noise|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~7 .lut_mask = 16'hFAAA;
defparam \noise|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N9
dffeas \noise|out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[7] .is_wysiwyg = "true";
defparam \noise|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
fiftyfivenm_lcell_comb \noise|Equal0~1 (
// Equation(s):
// \noise|Equal0~1_combout  = (!\noise|out [6] & (!\noise|out [7] & (!\noise|out [4] & !\noise|out [5])))

	.dataa(\noise|out [6]),
	.datab(\noise|out [7]),
	.datac(\noise|out [4]),
	.datad(\noise|out [5]),
	.cin(gnd),
	.combout(\noise|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~1 .lut_mask = 16'h0001;
defparam \noise|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
fiftyfivenm_lcell_comb \noise|out~8 (
// Equation(s):
// \noise|out~8_combout  = (\noise|Equal0~7_combout ) # ((\noise|out [7] & \noise|out24ref_3[15]~0_combout ))

	.dataa(\noise|Equal0~7_combout ),
	.datab(\noise|out [7]),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~8 .lut_mask = 16'hEAEA;
defparam \noise|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \noise|out[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[8] .is_wysiwyg = "true";
defparam \noise|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
fiftyfivenm_lcell_comb \noise|out~9 (
// Equation(s):
// \noise|out~9_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [8]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(gnd),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [8]),
	.cin(gnd),
	.combout(\noise|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~9 .lut_mask = 16'hFAAA;
defparam \noise|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N3
dffeas \noise|out[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[9] .is_wysiwyg = "true";
defparam \noise|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
fiftyfivenm_lcell_comb \noise|Equal0~2 (
// Equation(s):
// \noise|Equal0~2_combout  = (!\noise|out [10] & (!\noise|out [8] & (!\noise|out [11] & !\noise|out [9])))

	.dataa(\noise|out [10]),
	.datab(\noise|out [8]),
	.datac(\noise|out [11]),
	.datad(\noise|out [9]),
	.cin(gnd),
	.combout(\noise|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~2 .lut_mask = 16'h0001;
defparam \noise|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \noise|Equal0~3 (
// Equation(s):
// \noise|Equal0~3_combout  = (!\noise|out [13] & (!\noise|out [14] & (!\noise|out [15] & !\noise|out [12])))

	.dataa(\noise|out [13]),
	.datab(\noise|out [14]),
	.datac(\noise|out [15]),
	.datad(\noise|out [12]),
	.cin(gnd),
	.combout(\noise|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~3 .lut_mask = 16'h0001;
defparam \noise|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
fiftyfivenm_lcell_comb \noise|Equal0~0 (
// Equation(s):
// \noise|Equal0~0_combout  = (!\noise|out [1] & (!\noise|out [0] & (!\noise|out [2] & !\noise|out [3])))

	.dataa(\noise|out [1]),
	.datab(\noise|out [0]),
	.datac(\noise|out [2]),
	.datad(\noise|out [3]),
	.cin(gnd),
	.combout(\noise|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~0 .lut_mask = 16'h0001;
defparam \noise|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \noise|Equal0~4 (
// Equation(s):
// \noise|Equal0~4_combout  = (\noise|Equal0~1_combout  & (\noise|Equal0~2_combout  & (\noise|Equal0~3_combout  & \noise|Equal0~0_combout )))

	.dataa(\noise|Equal0~1_combout ),
	.datab(\noise|Equal0~2_combout ),
	.datac(\noise|Equal0~3_combout ),
	.datad(\noise|Equal0~0_combout ),
	.cin(gnd),
	.combout(\noise|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~4 .lut_mask = 16'h8000;
defparam \noise|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
fiftyfivenm_lcell_comb \noise|out24ref_3[15]~0 (
// Equation(s):
// \noise|out24ref_3[15]~0_combout  = (\RESET_DELAY_n~q  & (((!\noise|Equal0~4_combout ) # (!\noise|Equal0~5_combout )) # (!\noise|Equal0~6_combout )))

	.dataa(\noise|Equal0~6_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\noise|Equal0~5_combout ),
	.datad(\noise|Equal0~4_combout ),
	.cin(gnd),
	.combout(\noise|out24ref_3[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[15]~0 .lut_mask = 16'h4CCC;
defparam \noise|out24ref_3[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
fiftyfivenm_lcell_comb \noise|out~21 (
// Equation(s):
// \noise|out~21_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [20]))

	.dataa(\noise|out24ref_3[15]~0_combout ),
	.datab(\noise|out [20]),
	.datac(\noise|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~21 .lut_mask = 16'hF8F8;
defparam \noise|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N19
dffeas \noise|out[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[21] .is_wysiwyg = "true";
defparam \noise|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
fiftyfivenm_lcell_comb \noise|out~22 (
// Equation(s):
// \noise|out~22_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [21]))

	.dataa(\noise|out24ref_3[15]~0_combout ),
	.datab(\noise|out [21]),
	.datac(\noise|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~22 .lut_mask = 16'hF8F8;
defparam \noise|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \noise|out[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[22] .is_wysiwyg = "true";
defparam \noise|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
fiftyfivenm_lcell_comb \noise|Equal0~6 (
// Equation(s):
// \noise|Equal0~6_combout  = (!\noise|out [22] & (!\noise|out [21] & (!\noise|out [23] & !\noise|out [20])))

	.dataa(\noise|out [22]),
	.datab(\noise|out [21]),
	.datac(\noise|out [23]),
	.datad(\noise|out [20]),
	.cin(gnd),
	.combout(\noise|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~6 .lut_mask = 16'h0001;
defparam \noise|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
fiftyfivenm_lcell_comb \noise|Equal0~7 (
// Equation(s):
// \noise|Equal0~7_combout  = (\noise|Equal0~6_combout  & (\noise|Equal0~5_combout  & \noise|Equal0~4_combout ))

	.dataa(\noise|Equal0~6_combout ),
	.datab(gnd),
	.datac(\noise|Equal0~5_combout ),
	.datad(\noise|Equal0~4_combout ),
	.cin(gnd),
	.combout(\noise|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \noise|Equal0~7 .lut_mask = 16'hA000;
defparam \noise|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
fiftyfivenm_lcell_comb \noise|out~10 (
// Equation(s):
// \noise|out~10_combout  = (\noise|Equal0~7_combout ) # ((\noise|out24ref_3[15]~0_combout  & \noise|out [9]))

	.dataa(\noise|Equal0~7_combout ),
	.datab(gnd),
	.datac(\noise|out24ref_3[15]~0_combout ),
	.datad(\noise|out [9]),
	.cin(gnd),
	.combout(\noise|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out~10 .lut_mask = 16'hFAAA;
defparam \noise|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \noise|out[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out[10] .is_wysiwyg = "true";
defparam \noise|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \noise|out24ref_7[10]~feeder (
// Equation(s):
// \noise|out24ref_7[10]~feeder_combout  = \noise|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [10]),
	.cin(gnd),
	.combout(\noise|out24ref_7[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[10]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \noise|out24ref_7[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[10] .is_wysiwyg = "true";
defparam \noise|out24ref_7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \noise|out24ref_6[10]~feeder (
// Equation(s):
// \noise|out24ref_6[10]~feeder_combout  = \noise|out24ref_7 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_7 [10]),
	.cin(gnd),
	.combout(\noise|out24ref_6[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[10]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_6[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \noise|out24ref_6[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[10] .is_wysiwyg = "true";
defparam \noise|out24ref_6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \noise|out24ref_5[10]~feeder (
// Equation(s):
// \noise|out24ref_5[10]~feeder_combout  = \noise|out24ref_6 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_6 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[10]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \noise|out24ref_5[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[10] .is_wysiwyg = "true";
defparam \noise|out24ref_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
fiftyfivenm_lcell_comb \noise|out24ref_4[10]~feeder (
// Equation(s):
// \noise|out24ref_4[10]~feeder_combout  = \noise|out24ref_5 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [10]),
	.cin(gnd),
	.combout(\noise|out24ref_4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[10]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N11
dffeas \noise|out24ref_4[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[10] .is_wysiwyg = "true";
defparam \noise|out24ref_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
fiftyfivenm_lcell_comb \noise|out24ref_7[8]~feeder (
// Equation(s):
// \noise|out24ref_7[8]~feeder_combout  = \noise|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [8]),
	.cin(gnd),
	.combout(\noise|out24ref_7[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[8]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N31
dffeas \noise|out24ref_7[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[8] .is_wysiwyg = "true";
defparam \noise|out24ref_7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
fiftyfivenm_lcell_comb \noise|out24ref_6[8]~feeder (
// Equation(s):
// \noise|out24ref_6[8]~feeder_combout  = \noise|out24ref_7 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_7 [8]),
	.cin(gnd),
	.combout(\noise|out24ref_6[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[8]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_6[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \noise|out24ref_6[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[8] .is_wysiwyg = "true";
defparam \noise|out24ref_6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \noise|out24ref_5[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[8] .is_wysiwyg = "true";
defparam \noise|out24ref_5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
fiftyfivenm_lcell_comb \noise|out24ref_4[8]~feeder (
// Equation(s):
// \noise|out24ref_4[8]~feeder_combout  = \noise|out24ref_5 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\noise|out24ref_4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[8]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N15
dffeas \noise|out24ref_4[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[8] .is_wysiwyg = "true";
defparam \noise|out24ref_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
fiftyfivenm_lcell_comb \noise|out24ref_7[9]~feeder (
// Equation(s):
// \noise|out24ref_7[9]~feeder_combout  = \noise|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [9]),
	.cin(gnd),
	.combout(\noise|out24ref_7[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[9]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N5
dffeas \noise|out24ref_7[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[9] .is_wysiwyg = "true";
defparam \noise|out24ref_7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \noise|out24ref_6[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[9] .is_wysiwyg = "true";
defparam \noise|out24ref_6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \noise|out24ref_5[9]~feeder (
// Equation(s):
// \noise|out24ref_5[9]~feeder_combout  = \noise|out24ref_6 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_6 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \noise|out24ref_5[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[9] .is_wysiwyg = "true";
defparam \noise|out24ref_5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
fiftyfivenm_lcell_comb \noise|out24ref_4[9]~feeder (
// Equation(s):
// \noise|out24ref_4[9]~feeder_combout  = \noise|out24ref_5 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[9]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N5
dffeas \noise|out24ref_4[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[9] .is_wysiwyg = "true";
defparam \noise|out24ref_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \noise|out24ref_7[11]~feeder (
// Equation(s):
// \noise|out24ref_7[11]~feeder_combout  = \noise|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [11]),
	.cin(gnd),
	.combout(\noise|out24ref_7[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \noise|out24ref_7[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[11] .is_wysiwyg = "true";
defparam \noise|out24ref_7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \noise|out24ref_6[11]~feeder (
// Equation(s):
// \noise|out24ref_6[11]~feeder_combout  = \noise|out24ref_7 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_7 [11]),
	.cin(gnd),
	.combout(\noise|out24ref_6[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_6[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \noise|out24ref_6[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[11] .is_wysiwyg = "true";
defparam \noise|out24ref_6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
fiftyfivenm_lcell_comb \noise|out24ref_5[11]~feeder (
// Equation(s):
// \noise|out24ref_5[11]~feeder_combout  = \noise|out24ref_6 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\noise|out24ref_5[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \noise|out24ref_5[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[11] .is_wysiwyg = "true";
defparam \noise|out24ref_5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
fiftyfivenm_lcell_comb \noise|out24ref_4[11]~feeder (
// Equation(s):
// \noise|out24ref_4[11]~feeder_combout  = \noise|out24ref_5 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [11]),
	.cin(gnd),
	.combout(\noise|out24ref_4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[11]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \noise|out24ref_4[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[11] .is_wysiwyg = "true";
defparam \noise|out24ref_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[0][6]~10 (
// Equation(s):
// \string4|Mult0|mult_core|romout[0][6]~10_combout  = (\noise|out24ref_4 [10]) # ((\noise|out24ref_4 [8]) # ((\noise|out24ref_4 [9]) # (\noise|out24ref_4 [11])))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [8]),
	.datac(\noise|out24ref_4 [9]),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[0][6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[0][6]~10 .lut_mask = 16'hFFFE;
defparam \string4|Mult0|mult_core|romout[0][6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
fiftyfivenm_lcell_comb \noise|out24ref_7[13]~feeder (
// Equation(s):
// \noise|out24ref_7[13]~feeder_combout  = \noise|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [13]),
	.cin(gnd),
	.combout(\noise|out24ref_7[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \noise|out24ref_7[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[13] .is_wysiwyg = "true";
defparam \noise|out24ref_7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \noise|out24ref_6[13]~feeder (
// Equation(s):
// \noise|out24ref_6[13]~feeder_combout  = \noise|out24ref_7 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_7 [13]),
	.cin(gnd),
	.combout(\noise|out24ref_6[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_6[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \noise|out24ref_6[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[13] .is_wysiwyg = "true";
defparam \noise|out24ref_6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \noise|out24ref_5[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[13] .is_wysiwyg = "true";
defparam \noise|out24ref_5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \noise|out24ref_4[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[13] .is_wysiwyg = "true";
defparam \noise|out24ref_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \noise|out24ref_7[12]~feeder (
// Equation(s):
// \noise|out24ref_7[12]~feeder_combout  = \noise|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [12]),
	.cin(gnd),
	.combout(\noise|out24ref_7[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[12]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \noise|out24ref_7[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[12] .is_wysiwyg = "true";
defparam \noise|out24ref_7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \noise|out24ref_6[12]~feeder (
// Equation(s):
// \noise|out24ref_6[12]~feeder_combout  = \noise|out24ref_7 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_7 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_6[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[12]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_6[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \noise|out24ref_6[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[12] .is_wysiwyg = "true";
defparam \noise|out24ref_6[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N19
dffeas \noise|out24ref_5[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[12] .is_wysiwyg = "true";
defparam \noise|out24ref_5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \noise|out24ref_4[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[12] .is_wysiwyg = "true";
defparam \noise|out24ref_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \noise|out24ref_7[14]~feeder (
// Equation(s):
// \noise|out24ref_7[14]~feeder_combout  = \noise|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [14]),
	.cin(gnd),
	.combout(\noise|out24ref_7[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \noise|out24ref_7[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[14] .is_wysiwyg = "true";
defparam \noise|out24ref_7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \noise|out24ref_6[14]~feeder (
// Equation(s):
// \noise|out24ref_6[14]~feeder_combout  = \noise|out24ref_7 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_7 [14]),
	.cin(gnd),
	.combout(\noise|out24ref_6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N23
dffeas \noise|out24ref_6[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[14] .is_wysiwyg = "true";
defparam \noise|out24ref_6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \noise|out24ref_5[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[14] .is_wysiwyg = "true";
defparam \noise|out24ref_5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \noise|out24ref_4[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[14] .is_wysiwyg = "true";
defparam \noise|out24ref_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][2]~9 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][2]~9_combout  = \noise|out24ref_4 [14] $ (((\noise|out24ref_4 [13]) # (\noise|out24ref_4 [12])))

	.dataa(\noise|out24ref_4 [13]),
	.datab(gnd),
	.datac(\noise|out24ref_4 [12]),
	.datad(\noise|out24ref_4 [14]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][2]~9 .lut_mask = 16'h05FA;
defparam \string4|Mult0|mult_core|romout[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][9]~11 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][9]~11_combout  = \noise|out24ref_4 [13] $ (\noise|out24ref_4 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [13]),
	.datad(\noise|out24ref_4 [12]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][9]~11 .lut_mask = 16'h0FF0;
defparam \string4|Mult0|mult_core|romout[1][9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\string4|Mult0|mult_core|romout[0][6]~10_combout  & (\noise|out24ref_4 [12] $ (VCC))) # (!\string4|Mult0|mult_core|romout[0][6]~10_combout  & (\noise|out24ref_4 [12] & VCC))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\string4|Mult0|mult_core|romout[0][6]~10_combout  & \noise|out24ref_4 [12]))

	.dataa(\string4|Mult0|mult_core|romout[0][6]~10_combout ),
	.datab(\noise|out24ref_4 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\string4|Mult0|mult_core|romout[0][6]~10_combout  & ((\string4|Mult0|mult_core|romout[1][9]~11_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\string4|Mult0|mult_core|romout[1][9]~11_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\string4|Mult0|mult_core|romout[0][6]~10_combout  & ((\string4|Mult0|mult_core|romout[1][9]~11_combout  & 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\string4|Mult0|mult_core|romout[1][9]~11_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\string4|Mult0|mult_core|romout[0][6]~10_combout  & (!\string4|Mult0|mult_core|romout[1][9]~11_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\string4|Mult0|mult_core|romout[0][6]~10_combout  & ((!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\string4|Mult0|mult_core|romout[1][9]~11_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[0][6]~10_combout ),
	.datab(\string4|Mult0|mult_core|romout[1][9]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\string4|Mult0|mult_core|romout[0][6]~10_combout  $ (\string4|Mult0|mult_core|romout[1][2]~9_combout  $ (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\string4|Mult0|mult_core|romout[0][6]~10_combout  & ((\string4|Mult0|mult_core|romout[1][2]~9_combout ) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\string4|Mult0|mult_core|romout[0][6]~10_combout  & (\string4|Mult0|mult_core|romout[1][2]~9_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string4|Mult0|mult_core|romout[0][6]~10_combout ),
	.datab(\string4|Mult0|mult_core|romout[1][2]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
fiftyfivenm_lcell_comb \string4|d~5 (
// Equation(s):
// \string4|d~5_combout  = (!\string4|KP_state.10~q  & (\noise|out24ref_4 [10] $ (((\noise|out24ref_4 [9]) # (\noise|out24ref_4 [8])))))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [9]),
	.datac(\string4|KP_state.10~q ),
	.datad(\noise|out24ref_4 [8]),
	.cin(gnd),
	.combout(\string4|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~5 .lut_mask = 16'h0506;
defparam \string4|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N28
fiftyfivenm_lcell_comb \string4|wr_ptr[0]~feeder (
// Equation(s):
// \string4|wr_ptr[0]~feeder_combout  = \string4|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string4|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[0]~feeder .lut_mask = 16'hF0F0;
defparam \string4|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \string4|wr_ptr[0] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[0] .is_wysiwyg = "true";
defparam \string4|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
fiftyfivenm_lcell_comb \string4|wr_ptr[1]~feeder (
// Equation(s):
// \string4|wr_ptr[1]~feeder_combout  = \string4|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [1]),
	.cin(gnd),
	.combout(\string4|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \string4|wr_ptr[1] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[1] .is_wysiwyg = "true";
defparam \string4|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
fiftyfivenm_lcell_comb \string4|wr_ptr[2]~feeder (
// Equation(s):
// \string4|wr_ptr[2]~feeder_combout  = \string4|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [2]),
	.cin(gnd),
	.combout(\string4|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \string4|wr_ptr[2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[2] .is_wysiwyg = "true";
defparam \string4|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
fiftyfivenm_lcell_comb \string4|wr_ptr[3]~feeder (
// Equation(s):
// \string4|wr_ptr[3]~feeder_combout  = \string4|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string4|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \string4|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \string4|wr_ptr[3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[3] .is_wysiwyg = "true";
defparam \string4|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N30
fiftyfivenm_lcell_comb \string4|wr_ptr[4]~feeder (
// Equation(s):
// \string4|wr_ptr[4]~feeder_combout  = \string4|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string4|count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[4]~feeder .lut_mask = 16'hF0F0;
defparam \string4|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N31
dffeas \string4|wr_ptr[4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[4] .is_wysiwyg = "true";
defparam \string4|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
fiftyfivenm_lcell_comb \string4|wr_ptr[5]~feeder (
// Equation(s):
// \string4|wr_ptr[5]~feeder_combout  = \string4|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [5]),
	.cin(gnd),
	.combout(\string4|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \string4|wr_ptr[5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[5] .is_wysiwyg = "true";
defparam \string4|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N24
fiftyfivenm_lcell_comb \string4|wr_ptr[6]~feeder (
// Equation(s):
// \string4|wr_ptr[6]~feeder_combout  = \string4|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [6]),
	.cin(gnd),
	.combout(\string4|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N25
dffeas \string4|wr_ptr[6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[6] .is_wysiwyg = "true";
defparam \string4|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
fiftyfivenm_lcell_comb \string4|wr_ptr[7]~feeder (
// Equation(s):
// \string4|wr_ptr[7]~feeder_combout  = \string4|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [7]),
	.cin(gnd),
	.combout(\string4|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \string4|wr_ptr[7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[7] .is_wysiwyg = "true";
defparam \string4|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N26
fiftyfivenm_lcell_comb \string4|wr_ptr[8]~feeder (
// Equation(s):
// \string4|wr_ptr[8]~feeder_combout  = \string4|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [8]),
	.cin(gnd),
	.combout(\string4|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[8]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N27
dffeas \string4|wr_ptr[8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[8] .is_wysiwyg = "true";
defparam \string4|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N28
fiftyfivenm_lcell_comb \string4|wr_ptr[9]~feeder (
// Equation(s):
// \string4|wr_ptr[9]~feeder_combout  = \string4|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|count [9]),
	.cin(gnd),
	.combout(\string4|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string4|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \string4|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N29
dffeas \string4|wr_ptr[9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|wr_ptr[9] .is_wysiwyg = "true";
defparam \string4|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[0][3]~26 (
// Equation(s):
// \string4|Mult0|mult_core|romout[0][3]~26_combout  = \noise|out24ref_4 [11] $ (((\noise|out24ref_4 [10]) # ((\noise|out24ref_4 [8]) # (\noise|out24ref_4 [9]))))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [8]),
	.datac(\noise|out24ref_4 [9]),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[0][3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[0][3]~26 .lut_mask = 16'h01FE;
defparam \string4|Mult0|mult_core|romout[0][3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \noise|out24ref_7[15]~feeder (
// Equation(s):
// \noise|out24ref_7[15]~feeder_combout  = \noise|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_7[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[15]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_7[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \noise|out24ref_7[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[15] .is_wysiwyg = "true";
defparam \noise|out24ref_7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \noise|out24ref_6[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[15] .is_wysiwyg = "true";
defparam \noise|out24ref_6[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \noise|out24ref_5[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[15] .is_wysiwyg = "true";
defparam \noise|out24ref_5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \noise|out24ref_4[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[15] .is_wysiwyg = "true";
defparam \noise|out24ref_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][3]~combout  = \noise|out24ref_4 [15] $ (((\noise|out24ref_4 [13]) # ((\noise|out24ref_4 [14]) # (\noise|out24ref_4 [12]))))

	.dataa(\noise|out24ref_4 [13]),
	.datab(\noise|out24ref_4 [15]),
	.datac(\noise|out24ref_4 [14]),
	.datad(\noise|out24ref_4 [12]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][3] .lut_mask = 16'h3336;
defparam \string4|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \string4|Mult0|mult_core|romout[0][7]~8_combout  = (!\noise|out24ref_4 [8] & ((\noise|out24ref_4 [10]) # ((\noise|out24ref_4 [9]) # (\noise|out24ref_4 [11]))))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [8]),
	.datac(\noise|out24ref_4 [9]),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'h3332;
defparam \string4|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\string4|Mult0|mult_core|romout[1][3]~combout  & ((\string4|Mult0|mult_core|romout[0][7]~8_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\string4|Mult0|mult_core|romout[0][7]~8_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\string4|Mult0|mult_core|romout[1][3]~combout  & ((\string4|Mult0|mult_core|romout[0][7]~8_combout  & 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\string4|Mult0|mult_core|romout[0][7]~8_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\string4|Mult0|mult_core|romout[1][3]~combout  & (!\string4|Mult0|mult_core|romout[0][7]~8_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\string4|Mult0|mult_core|romout[1][3]~combout  & ((!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\string4|Mult0|mult_core|romout[0][7]~8_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[1][3]~combout ),
	.datab(\string4|Mult0|mult_core|romout[0][7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
fiftyfivenm_lcell_comb \noise|out24ref_7[16]~feeder (
// Equation(s):
// \noise|out24ref_7[16]~feeder_combout  = \noise|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_7[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[16]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_7[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \noise|out24ref_7[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[16] .is_wysiwyg = "true";
defparam \noise|out24ref_7[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \noise|out24ref_6[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[16] .is_wysiwyg = "true";
defparam \noise|out24ref_6[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N27
dffeas \noise|out24ref_5[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[16] .is_wysiwyg = "true";
defparam \noise|out24ref_5[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N3
dffeas \noise|out24ref_4[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[16] .is_wysiwyg = "true";
defparam \noise|out24ref_4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
fiftyfivenm_lcell_comb \noise|out24ref_7[19]~feeder (
// Equation(s):
// \noise|out24ref_7[19]~feeder_combout  = \noise|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [19]),
	.cin(gnd),
	.combout(\noise|out24ref_7[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[19]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \noise|out24ref_7[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[19] .is_wysiwyg = "true";
defparam \noise|out24ref_7[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \noise|out24ref_6[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[19] .is_wysiwyg = "true";
defparam \noise|out24ref_6[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
fiftyfivenm_lcell_comb \noise|out24ref_5[19]~feeder (
// Equation(s):
// \noise|out24ref_5[19]~feeder_combout  = \noise|out24ref_6 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_6 [19]),
	.cin(gnd),
	.combout(\noise|out24ref_5[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[19]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \noise|out24ref_5[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[19] .is_wysiwyg = "true";
defparam \noise|out24ref_5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
fiftyfivenm_lcell_comb \noise|out24ref_4[19]~feeder (
// Equation(s):
// \noise|out24ref_4[19]~feeder_combout  = \noise|out24ref_5 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\noise|out24ref_4[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_4[19]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_4[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N21
dffeas \noise|out24ref_4[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_4[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[19] .is_wysiwyg = "true";
defparam \noise|out24ref_4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
fiftyfivenm_lcell_comb \noise|out24ref_7[17]~feeder (
// Equation(s):
// \noise|out24ref_7[17]~feeder_combout  = \noise|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [17]),
	.cin(gnd),
	.combout(\noise|out24ref_7[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[17]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \noise|out24ref_7[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[17] .is_wysiwyg = "true";
defparam \noise|out24ref_7[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \noise|out24ref_6[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[17] .is_wysiwyg = "true";
defparam \noise|out24ref_6[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N5
dffeas \noise|out24ref_5[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[17] .is_wysiwyg = "true";
defparam \noise|out24ref_5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N15
dffeas \noise|out24ref_4[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[17] .is_wysiwyg = "true";
defparam \noise|out24ref_4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
fiftyfivenm_lcell_comb \noise|out24ref_7[18]~feeder (
// Equation(s):
// \noise|out24ref_7[18]~feeder_combout  = \noise|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [18]),
	.cin(gnd),
	.combout(\noise|out24ref_7[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[18]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \noise|out24ref_7[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[18] .is_wysiwyg = "true";
defparam \noise|out24ref_7[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \noise|out24ref_6[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[18] .is_wysiwyg = "true";
defparam \noise|out24ref_6[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \noise|out24ref_5[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[18] .is_wysiwyg = "true";
defparam \noise|out24ref_5[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \noise|out24ref_4[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[18] .is_wysiwyg = "true";
defparam \noise|out24ref_4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][7]~20 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][7]~20_combout  = (!\noise|out24ref_4 [16] & ((\noise|out24ref_4 [19]) # ((\noise|out24ref_4 [17]) # (\noise|out24ref_4 [18]))))

	.dataa(\noise|out24ref_4 [16]),
	.datab(\noise|out24ref_4 [19]),
	.datac(\noise|out24ref_4 [17]),
	.datad(\noise|out24ref_4 [18]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][7]~20 .lut_mask = 16'h5554;
defparam \string4|Mult0|mult_core|romout[2][7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
fiftyfivenm_lcell_comb \noise|out24ref_7[21]~feeder (
// Equation(s):
// \noise|out24ref_7[21]~feeder_combout  = \noise|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [21]),
	.cin(gnd),
	.combout(\noise|out24ref_7[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[21]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \noise|out24ref_7[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[21] .is_wysiwyg = "true";
defparam \noise|out24ref_7[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \noise|out24ref_6[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[21] .is_wysiwyg = "true";
defparam \noise|out24ref_6[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N31
dffeas \noise|out24ref_5[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_6 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[21] .is_wysiwyg = "true";
defparam \noise|out24ref_5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N19
dffeas \noise|out24ref_4[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[21] .is_wysiwyg = "true";
defparam \noise|out24ref_4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
fiftyfivenm_lcell_comb \noise|out24ref_7[20]~feeder (
// Equation(s):
// \noise|out24ref_7[20]~feeder_combout  = \noise|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [20]),
	.cin(gnd),
	.combout(\noise|out24ref_7[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \noise|out24ref_7[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[20] .is_wysiwyg = "true";
defparam \noise|out24ref_7[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
fiftyfivenm_lcell_comb \noise|out24ref_6[20]~feeder (
// Equation(s):
// \noise|out24ref_6[20]~feeder_combout  = \noise|out24ref_7 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_7 [20]),
	.cin(gnd),
	.combout(\noise|out24ref_6[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[20]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_6[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \noise|out24ref_6[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[20] .is_wysiwyg = "true";
defparam \noise|out24ref_6[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
fiftyfivenm_lcell_comb \noise|out24ref_5[20]~feeder (
// Equation(s):
// \noise|out24ref_5[20]~feeder_combout  = \noise|out24ref_6 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_6 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[20]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N9
dffeas \noise|out24ref_5[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[20] .is_wysiwyg = "true";
defparam \noise|out24ref_5[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N23
dffeas \noise|out24ref_4[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[20] .is_wysiwyg = "true";
defparam \noise|out24ref_4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
fiftyfivenm_lcell_comb \noise|out24ref_7[22]~feeder (
// Equation(s):
// \noise|out24ref_7[22]~feeder_combout  = \noise|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out [22]),
	.cin(gnd),
	.combout(\noise|out24ref_7[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_7[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \noise|out24ref_7[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[22] .is_wysiwyg = "true";
defparam \noise|out24ref_7[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
fiftyfivenm_lcell_comb \noise|out24ref_6[22]~feeder (
// Equation(s):
// \noise|out24ref_6[22]~feeder_combout  = \noise|out24ref_7 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_7 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_6[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_6[22]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_6[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \noise|out24ref_6[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_6[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[22] .is_wysiwyg = "true";
defparam \noise|out24ref_6[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
fiftyfivenm_lcell_comb \noise|out24ref_5[22]~feeder (
// Equation(s):
// \noise|out24ref_5[22]~feeder_combout  = \noise|out24ref_6 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\noise|out24ref_5[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[22]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_5[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N27
dffeas \noise|out24ref_5[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[22] .is_wysiwyg = "true";
defparam \noise|out24ref_5[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N5
dffeas \noise|out24ref_4[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[22] .is_wysiwyg = "true";
defparam \noise|out24ref_4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
fiftyfivenm_lcell_comb \noise|out24ref_7[23]~feeder (
// Equation(s):
// \noise|out24ref_7[23]~feeder_combout  = \noise|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_7[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_7[23]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_7[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \noise|out24ref_7[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_7[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_7 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_7[23] .is_wysiwyg = "true";
defparam \noise|out24ref_7[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \noise|out24ref_6[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_7 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_6 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_6[23] .is_wysiwyg = "true";
defparam \noise|out24ref_6[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
fiftyfivenm_lcell_comb \noise|out24ref_5[23]~feeder (
// Equation(s):
// \noise|out24ref_5[23]~feeder_combout  = \noise|out24ref_6 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_6 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_5[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_5[23]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_5[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N21
dffeas \noise|out24ref_5[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_5[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_5[23] .is_wysiwyg = "true";
defparam \noise|out24ref_5[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N15
dffeas \noise|out24ref_4[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_5 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_4[23] .is_wysiwyg = "true";
defparam \noise|out24ref_4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][3]~19 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][3]~19_combout  = \noise|out24ref_4 [23] $ (((\noise|out24ref_4 [21]) # ((\noise|out24ref_4 [20]) # (\noise|out24ref_4 [22]))))

	.dataa(\noise|out24ref_4 [21]),
	.datab(\noise|out24ref_4 [20]),
	.datac(\noise|out24ref_4 [22]),
	.datad(\noise|out24ref_4 [23]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][3]~19 .lut_mask = 16'h01FE;
defparam \string4|Mult0|mult_core|romout[3][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][6]~22 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][6]~22_combout  = (\noise|out24ref_4 [19]) # ((\noise|out24ref_4 [17]) # ((\noise|out24ref_4 [18]) # (\noise|out24ref_4 [16])))

	.dataa(\noise|out24ref_4 [19]),
	.datab(\noise|out24ref_4 [17]),
	.datac(\noise|out24ref_4 [18]),
	.datad(\noise|out24ref_4 [16]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][6]~22 .lut_mask = 16'hFFFE;
defparam \string4|Mult0|mult_core|romout[2][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][2]~21 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][2]~21_combout  = \noise|out24ref_4 [22] $ (((\noise|out24ref_4 [21]) # (\noise|out24ref_4 [20])))

	.dataa(\noise|out24ref_4 [21]),
	.datab(\noise|out24ref_4 [22]),
	.datac(\noise|out24ref_4 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][2]~21 .lut_mask = 16'h3636;
defparam \string4|Mult0|mult_core|romout[3][2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][1]~23 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][1]~23_combout  = \noise|out24ref_4 [20] $ (\noise|out24ref_4 [21])

	.dataa(gnd),
	.datab(\noise|out24ref_4 [20]),
	.datac(\noise|out24ref_4 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][1]~23 .lut_mask = 16'h3C3C;
defparam \string4|Mult0|mult_core|romout[3][1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\string4|Mult0|mult_core|romout[2][6]~22_combout  & (\noise|out24ref_4 [20] $ (VCC))) # (!\string4|Mult0|mult_core|romout[2][6]~22_combout  & (\noise|out24ref_4 [20] & VCC))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\string4|Mult0|mult_core|romout[2][6]~22_combout  & \noise|out24ref_4 [20]))

	.dataa(\string4|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\noise|out24ref_4 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = (\string4|Mult0|mult_core|romout[2][6]~22_combout  & ((\string4|Mult0|mult_core|romout[3][1]~23_combout  & (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  & VCC)) # 
// (!\string4|Mult0|mult_core|romout[3][1]~23_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )))) # (!\string4|Mult0|mult_core|romout[2][6]~22_combout  & ((\string4|Mult0|mult_core|romout[3][1]~23_combout  & 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # (!\string4|Mult0|mult_core|romout[3][1]~23_combout  & ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (GND)))))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\string4|Mult0|mult_core|romout[2][6]~22_combout  & (!\string4|Mult0|mult_core|romout[3][1]~23_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # 
// (!\string4|Mult0|mult_core|romout[2][6]~22_combout  & ((!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (!\string4|Mult0|mult_core|romout[3][1]~23_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\string4|Mult0|mult_core|romout[3][1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = ((\string4|Mult0|mult_core|romout[2][6]~22_combout  $ (\string4|Mult0|mult_core|romout[3][2]~21_combout  $ (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))) # 
// (GND)
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\string4|Mult0|mult_core|romout[2][6]~22_combout  & ((\string4|Mult0|mult_core|romout[3][2]~21_combout ) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))) # 
// (!\string4|Mult0|mult_core|romout[2][6]~22_combout  & (\string4|Mult0|mult_core|romout[3][2]~21_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))

	.dataa(\string4|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\string4|Mult0|mult_core|romout[3][2]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\string4|Mult0|mult_core|romout[2][7]~20_combout  & ((\string4|Mult0|mult_core|romout[3][3]~19_combout  & (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  & VCC)) # 
// (!\string4|Mult0|mult_core|romout[3][3]~19_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )))) # (!\string4|Mult0|mult_core|romout[2][7]~20_combout  & ((\string4|Mult0|mult_core|romout[3][3]~19_combout  & 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\string4|Mult0|mult_core|romout[3][3]~19_combout  & ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((\string4|Mult0|mult_core|romout[2][7]~20_combout  & (!\string4|Mult0|mult_core|romout[3][3]~19_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # 
// (!\string4|Mult0|mult_core|romout[2][7]~20_combout  & ((!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\string4|Mult0|mult_core|romout[3][3]~19_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[2][7]~20_combout ),
	.datab(\string4|Mult0|mult_core|romout[3][3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][10]~0 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][10]~0_combout  = (\noise|out24ref_4 [15] & ((\noise|out24ref_4 [12]) # ((\noise|out24ref_4 [14]) # (\noise|out24ref_4 [13]))))

	.dataa(\noise|out24ref_4 [12]),
	.datab(\noise|out24ref_4 [14]),
	.datac(\noise|out24ref_4 [13]),
	.datad(\noise|out24ref_4 [15]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][10]~0 .lut_mask = 16'hFE00;
defparam \string4|Mult0|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][9]~1_combout  = (\noise|out24ref_4 [12] & (\noise|out24ref_4 [14])) # (!\noise|out24ref_4 [12] & ((\noise|out24ref_4 [14] & (\noise|out24ref_4 [13])) # (!\noise|out24ref_4 [14] & (!\noise|out24ref_4 [13] & 
// \noise|out24ref_4 [15]))))

	.dataa(\noise|out24ref_4 [12]),
	.datab(\noise|out24ref_4 [14]),
	.datac(\noise|out24ref_4 [13]),
	.datad(\noise|out24ref_4 [15]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'hC9C8;
defparam \string4|Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][8]~2_combout  = (\noise|out24ref_4 [13] & (\noise|out24ref_4 [12])) # (!\noise|out24ref_4 [13] & (!\noise|out24ref_4 [12] & ((\noise|out24ref_4 [15]) # (\noise|out24ref_4 [14]))))

	.dataa(\noise|out24ref_4 [13]),
	.datab(\noise|out24ref_4 [12]),
	.datac(\noise|out24ref_4 [15]),
	.datad(\noise|out24ref_4 [14]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'h9998;
defparam \string4|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][7]~3_combout  = (!\noise|out24ref_4 [12] & ((\noise|out24ref_4 [14]) # ((\noise|out24ref_4 [13]) # (\noise|out24ref_4 [15]))))

	.dataa(\noise|out24ref_4 [12]),
	.datab(\noise|out24ref_4 [14]),
	.datac(\noise|out24ref_4 [13]),
	.datad(\noise|out24ref_4 [15]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'h5554;
defparam \string4|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \string4|Mult0|mult_core|romout[1][6]~4_combout  = (\noise|out24ref_4 [12]) # ((\noise|out24ref_4 [14]) # ((\noise|out24ref_4 [13]) # (\noise|out24ref_4 [15])))

	.dataa(\noise|out24ref_4 [12]),
	.datab(\noise|out24ref_4 [14]),
	.datac(\noise|out24ref_4 [13]),
	.datad(\noise|out24ref_4 [15]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'hFFFE;
defparam \string4|Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \string4|Mult0|mult_core|romout[0][10]~5_combout  = (\noise|out24ref_4 [11] & ((\noise|out24ref_4 [10]) # ((\noise|out24ref_4 [8]) # (\noise|out24ref_4 [9]))))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [8]),
	.datac(\noise|out24ref_4 [9]),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hFE00;
defparam \string4|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \string4|Mult0|mult_core|romout[0][9]~6_combout  = (\noise|out24ref_4 [10] & ((\noise|out24ref_4 [8]) # ((\noise|out24ref_4 [9])))) # (!\noise|out24ref_4 [10] & (!\noise|out24ref_4 [8] & (!\noise|out24ref_4 [9] & \noise|out24ref_4 [11])))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [8]),
	.datac(\noise|out24ref_4 [9]),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hA9A8;
defparam \string4|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \string4|Mult0|mult_core|romout[0][8]~7_combout  = (\noise|out24ref_4 [8] & (((\noise|out24ref_4 [9])))) # (!\noise|out24ref_4 [8] & (!\noise|out24ref_4 [9] & ((\noise|out24ref_4 [10]) # (\noise|out24ref_4 [11]))))

	.dataa(\noise|out24ref_4 [10]),
	.datab(\noise|out24ref_4 [8]),
	.datac(\noise|out24ref_4 [9]),
	.datad(\noise|out24ref_4 [11]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'hC3C2;
defparam \string4|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\string4|Mult0|mult_core|romout[1][6]~4_combout  $ (\string4|Mult0|mult_core|romout[0][8]~7_combout  $ (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\string4|Mult0|mult_core|romout[1][6]~4_combout  & ((\string4|Mult0|mult_core|romout[0][8]~7_combout ) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\string4|Mult0|mult_core|romout[1][6]~4_combout  & (\string4|Mult0|mult_core|romout[0][8]~7_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string4|Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\string4|Mult0|mult_core|romout[0][8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\string4|Mult0|mult_core|romout[1][6]~4_combout  & ((\string4|Mult0|mult_core|romout[0][9]~6_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\string4|Mult0|mult_core|romout[0][9]~6_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\string4|Mult0|mult_core|romout[1][6]~4_combout  & ((\string4|Mult0|mult_core|romout[0][9]~6_combout  & 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\string4|Mult0|mult_core|romout[0][9]~6_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\string4|Mult0|mult_core|romout[1][6]~4_combout  & (!\string4|Mult0|mult_core|romout[0][9]~6_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\string4|Mult0|mult_core|romout[1][6]~4_combout  & ((!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\string4|Mult0|mult_core|romout[0][9]~6_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\string4|Mult0|mult_core|romout[0][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\string4|Mult0|mult_core|romout[1][6]~4_combout  $ (\string4|Mult0|mult_core|romout[0][10]~5_combout  $ (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # 
// (GND)
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\string4|Mult0|mult_core|romout[1][6]~4_combout  & ((\string4|Mult0|mult_core|romout[0][10]~5_combout ) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\string4|Mult0|mult_core|romout[1][6]~4_combout  & (\string4|Mult0|mult_core|romout[0][10]~5_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string4|Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\string4|Mult0|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\string4|Mult0|mult_core|romout[1][7]~3_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\string4|Mult0|mult_core|romout[1][7]~3_combout  & 
// ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\string4|Mult0|mult_core|romout[1][7]~3_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\string4|Mult0|mult_core|romout[1][8]~2_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\string4|Mult0|mult_core|romout[1][8]~2_combout  
// & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\string4|Mult0|mult_core|romout[1][8]~2_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|romout[1][8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\string4|Mult0|mult_core|romout[1][9]~1_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\string4|Mult0|mult_core|romout[1][9]~1_combout  & 
// ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\string4|Mult0|mult_core|romout[1][9]~1_combout ))

	.dataa(\string4|Mult0|mult_core|romout[1][9]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h5A5F;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = (\string4|Mult0|mult_core|romout[1][10]~0_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (GND))) # 
// (!\string4|Mult0|mult_core|romout[1][10]~0_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  & VCC))
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\string4|Mult0|mult_core|romout[1][10]~0_combout  & !\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|romout[1][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hC30C;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'hF0F0;
defparam \string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][3] (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][3]~combout  = \noise|out24ref_4 [19] $ (((\noise|out24ref_4 [16]) # ((\noise|out24ref_4 [17]) # (\noise|out24ref_4 [18]))))

	.dataa(\noise|out24ref_4 [16]),
	.datab(\noise|out24ref_4 [17]),
	.datac(\noise|out24ref_4 [18]),
	.datad(\noise|out24ref_4 [19]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][3] .lut_mask = 16'h01FE;
defparam \string4|Mult0|mult_core|romout[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][2]~24 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][2]~24_combout  = \noise|out24ref_4 [18] $ (((\noise|out24ref_4 [17]) # (\noise|out24ref_4 [16])))

	.dataa(gnd),
	.datab(\noise|out24ref_4 [17]),
	.datac(\noise|out24ref_4 [16]),
	.datad(\noise|out24ref_4 [18]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][2]~24 .lut_mask = 16'h03FC;
defparam \string4|Mult0|mult_core|romout[2][2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][9]~25 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][9]~25_combout  = \noise|out24ref_4 [17] $ (\noise|out24ref_4 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [17]),
	.datad(\noise|out24ref_4 [16]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][9]~25 .lut_mask = 16'h0FF0;
defparam \string4|Mult0|mult_core|romout[2][9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\noise|out24ref_4 [16] $ (VCC))) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\noise|out24ref_4 [16] & VCC))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \noise|out24ref_4 [16]))

	.dataa(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\noise|out24ref_4 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\string4|Mult0|mult_core|romout[2][9]~25_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\string4|Mult0|mult_core|romout[2][9]~25_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\string4|Mult0|mult_core|romout[2][9]~25_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\string4|Mult0|mult_core|romout[2][9]~25_combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[2][9]~25_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\string4|Mult0|mult_core|romout[2][2]~24_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\string4|Mult0|mult_core|romout[2][2]~24_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\string4|Mult0|mult_core|romout[2][2]~24_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\string4|Mult0|mult_core|romout[2][2]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\string4|Mult0|mult_core|romout[2][3]~combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\string4|Mult0|mult_core|romout[2][3]~combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\string4|Mult0|mult_core|romout[2][3]~combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\string4|Mult0|mult_core|romout[2][3]~combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[2][3]~combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ))))

	.dataa(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )))) # 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][9]~17 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][9]~17_combout  = (\noise|out24ref_4 [16] & (((\noise|out24ref_4 [18])))) # (!\noise|out24ref_4 [16] & ((\noise|out24ref_4 [17] & ((\noise|out24ref_4 [18]))) # (!\noise|out24ref_4 [17] & (\noise|out24ref_4 [19] & 
// !\noise|out24ref_4 [18]))))

	.dataa(\noise|out24ref_4 [16]),
	.datab(\noise|out24ref_4 [19]),
	.datac(\noise|out24ref_4 [17]),
	.datad(\noise|out24ref_4 [18]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][9]~17 .lut_mask = 16'hFA04;
defparam \string4|Mult0|mult_core|romout[2][9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][6]~15 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][6]~15_combout  = (!\noise|out24ref_4 [23] & ((\noise|out24ref_4 [21]) # ((\noise|out24ref_4 [22]) # (\noise|out24ref_4 [20]))))

	.dataa(\noise|out24ref_4 [21]),
	.datab(\noise|out24ref_4 [22]),
	.datac(\noise|out24ref_4 [23]),
	.datad(\noise|out24ref_4 [20]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][6]~15 .lut_mask = 16'h0F0E;
defparam \string4|Mult0|mult_core|romout[3][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][8]~18 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][8]~18_combout  = (\noise|out24ref_4 [16] & (((\noise|out24ref_4 [17])))) # (!\noise|out24ref_4 [16] & (!\noise|out24ref_4 [17] & ((\noise|out24ref_4 [19]) # (\noise|out24ref_4 [18]))))

	.dataa(\noise|out24ref_4 [16]),
	.datab(\noise|out24ref_4 [19]),
	.datac(\noise|out24ref_4 [17]),
	.datad(\noise|out24ref_4 [18]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][8]~18 .lut_mask = 16'hA5A4;
defparam \string4|Mult0|mult_core|romout[2][8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = ((\string4|Mult0|mult_core|romout[2][8]~18_combout  $ (\string4|Mult0|mult_core|romout[3][6]~15_combout  $ (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))) # 
// (GND)
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\string4|Mult0|mult_core|romout[2][8]~18_combout  & ((\string4|Mult0|mult_core|romout[3][6]~15_combout ) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))) # 
// (!\string4|Mult0|mult_core|romout[2][8]~18_combout  & (\string4|Mult0|mult_core|romout[3][6]~15_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))

	.dataa(\string4|Mult0|mult_core|romout[2][8]~18_combout ),
	.datab(\string4|Mult0|mult_core|romout[3][6]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\string4|Mult0|mult_core|romout[2][9]~17_combout  & ((\string4|Mult0|mult_core|romout[3][6]~15_combout  & (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  & VCC)) 
// # (!\string4|Mult0|mult_core|romout[3][6]~15_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )))) # (!\string4|Mult0|mult_core|romout[2][9]~17_combout  & ((\string4|Mult0|mult_core|romout[3][6]~15_combout  & 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\string4|Mult0|mult_core|romout[3][6]~15_combout  & ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((\string4|Mult0|mult_core|romout[2][9]~17_combout  & (!\string4|Mult0|mult_core|romout[3][6]~15_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # 
// (!\string4|Mult0|mult_core|romout[2][9]~17_combout  & ((!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\string4|Mult0|mult_core|romout[3][6]~15_combout ))))

	.dataa(\string4|Mult0|mult_core|romout[2][9]~17_combout ),
	.datab(\string4|Mult0|mult_core|romout[3][6]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  $ (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][7]~14 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][7]~14_combout  = (\noise|out24ref_4 [20] & (((\noise|out24ref_4 [23])))) # (!\noise|out24ref_4 [20] & (!\noise|out24ref_4 [23] & ((\noise|out24ref_4 [21]) # (\noise|out24ref_4 [22]))))

	.dataa(\noise|out24ref_4 [21]),
	.datab(\noise|out24ref_4 [22]),
	.datac(\noise|out24ref_4 [20]),
	.datad(\noise|out24ref_4 [23]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][7]~14 .lut_mask = 16'hF00E;
defparam \string4|Mult0|mult_core|romout[3][7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[2][10]~16 (
// Equation(s):
// \string4|Mult0|mult_core|romout[2][10]~16_combout  = (\noise|out24ref_4 [19] & ((\noise|out24ref_4 [17]) # ((\noise|out24ref_4 [18]) # (\noise|out24ref_4 [16]))))

	.dataa(\noise|out24ref_4 [19]),
	.datab(\noise|out24ref_4 [17]),
	.datac(\noise|out24ref_4 [18]),
	.datad(\noise|out24ref_4 [16]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[2][10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[2][10]~16 .lut_mask = 16'hAAA8;
defparam \string4|Mult0|mult_core|romout[2][10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = ((\string4|Mult0|mult_core|romout[2][10]~16_combout  $ (\string4|Mult0|mult_core|romout[3][6]~15_combout  $ (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))) # 
// (GND)
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\string4|Mult0|mult_core|romout[2][10]~16_combout  & ((\string4|Mult0|mult_core|romout[3][6]~15_combout ) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))) # 
// (!\string4|Mult0|mult_core|romout[2][10]~16_combout  & (\string4|Mult0|mult_core|romout[3][6]~15_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))

	.dataa(\string4|Mult0|mult_core|romout[2][10]~16_combout ),
	.datab(\string4|Mult0|mult_core|romout[3][6]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = (\string4|Mult0|mult_core|romout[3][7]~14_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 )) # (!\string4|Mult0|mult_core|romout[3][7]~14_combout  & 
// ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (GND)))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  = CARRY((!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (!\string4|Mult0|mult_core|romout[3][7]~14_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|romout[3][7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  $ (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )))) # 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
fiftyfivenm_lcell_comb \string4|filt0|Add1~44 (
// Equation(s):
// \string4|filt0|Add1~44_combout  = ((\string4|filt0|del[1][23]~q  $ (\string4|filt0|del[0][23]~q  $ (!\string4|filt0|Add1~43 )))) # (GND)
// \string4|filt0|Add1~45  = CARRY((\string4|filt0|del[1][23]~q  & ((\string4|filt0|del[0][23]~q ) # (!\string4|filt0|Add1~43 ))) # (!\string4|filt0|del[1][23]~q  & (\string4|filt0|del[0][23]~q  & !\string4|filt0|Add1~43 )))

	.dataa(\string4|filt0|del[1][23]~q ),
	.datab(\string4|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~43 ),
	.combout(\string4|filt0|Add1~44_combout ),
	.cout(\string4|filt0|Add1~45 ));
// synopsys translate_off
defparam \string4|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
fiftyfivenm_lcell_comb \string4|filt0|Add1~46 (
// Equation(s):
// \string4|filt0|Add1~46_combout  = \string4|filt0|del[1][23]~q  $ (\string4|filt0|del[0][23]~q  $ (\string4|filt0|Add1~45 ))

	.dataa(\string4|filt0|del[1][23]~q ),
	.datab(\string4|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\string4|filt0|Add1~45 ),
	.combout(\string4|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|Add1~46 .lut_mask = 16'h9696;
defparam \string4|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
fiftyfivenm_lcell_comb \string4|filt0|del~44 (
// Equation(s):
// \string4|filt0|del~44_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][23]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string4|filt0|del[1][23]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~44 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \string4|filt0|del[2][23] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][23] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
fiftyfivenm_lcell_comb \string4|filt0|del~45 (
// Equation(s):
// \string4|filt0|del~45_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][23]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string4|filt0|del[2][23]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~45 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \string4|filt0|del[3][23] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][23] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
fiftyfivenm_lcell_comb \string4|filt0|del~47 (
// Equation(s):
// \string4|filt0|del~47_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][22]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][22]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~47 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \string4|filt0|del[3][22] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][22] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
fiftyfivenm_lcell_comb \string4|filt0|del~51 (
// Equation(s):
// \string4|filt0|del~51_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[2][20]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~51 .lut_mask = 16'hF000;
defparam \string4|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \string4|filt0|del[3][20] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][20] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
fiftyfivenm_lcell_comb \string4|filt0|del~52 (
// Equation(s):
// \string4|filt0|del~52_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][19]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[1][19]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~52 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \string4|filt0|del[2][19] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][19] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
fiftyfivenm_lcell_comb \string4|filt0|del~53 (
// Equation(s):
// \string4|filt0|del~53_combout  = (\string4|filt0|del[2][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string4|filt0|del[2][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~53 .lut_mask = 16'hF000;
defparam \string4|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \string4|filt0|del[3][19] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][19] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N6
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][8]~13 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][8]~13_combout  = (\noise|out24ref_4 [21] & ((\noise|out24ref_4 [20]) # ((\noise|out24ref_4 [23])))) # (!\noise|out24ref_4 [21] & (!\noise|out24ref_4 [20] & (\noise|out24ref_4 [22] & !\noise|out24ref_4 [23])))

	.dataa(\noise|out24ref_4 [21]),
	.datab(\noise|out24ref_4 [20]),
	.datac(\noise|out24ref_4 [22]),
	.datad(\noise|out24ref_4 [23]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][8]~13 .lut_mask = 16'hAA98;
defparam \string4|Mult0|mult_core|romout[3][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  = (\string4|Mult0|mult_core|romout[3][8]~13_combout  & (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  $ (GND))) # 
// (!\string4|Mult0|mult_core|romout[3][8]~13_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  & VCC))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  = CARRY((\string4|Mult0|mult_core|romout[3][8]~13_combout  & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|romout[3][8]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  $ (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X48_Y28_N0
fiftyfivenm_mac_mult \string4|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\string4|filt0|regq[23]~70_combout ,\string4|filt0|regq[22]~68_combout ,\string4|filt0|regq[21]~66_combout ,\string4|filt0|regq[20]~64_combout ,\string4|filt0|regq[19]~62_combout ,\string4|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string4|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \string4|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \string4|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \string4|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \string4|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \string4|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y28_N2
fiftyfivenm_mac_out \string4|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string4|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\string4|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\string4|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\string4|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\string4|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\string4|Mult1|auto_generated|mac_mult3~dataout ,\string4|Mult1|auto_generated|mac_mult3~16 ,
\string4|Mult1|auto_generated|mac_mult3~15 ,\string4|Mult1|auto_generated|mac_mult3~14 ,\string4|Mult1|auto_generated|mac_mult3~13 ,\string4|Mult1|auto_generated|mac_mult3~12 ,\string4|Mult1|auto_generated|mac_mult3~11 ,
\string4|Mult1|auto_generated|mac_mult3~10 ,\string4|Mult1|auto_generated|mac_mult3~9 ,\string4|Mult1|auto_generated|mac_mult3~8 ,\string4|Mult1|auto_generated|mac_mult3~7 ,\string4|Mult1|auto_generated|mac_mult3~6 ,\string4|Mult1|auto_generated|mac_mult3~5 ,
\string4|Mult1|auto_generated|mac_mult3~4 ,\string4|Mult1|auto_generated|mac_mult3~3 ,\string4|Mult1|auto_generated|mac_mult3~2 ,\string4|Mult1|auto_generated|mac_mult3~1 ,\string4|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string4|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \string4|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \string4|Mult1|auto_generated|op_2~0_combout  = \string4|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \string4|Mult1|auto_generated|op_2~1  = CARRY(\string4|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\string4|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|Mult1|auto_generated|op_2~0_combout ),
	.cout(\string4|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \string4|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \string4|Mult1|auto_generated|op_2~2_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\string4|Mult1|auto_generated|op_2~1 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\string4|Mult1|auto_generated|op_2~1 ) # (GND)))
// \string4|Mult1|auto_generated|op_2~3  = CARRY((!\string4|Mult1|auto_generated|op_2~1 ) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\string4|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_2~1 ),
	.combout(\string4|Mult1|auto_generated|op_2~2_combout ),
	.cout(\string4|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \string4|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \string4|Mult1|auto_generated|op_2~4_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT14  & (\string4|Mult1|auto_generated|op_2~3  $ (GND))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\string4|Mult1|auto_generated|op_2~3  & VCC))
// \string4|Mult1|auto_generated|op_2~5  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT14  & !\string4|Mult1|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\string4|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_2~3 ),
	.combout(\string4|Mult1|auto_generated|op_2~4_combout ),
	.cout(\string4|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \string4|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|romout[3][9]~12 (
// Equation(s):
// \string4|Mult0|mult_core|romout[3][9]~12_combout  = (\noise|out24ref_4 [22] & ((\noise|out24ref_4 [21]) # ((\noise|out24ref_4 [20]) # (\noise|out24ref_4 [23]))))

	.dataa(\noise|out24ref_4 [21]),
	.datab(\noise|out24ref_4 [22]),
	.datac(\noise|out24ref_4 [20]),
	.datad(\noise|out24ref_4 [23]),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|romout[3][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|romout[3][9]~12 .lut_mask = 16'hCCC8;
defparam \string4|Mult0|mult_core|romout[3][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  = (\string4|Mult0|mult_core|romout[3][9]~12_combout  & (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 )) # (!\string4|Mult0|mult_core|romout[3][9]~12_combout  & 
// ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (GND)))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  = CARRY((!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (!\string4|Mult0|mult_core|romout[3][9]~12_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|romout[3][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  & VCC)) # (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )))) # 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # 
// (!\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \string4|Mult1|auto_generated|op_2~6_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\string4|Mult1|auto_generated|op_2~5 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\string4|Mult1|auto_generated|op_2~5 ) # (GND)))
// \string4|Mult1|auto_generated|op_2~7  = CARRY((!\string4|Mult1|auto_generated|op_2~5 ) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_2~5 ),
	.combout(\string4|Mult1|auto_generated|op_2~6_combout ),
	.cout(\string4|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \string4|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~28_combout  = (\string4|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\string4|Mult1|auto_generated|op_1~27 ))) # (!\string4|Mult1|auto_generated|op_2~4_combout  & (\string4|Mult1|auto_generated|op_1~27  $ (GND)))
// \string4|Mult1|auto_generated|op_1~29  = CARRY((\string4|Mult1|auto_generated|op_2~4_combout ) # (!\string4|Mult1|auto_generated|op_1~27 ))

	.dataa(\string4|Mult1|auto_generated|op_2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~27 ),
	.combout(\string4|Mult1|auto_generated|op_1~28_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~28 .lut_mask = 16'h5AAF;
defparam \string4|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~30_combout  = (\string4|Mult1|auto_generated|op_2~6_combout  & (\string4|Mult1|auto_generated|op_1~29  & VCC)) # (!\string4|Mult1|auto_generated|op_2~6_combout  & (!\string4|Mult1|auto_generated|op_1~29 ))
// \string4|Mult1|auto_generated|op_1~31  = CARRY((!\string4|Mult1|auto_generated|op_2~6_combout  & !\string4|Mult1|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\string4|Mult1|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~29 ),
	.combout(\string4|Mult1|auto_generated|op_1~30_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \string4|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~30_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.datad(\string4|Mult1|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'hFA50;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \string4|d[21] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[21] .is_wysiwyg = "true";
defparam \string4|d[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \string4|Mult1|auto_generated|op_2~8_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT16  & (\string4|Mult1|auto_generated|op_2~7  $ (GND))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\string4|Mult1|auto_generated|op_2~7  & VCC))
// \string4|Mult1|auto_generated|op_2~9  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT16  & !\string4|Mult1|auto_generated|op_2~7 ))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_2~7 ),
	.combout(\string4|Mult1|auto_generated|op_2~8_combout ),
	.cout(\string4|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \string4|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~32_combout  = (\string4|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\string4|Mult1|auto_generated|op_1~31 ))) # (!\string4|Mult1|auto_generated|op_2~8_combout  & (\string4|Mult1|auto_generated|op_1~31  $ (GND)))
// \string4|Mult1|auto_generated|op_1~33  = CARRY((\string4|Mult1|auto_generated|op_2~8_combout ) # (!\string4|Mult1|auto_generated|op_1~31 ))

	.dataa(\string4|Mult1|auto_generated|op_2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~31 ),
	.combout(\string4|Mult1|auto_generated|op_1~32_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~32 .lut_mask = 16'h5AAF;
defparam \string4|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  = (\noise|out24ref_4 [23] & (\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  $ (GND))) # (!\noise|out24ref_4 [23] & 
// (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  & VCC))
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  = CARRY((\noise|out24ref_4 [23] & !\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ))

	.dataa(\noise|out24ref_4 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.cout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  $ (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & ((\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # (!\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout  = (\string4|KP_state.10~q  & (\string4|Mult1|auto_generated|op_1~32_combout )) # (!\string4|KP_state.10~q  & 
// ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout )))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult1|auto_generated|op_1~32_combout ),
	.datad(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 16'hF5A0;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \string4|d[22] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[22] .is_wysiwyg = "true";
defparam \string4|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 (
// Equation(s):
// \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  = \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  $ (\noise|out24ref_4 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [23]),
	.cin(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ),
	.combout(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = \string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  $ (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  $ 
// (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cin(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'hC33C;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \string4|Mult1|auto_generated|op_2~10_combout  = \string4|Mult1|auto_generated|op_2~9  $ (\string4|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\string4|Mult1|auto_generated|op_2~9 ),
	.combout(\string4|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \string4|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~34_combout  = \string4|Mult1|auto_generated|op_1~33  $ (!\string4|Mult1|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|Mult1|auto_generated|op_2~10_combout ),
	.cin(\string4|Mult1|auto_generated|op_1~33 ),
	.combout(\string4|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \string4|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~34_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ))

	.dataa(\string4|KP_state.10~q ),
	.datab(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(\string4|Mult1|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'hEE44;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N25
dffeas \string4|d[23] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[23] .is_wysiwyg = "true";
defparam \string4|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string4|d [23],\string4|d [22],\string4|d [21],\string4|d [20],\string4|d [19],\string4|d [18],\string4|d [17],\string4|d [16],\string4|d [15]}),
	.portaaddr({\string4|wr_ptr [9],\string4|wr_ptr [8],\string4|wr_ptr [7],\string4|wr_ptr [6],\string4|wr_ptr [5],\string4|wr_ptr [4],\string4|wr_ptr [3],\string4|wr_ptr [2],\string4|wr_ptr [1],\string4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string4|wr_ptr [9],\string4|wr_ptr [8],\string4|wr_ptr [7],\string4|wr_ptr [6],\string4|wr_ptr [5],\string4|wr_ptr [4],\string4|wr_ptr [3],\string4|wr_ptr [2],\string4|wr_ptr [1],\string4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
fiftyfivenm_lcell_comb \string4|filt0|del~16 (
// Equation(s):
// \string4|filt0|del~16_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\string4|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~16 .lut_mask = 16'hF000;
defparam \string4|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \string4|filt0|del[0][15] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][15] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
fiftyfivenm_lcell_comb \string4|filt0|del~17 (
// Equation(s):
// \string4|filt0|del~17_combout  = (\string4|filt0|del[0][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|filt0|del[0][15]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~17 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N31
dffeas \string4|filt0|del[1][15] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][15] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
fiftyfivenm_lcell_comb \string4|filt0|del~29 (
// Equation(s):
// \string4|filt0|del~29_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][9]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~29 .lut_mask = 16'hF000;
defparam \string4|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N23
dffeas \string4|filt0|del[1][9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][9] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
fiftyfivenm_lcell_comb \string4|filt0|del~35 (
// Equation(s):
// \string4|filt0|del~35_combout  = (\string4|filt0|del[0][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|filt0|del[0][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~35 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \string4|filt0|del[1][6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][6] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
fiftyfivenm_lcell_comb \string4|filt0|Add1~0 (
// Equation(s):
// \string4|filt0|Add1~0_combout  = (\string4|filt0|del[1][2]~q  & (\string4|filt0|del[0][2]~q  $ (VCC))) # (!\string4|filt0|del[1][2]~q  & (\string4|filt0|del[0][2]~q  & VCC))
// \string4|filt0|Add1~1  = CARRY((\string4|filt0|del[1][2]~q  & \string4|filt0|del[0][2]~q ))

	.dataa(\string4|filt0|del[1][2]~q ),
	.datab(\string4|filt0|del[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|filt0|Add1~0_combout ),
	.cout(\string4|filt0|Add1~1 ));
// synopsys translate_off
defparam \string4|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \string4|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
fiftyfivenm_lcell_comb \string4|filt0|Add1~2 (
// Equation(s):
// \string4|filt0|Add1~2_combout  = (\string4|filt0|del[0][3]~q  & ((\string4|filt0|del[1][3]~q  & (\string4|filt0|Add1~1  & VCC)) # (!\string4|filt0|del[1][3]~q  & (!\string4|filt0|Add1~1 )))) # (!\string4|filt0|del[0][3]~q  & ((\string4|filt0|del[1][3]~q  
// & (!\string4|filt0|Add1~1 )) # (!\string4|filt0|del[1][3]~q  & ((\string4|filt0|Add1~1 ) # (GND)))))
// \string4|filt0|Add1~3  = CARRY((\string4|filt0|del[0][3]~q  & (!\string4|filt0|del[1][3]~q  & !\string4|filt0|Add1~1 )) # (!\string4|filt0|del[0][3]~q  & ((!\string4|filt0|Add1~1 ) # (!\string4|filt0|del[1][3]~q ))))

	.dataa(\string4|filt0|del[0][3]~q ),
	.datab(\string4|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~1 ),
	.combout(\string4|filt0|Add1~2_combout ),
	.cout(\string4|filt0|Add1~3 ));
// synopsys translate_off
defparam \string4|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
fiftyfivenm_lcell_comb \string4|filt0|Add1~4 (
// Equation(s):
// \string4|filt0|Add1~4_combout  = ((\string4|filt0|del[0][4]~q  $ (\string4|filt0|del[1][4]~q  $ (!\string4|filt0|Add1~3 )))) # (GND)
// \string4|filt0|Add1~5  = CARRY((\string4|filt0|del[0][4]~q  & ((\string4|filt0|del[1][4]~q ) # (!\string4|filt0|Add1~3 ))) # (!\string4|filt0|del[0][4]~q  & (\string4|filt0|del[1][4]~q  & !\string4|filt0|Add1~3 )))

	.dataa(\string4|filt0|del[0][4]~q ),
	.datab(\string4|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~3 ),
	.combout(\string4|filt0|Add1~4_combout ),
	.cout(\string4|filt0|Add1~5 ));
// synopsys translate_off
defparam \string4|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
fiftyfivenm_lcell_comb \string4|filt0|Add1~6 (
// Equation(s):
// \string4|filt0|Add1~6_combout  = (\string4|filt0|del[0][5]~q  & ((\string4|filt0|del[1][5]~q  & (\string4|filt0|Add1~5  & VCC)) # (!\string4|filt0|del[1][5]~q  & (!\string4|filt0|Add1~5 )))) # (!\string4|filt0|del[0][5]~q  & ((\string4|filt0|del[1][5]~q  
// & (!\string4|filt0|Add1~5 )) # (!\string4|filt0|del[1][5]~q  & ((\string4|filt0|Add1~5 ) # (GND)))))
// \string4|filt0|Add1~7  = CARRY((\string4|filt0|del[0][5]~q  & (!\string4|filt0|del[1][5]~q  & !\string4|filt0|Add1~5 )) # (!\string4|filt0|del[0][5]~q  & ((!\string4|filt0|Add1~5 ) # (!\string4|filt0|del[1][5]~q ))))

	.dataa(\string4|filt0|del[0][5]~q ),
	.datab(\string4|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~5 ),
	.combout(\string4|filt0|Add1~6_combout ),
	.cout(\string4|filt0|Add1~7 ));
// synopsys translate_off
defparam \string4|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
fiftyfivenm_lcell_comb \string4|filt0|Add1~8 (
// Equation(s):
// \string4|filt0|Add1~8_combout  = ((\string4|filt0|del[0][6]~q  $ (\string4|filt0|del[1][6]~q  $ (!\string4|filt0|Add1~7 )))) # (GND)
// \string4|filt0|Add1~9  = CARRY((\string4|filt0|del[0][6]~q  & ((\string4|filt0|del[1][6]~q ) # (!\string4|filt0|Add1~7 ))) # (!\string4|filt0|del[0][6]~q  & (\string4|filt0|del[1][6]~q  & !\string4|filt0|Add1~7 )))

	.dataa(\string4|filt0|del[0][6]~q ),
	.datab(\string4|filt0|del[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~7 ),
	.combout(\string4|filt0|Add1~8_combout ),
	.cout(\string4|filt0|Add1~9 ));
// synopsys translate_off
defparam \string4|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
fiftyfivenm_lcell_comb \string4|filt0|Add1~10 (
// Equation(s):
// \string4|filt0|Add1~10_combout  = (\string4|filt0|del[1][7]~q  & ((\string4|filt0|del[0][7]~q  & (\string4|filt0|Add1~9  & VCC)) # (!\string4|filt0|del[0][7]~q  & (!\string4|filt0|Add1~9 )))) # (!\string4|filt0|del[1][7]~q  & ((\string4|filt0|del[0][7]~q  
// & (!\string4|filt0|Add1~9 )) # (!\string4|filt0|del[0][7]~q  & ((\string4|filt0|Add1~9 ) # (GND)))))
// \string4|filt0|Add1~11  = CARRY((\string4|filt0|del[1][7]~q  & (!\string4|filt0|del[0][7]~q  & !\string4|filt0|Add1~9 )) # (!\string4|filt0|del[1][7]~q  & ((!\string4|filt0|Add1~9 ) # (!\string4|filt0|del[0][7]~q ))))

	.dataa(\string4|filt0|del[1][7]~q ),
	.datab(\string4|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~9 ),
	.combout(\string4|filt0|Add1~10_combout ),
	.cout(\string4|filt0|Add1~11 ));
// synopsys translate_off
defparam \string4|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
fiftyfivenm_lcell_comb \string4|filt0|Add1~12 (
// Equation(s):
// \string4|filt0|Add1~12_combout  = ((\string4|filt0|del[0][8]~q  $ (\string4|filt0|del[1][8]~q  $ (!\string4|filt0|Add1~11 )))) # (GND)
// \string4|filt0|Add1~13  = CARRY((\string4|filt0|del[0][8]~q  & ((\string4|filt0|del[1][8]~q ) # (!\string4|filt0|Add1~11 ))) # (!\string4|filt0|del[0][8]~q  & (\string4|filt0|del[1][8]~q  & !\string4|filt0|Add1~11 )))

	.dataa(\string4|filt0|del[0][8]~q ),
	.datab(\string4|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~11 ),
	.combout(\string4|filt0|Add1~12_combout ),
	.cout(\string4|filt0|Add1~13 ));
// synopsys translate_off
defparam \string4|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
fiftyfivenm_lcell_comb \string4|filt0|Add1~14 (
// Equation(s):
// \string4|filt0|Add1~14_combout  = (\string4|filt0|del[0][9]~q  & ((\string4|filt0|del[1][9]~q  & (\string4|filt0|Add1~13  & VCC)) # (!\string4|filt0|del[1][9]~q  & (!\string4|filt0|Add1~13 )))) # (!\string4|filt0|del[0][9]~q  & 
// ((\string4|filt0|del[1][9]~q  & (!\string4|filt0|Add1~13 )) # (!\string4|filt0|del[1][9]~q  & ((\string4|filt0|Add1~13 ) # (GND)))))
// \string4|filt0|Add1~15  = CARRY((\string4|filt0|del[0][9]~q  & (!\string4|filt0|del[1][9]~q  & !\string4|filt0|Add1~13 )) # (!\string4|filt0|del[0][9]~q  & ((!\string4|filt0|Add1~13 ) # (!\string4|filt0|del[1][9]~q ))))

	.dataa(\string4|filt0|del[0][9]~q ),
	.datab(\string4|filt0|del[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~13 ),
	.combout(\string4|filt0|Add1~14_combout ),
	.cout(\string4|filt0|Add1~15 ));
// synopsys translate_off
defparam \string4|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
fiftyfivenm_lcell_comb \string4|filt0|Add1~16 (
// Equation(s):
// \string4|filt0|Add1~16_combout  = ((\string4|filt0|del[1][10]~q  $ (\string4|filt0|del[0][10]~q  $ (!\string4|filt0|Add1~15 )))) # (GND)
// \string4|filt0|Add1~17  = CARRY((\string4|filt0|del[1][10]~q  & ((\string4|filt0|del[0][10]~q ) # (!\string4|filt0|Add1~15 ))) # (!\string4|filt0|del[1][10]~q  & (\string4|filt0|del[0][10]~q  & !\string4|filt0|Add1~15 )))

	.dataa(\string4|filt0|del[1][10]~q ),
	.datab(\string4|filt0|del[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~15 ),
	.combout(\string4|filt0|Add1~16_combout ),
	.cout(\string4|filt0|Add1~17 ));
// synopsys translate_off
defparam \string4|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
fiftyfivenm_lcell_comb \string4|filt0|Add1~18 (
// Equation(s):
// \string4|filt0|Add1~18_combout  = (\string4|filt0|del[1][11]~q  & ((\string4|filt0|del[0][11]~q  & (\string4|filt0|Add1~17  & VCC)) # (!\string4|filt0|del[0][11]~q  & (!\string4|filt0|Add1~17 )))) # (!\string4|filt0|del[1][11]~q  & 
// ((\string4|filt0|del[0][11]~q  & (!\string4|filt0|Add1~17 )) # (!\string4|filt0|del[0][11]~q  & ((\string4|filt0|Add1~17 ) # (GND)))))
// \string4|filt0|Add1~19  = CARRY((\string4|filt0|del[1][11]~q  & (!\string4|filt0|del[0][11]~q  & !\string4|filt0|Add1~17 )) # (!\string4|filt0|del[1][11]~q  & ((!\string4|filt0|Add1~17 ) # (!\string4|filt0|del[0][11]~q ))))

	.dataa(\string4|filt0|del[1][11]~q ),
	.datab(\string4|filt0|del[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~17 ),
	.combout(\string4|filt0|Add1~18_combout ),
	.cout(\string4|filt0|Add1~19 ));
// synopsys translate_off
defparam \string4|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
fiftyfivenm_lcell_comb \string4|filt0|Add1~20 (
// Equation(s):
// \string4|filt0|Add1~20_combout  = ((\string4|filt0|del[1][12]~q  $ (\string4|filt0|del[0][12]~q  $ (!\string4|filt0|Add1~19 )))) # (GND)
// \string4|filt0|Add1~21  = CARRY((\string4|filt0|del[1][12]~q  & ((\string4|filt0|del[0][12]~q ) # (!\string4|filt0|Add1~19 ))) # (!\string4|filt0|del[1][12]~q  & (\string4|filt0|del[0][12]~q  & !\string4|filt0|Add1~19 )))

	.dataa(\string4|filt0|del[1][12]~q ),
	.datab(\string4|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~19 ),
	.combout(\string4|filt0|Add1~20_combout ),
	.cout(\string4|filt0|Add1~21 ));
// synopsys translate_off
defparam \string4|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
fiftyfivenm_lcell_comb \string4|filt0|Add1~22 (
// Equation(s):
// \string4|filt0|Add1~22_combout  = (\string4|filt0|del[1][13]~q  & ((\string4|filt0|del[0][13]~q  & (\string4|filt0|Add1~21  & VCC)) # (!\string4|filt0|del[0][13]~q  & (!\string4|filt0|Add1~21 )))) # (!\string4|filt0|del[1][13]~q  & 
// ((\string4|filt0|del[0][13]~q  & (!\string4|filt0|Add1~21 )) # (!\string4|filt0|del[0][13]~q  & ((\string4|filt0|Add1~21 ) # (GND)))))
// \string4|filt0|Add1~23  = CARRY((\string4|filt0|del[1][13]~q  & (!\string4|filt0|del[0][13]~q  & !\string4|filt0|Add1~21 )) # (!\string4|filt0|del[1][13]~q  & ((!\string4|filt0|Add1~21 ) # (!\string4|filt0|del[0][13]~q ))))

	.dataa(\string4|filt0|del[1][13]~q ),
	.datab(\string4|filt0|del[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~21 ),
	.combout(\string4|filt0|Add1~22_combout ),
	.cout(\string4|filt0|Add1~23 ));
// synopsys translate_off
defparam \string4|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
fiftyfivenm_lcell_comb \string4|filt0|Add1~24 (
// Equation(s):
// \string4|filt0|Add1~24_combout  = ((\string4|filt0|del[1][14]~q  $ (\string4|filt0|del[0][14]~q  $ (!\string4|filt0|Add1~23 )))) # (GND)
// \string4|filt0|Add1~25  = CARRY((\string4|filt0|del[1][14]~q  & ((\string4|filt0|del[0][14]~q ) # (!\string4|filt0|Add1~23 ))) # (!\string4|filt0|del[1][14]~q  & (\string4|filt0|del[0][14]~q  & !\string4|filt0|Add1~23 )))

	.dataa(\string4|filt0|del[1][14]~q ),
	.datab(\string4|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~23 ),
	.combout(\string4|filt0|Add1~24_combout ),
	.cout(\string4|filt0|Add1~25 ));
// synopsys translate_off
defparam \string4|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
fiftyfivenm_lcell_comb \string4|filt0|Add1~26 (
// Equation(s):
// \string4|filt0|Add1~26_combout  = (\string4|filt0|del[0][15]~q  & ((\string4|filt0|del[1][15]~q  & (\string4|filt0|Add1~25  & VCC)) # (!\string4|filt0|del[1][15]~q  & (!\string4|filt0|Add1~25 )))) # (!\string4|filt0|del[0][15]~q  & 
// ((\string4|filt0|del[1][15]~q  & (!\string4|filt0|Add1~25 )) # (!\string4|filt0|del[1][15]~q  & ((\string4|filt0|Add1~25 ) # (GND)))))
// \string4|filt0|Add1~27  = CARRY((\string4|filt0|del[0][15]~q  & (!\string4|filt0|del[1][15]~q  & !\string4|filt0|Add1~25 )) # (!\string4|filt0|del[0][15]~q  & ((!\string4|filt0|Add1~25 ) # (!\string4|filt0|del[1][15]~q ))))

	.dataa(\string4|filt0|del[0][15]~q ),
	.datab(\string4|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~25 ),
	.combout(\string4|filt0|Add1~26_combout ),
	.cout(\string4|filt0|Add1~27 ));
// synopsys translate_off
defparam \string4|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
fiftyfivenm_lcell_comb \string4|filt0|del~60 (
// Equation(s):
// \string4|filt0|del~60_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][15]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[1][15]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~60 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N7
dffeas \string4|filt0|del[2][15] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][15] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
fiftyfivenm_lcell_comb \string4|filt0|del~61 (
// Equation(s):
// \string4|filt0|del~61_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][15]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][15]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~61 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \string4|filt0|del[3][15] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][15] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
fiftyfivenm_lcell_comb \string4|filt0|del~65 (
// Equation(s):
// \string4|filt0|del~65_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][13]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][13]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~65 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \string4|filt0|del[3][13] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][13] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
fiftyfivenm_lcell_comb \string4|filt0|del~66 (
// Equation(s):
// \string4|filt0|del~66_combout  = (\string4|filt0|del[1][12]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|filt0|del[1][12]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~66 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N25
dffeas \string4|filt0|del[2][12] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][12] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
fiftyfivenm_lcell_comb \string4|filt0|del~67 (
// Equation(s):
// \string4|filt0|del~67_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][12]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][12]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~67 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \string4|filt0|del[3][12] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][12] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
fiftyfivenm_lcell_comb \string4|filt0|del~68 (
// Equation(s):
// \string4|filt0|del~68_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][11]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~68 .lut_mask = 16'hF000;
defparam \string4|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \string4|filt0|del[2][11] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][11] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
fiftyfivenm_lcell_comb \string4|filt0|del~69 (
// Equation(s):
// \string4|filt0|del~69_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][11]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][11]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~69 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N7
dffeas \string4|filt0|del[3][11] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][11] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
fiftyfivenm_lcell_comb \string4|filt0|del~70 (
// Equation(s):
// \string4|filt0|del~70_combout  = (\string4|filt0|del[1][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string4|filt0|del[1][10]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~70 .lut_mask = 16'hF000;
defparam \string4|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \string4|filt0|del[2][10] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][10] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
fiftyfivenm_lcell_comb \string4|filt0|del~71 (
// Equation(s):
// \string4|filt0|del~71_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][10]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][10]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~71 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N11
dffeas \string4|filt0|del[3][10] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][10] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
fiftyfivenm_lcell_comb \string4|filt0|del~72 (
// Equation(s):
// \string4|filt0|del~72_combout  = (\string4|filt0|del[1][9]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[1][9]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~72 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \string4|filt0|del[2][9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][9] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
fiftyfivenm_lcell_comb \string4|filt0|del~73 (
// Equation(s):
// \string4|filt0|del~73_combout  = (\string4|filt0|del[2][9]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[2][9]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~73 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \string4|filt0|del[3][9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][9] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
fiftyfivenm_lcell_comb \string4|filt0|del~76 (
// Equation(s):
// \string4|filt0|del~76_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][7]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~76 .lut_mask = 16'hF000;
defparam \string4|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \string4|filt0|del[2][7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][7] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
fiftyfivenm_lcell_comb \string4|filt0|del~77 (
// Equation(s):
// \string4|filt0|del~77_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][7]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][7]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~77 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \string4|filt0|del[3][7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][7] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
fiftyfivenm_lcell_comb \string4|filt0|del~78 (
// Equation(s):
// \string4|filt0|del~78_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][6]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~78 .lut_mask = 16'hF000;
defparam \string4|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N27
dffeas \string4|filt0|del[2][6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][6] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
fiftyfivenm_lcell_comb \string4|filt0|del~79 (
// Equation(s):
// \string4|filt0|del~79_combout  = (\string4|filt0|del[2][6]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[2][6]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~79 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N25
dffeas \string4|filt0|del[3][6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][6] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
fiftyfivenm_lcell_comb \string4|filt0|del~81 (
// Equation(s):
// \string4|filt0|del~81_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][5]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][5]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~81 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \string4|filt0|del[3][5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][5] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
fiftyfivenm_lcell_comb \string4|filt0|del~83 (
// Equation(s):
// \string4|filt0|del~83_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[2][4]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~83 .lut_mask = 16'hF000;
defparam \string4|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N1
dffeas \string4|filt0|del[3][4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][4] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
fiftyfivenm_lcell_comb \string4|filt0|del~85 (
// Equation(s):
// \string4|filt0|del~85_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[2][3]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~85 .lut_mask = 16'hF000;
defparam \string4|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \string4|filt0|del[3][3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][3] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
fiftyfivenm_lcell_comb \string4|filt0|del~87 (
// Equation(s):
// \string4|filt0|del~87_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][2]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][2]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~87 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N1
dffeas \string4|filt0|del[3][2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][2] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
fiftyfivenm_lcell_comb \string4|filt0|Add2~0 (
// Equation(s):
// \string4|filt0|Add2~0_combout  = (\string4|filt0|del[2][2]~q  & (\string4|filt0|del[3][2]~q  $ (VCC))) # (!\string4|filt0|del[2][2]~q  & (\string4|filt0|del[3][2]~q  & VCC))
// \string4|filt0|Add2~1  = CARRY((\string4|filt0|del[2][2]~q  & \string4|filt0|del[3][2]~q ))

	.dataa(\string4|filt0|del[2][2]~q ),
	.datab(\string4|filt0|del[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|filt0|Add2~0_combout ),
	.cout(\string4|filt0|Add2~1 ));
// synopsys translate_off
defparam \string4|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \string4|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
fiftyfivenm_lcell_comb \string4|filt0|Add2~2 (
// Equation(s):
// \string4|filt0|Add2~2_combout  = (\string4|filt0|del[2][3]~q  & ((\string4|filt0|del[3][3]~q  & (\string4|filt0|Add2~1  & VCC)) # (!\string4|filt0|del[3][3]~q  & (!\string4|filt0|Add2~1 )))) # (!\string4|filt0|del[2][3]~q  & ((\string4|filt0|del[3][3]~q  
// & (!\string4|filt0|Add2~1 )) # (!\string4|filt0|del[3][3]~q  & ((\string4|filt0|Add2~1 ) # (GND)))))
// \string4|filt0|Add2~3  = CARRY((\string4|filt0|del[2][3]~q  & (!\string4|filt0|del[3][3]~q  & !\string4|filt0|Add2~1 )) # (!\string4|filt0|del[2][3]~q  & ((!\string4|filt0|Add2~1 ) # (!\string4|filt0|del[3][3]~q ))))

	.dataa(\string4|filt0|del[2][3]~q ),
	.datab(\string4|filt0|del[3][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~1 ),
	.combout(\string4|filt0|Add2~2_combout ),
	.cout(\string4|filt0|Add2~3 ));
// synopsys translate_off
defparam \string4|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
fiftyfivenm_lcell_comb \string4|filt0|Add2~4 (
// Equation(s):
// \string4|filt0|Add2~4_combout  = ((\string4|filt0|del[2][4]~q  $ (\string4|filt0|del[3][4]~q  $ (!\string4|filt0|Add2~3 )))) # (GND)
// \string4|filt0|Add2~5  = CARRY((\string4|filt0|del[2][4]~q  & ((\string4|filt0|del[3][4]~q ) # (!\string4|filt0|Add2~3 ))) # (!\string4|filt0|del[2][4]~q  & (\string4|filt0|del[3][4]~q  & !\string4|filt0|Add2~3 )))

	.dataa(\string4|filt0|del[2][4]~q ),
	.datab(\string4|filt0|del[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~3 ),
	.combout(\string4|filt0|Add2~4_combout ),
	.cout(\string4|filt0|Add2~5 ));
// synopsys translate_off
defparam \string4|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
fiftyfivenm_lcell_comb \string4|filt0|Add2~6 (
// Equation(s):
// \string4|filt0|Add2~6_combout  = (\string4|filt0|del[2][5]~q  & ((\string4|filt0|del[3][5]~q  & (\string4|filt0|Add2~5  & VCC)) # (!\string4|filt0|del[3][5]~q  & (!\string4|filt0|Add2~5 )))) # (!\string4|filt0|del[2][5]~q  & ((\string4|filt0|del[3][5]~q  
// & (!\string4|filt0|Add2~5 )) # (!\string4|filt0|del[3][5]~q  & ((\string4|filt0|Add2~5 ) # (GND)))))
// \string4|filt0|Add2~7  = CARRY((\string4|filt0|del[2][5]~q  & (!\string4|filt0|del[3][5]~q  & !\string4|filt0|Add2~5 )) # (!\string4|filt0|del[2][5]~q  & ((!\string4|filt0|Add2~5 ) # (!\string4|filt0|del[3][5]~q ))))

	.dataa(\string4|filt0|del[2][5]~q ),
	.datab(\string4|filt0|del[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~5 ),
	.combout(\string4|filt0|Add2~6_combout ),
	.cout(\string4|filt0|Add2~7 ));
// synopsys translate_off
defparam \string4|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
fiftyfivenm_lcell_comb \string4|filt0|Add2~8 (
// Equation(s):
// \string4|filt0|Add2~8_combout  = ((\string4|filt0|del[2][6]~q  $ (\string4|filt0|del[3][6]~q  $ (!\string4|filt0|Add2~7 )))) # (GND)
// \string4|filt0|Add2~9  = CARRY((\string4|filt0|del[2][6]~q  & ((\string4|filt0|del[3][6]~q ) # (!\string4|filt0|Add2~7 ))) # (!\string4|filt0|del[2][6]~q  & (\string4|filt0|del[3][6]~q  & !\string4|filt0|Add2~7 )))

	.dataa(\string4|filt0|del[2][6]~q ),
	.datab(\string4|filt0|del[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~7 ),
	.combout(\string4|filt0|Add2~8_combout ),
	.cout(\string4|filt0|Add2~9 ));
// synopsys translate_off
defparam \string4|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
fiftyfivenm_lcell_comb \string4|filt0|Add2~10 (
// Equation(s):
// \string4|filt0|Add2~10_combout  = (\string4|filt0|del[2][7]~q  & ((\string4|filt0|del[3][7]~q  & (\string4|filt0|Add2~9  & VCC)) # (!\string4|filt0|del[3][7]~q  & (!\string4|filt0|Add2~9 )))) # (!\string4|filt0|del[2][7]~q  & ((\string4|filt0|del[3][7]~q  
// & (!\string4|filt0|Add2~9 )) # (!\string4|filt0|del[3][7]~q  & ((\string4|filt0|Add2~9 ) # (GND)))))
// \string4|filt0|Add2~11  = CARRY((\string4|filt0|del[2][7]~q  & (!\string4|filt0|del[3][7]~q  & !\string4|filt0|Add2~9 )) # (!\string4|filt0|del[2][7]~q  & ((!\string4|filt0|Add2~9 ) # (!\string4|filt0|del[3][7]~q ))))

	.dataa(\string4|filt0|del[2][7]~q ),
	.datab(\string4|filt0|del[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~9 ),
	.combout(\string4|filt0|Add2~10_combout ),
	.cout(\string4|filt0|Add2~11 ));
// synopsys translate_off
defparam \string4|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
fiftyfivenm_lcell_comb \string4|filt0|Add2~12 (
// Equation(s):
// \string4|filt0|Add2~12_combout  = ((\string4|filt0|del[3][8]~q  $ (\string4|filt0|del[2][8]~q  $ (!\string4|filt0|Add2~11 )))) # (GND)
// \string4|filt0|Add2~13  = CARRY((\string4|filt0|del[3][8]~q  & ((\string4|filt0|del[2][8]~q ) # (!\string4|filt0|Add2~11 ))) # (!\string4|filt0|del[3][8]~q  & (\string4|filt0|del[2][8]~q  & !\string4|filt0|Add2~11 )))

	.dataa(\string4|filt0|del[3][8]~q ),
	.datab(\string4|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~11 ),
	.combout(\string4|filt0|Add2~12_combout ),
	.cout(\string4|filt0|Add2~13 ));
// synopsys translate_off
defparam \string4|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
fiftyfivenm_lcell_comb \string4|filt0|Add2~14 (
// Equation(s):
// \string4|filt0|Add2~14_combout  = (\string4|filt0|del[3][9]~q  & ((\string4|filt0|del[2][9]~q  & (\string4|filt0|Add2~13  & VCC)) # (!\string4|filt0|del[2][9]~q  & (!\string4|filt0|Add2~13 )))) # (!\string4|filt0|del[3][9]~q  & 
// ((\string4|filt0|del[2][9]~q  & (!\string4|filt0|Add2~13 )) # (!\string4|filt0|del[2][9]~q  & ((\string4|filt0|Add2~13 ) # (GND)))))
// \string4|filt0|Add2~15  = CARRY((\string4|filt0|del[3][9]~q  & (!\string4|filt0|del[2][9]~q  & !\string4|filt0|Add2~13 )) # (!\string4|filt0|del[3][9]~q  & ((!\string4|filt0|Add2~13 ) # (!\string4|filt0|del[2][9]~q ))))

	.dataa(\string4|filt0|del[3][9]~q ),
	.datab(\string4|filt0|del[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~13 ),
	.combout(\string4|filt0|Add2~14_combout ),
	.cout(\string4|filt0|Add2~15 ));
// synopsys translate_off
defparam \string4|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
fiftyfivenm_lcell_comb \string4|filt0|Add2~16 (
// Equation(s):
// \string4|filt0|Add2~16_combout  = ((\string4|filt0|del[2][10]~q  $ (\string4|filt0|del[3][10]~q  $ (!\string4|filt0|Add2~15 )))) # (GND)
// \string4|filt0|Add2~17  = CARRY((\string4|filt0|del[2][10]~q  & ((\string4|filt0|del[3][10]~q ) # (!\string4|filt0|Add2~15 ))) # (!\string4|filt0|del[2][10]~q  & (\string4|filt0|del[3][10]~q  & !\string4|filt0|Add2~15 )))

	.dataa(\string4|filt0|del[2][10]~q ),
	.datab(\string4|filt0|del[3][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~15 ),
	.combout(\string4|filt0|Add2~16_combout ),
	.cout(\string4|filt0|Add2~17 ));
// synopsys translate_off
defparam \string4|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
fiftyfivenm_lcell_comb \string4|filt0|Add2~18 (
// Equation(s):
// \string4|filt0|Add2~18_combout  = (\string4|filt0|del[3][11]~q  & ((\string4|filt0|del[2][11]~q  & (\string4|filt0|Add2~17  & VCC)) # (!\string4|filt0|del[2][11]~q  & (!\string4|filt0|Add2~17 )))) # (!\string4|filt0|del[3][11]~q  & 
// ((\string4|filt0|del[2][11]~q  & (!\string4|filt0|Add2~17 )) # (!\string4|filt0|del[2][11]~q  & ((\string4|filt0|Add2~17 ) # (GND)))))
// \string4|filt0|Add2~19  = CARRY((\string4|filt0|del[3][11]~q  & (!\string4|filt0|del[2][11]~q  & !\string4|filt0|Add2~17 )) # (!\string4|filt0|del[3][11]~q  & ((!\string4|filt0|Add2~17 ) # (!\string4|filt0|del[2][11]~q ))))

	.dataa(\string4|filt0|del[3][11]~q ),
	.datab(\string4|filt0|del[2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~17 ),
	.combout(\string4|filt0|Add2~18_combout ),
	.cout(\string4|filt0|Add2~19 ));
// synopsys translate_off
defparam \string4|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
fiftyfivenm_lcell_comb \string4|filt0|Add2~20 (
// Equation(s):
// \string4|filt0|Add2~20_combout  = ((\string4|filt0|del[3][12]~q  $ (\string4|filt0|del[2][12]~q  $ (!\string4|filt0|Add2~19 )))) # (GND)
// \string4|filt0|Add2~21  = CARRY((\string4|filt0|del[3][12]~q  & ((\string4|filt0|del[2][12]~q ) # (!\string4|filt0|Add2~19 ))) # (!\string4|filt0|del[3][12]~q  & (\string4|filt0|del[2][12]~q  & !\string4|filt0|Add2~19 )))

	.dataa(\string4|filt0|del[3][12]~q ),
	.datab(\string4|filt0|del[2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~19 ),
	.combout(\string4|filt0|Add2~20_combout ),
	.cout(\string4|filt0|Add2~21 ));
// synopsys translate_off
defparam \string4|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
fiftyfivenm_lcell_comb \string4|filt0|Add2~22 (
// Equation(s):
// \string4|filt0|Add2~22_combout  = (\string4|filt0|del[2][13]~q  & ((\string4|filt0|del[3][13]~q  & (\string4|filt0|Add2~21  & VCC)) # (!\string4|filt0|del[3][13]~q  & (!\string4|filt0|Add2~21 )))) # (!\string4|filt0|del[2][13]~q  & 
// ((\string4|filt0|del[3][13]~q  & (!\string4|filt0|Add2~21 )) # (!\string4|filt0|del[3][13]~q  & ((\string4|filt0|Add2~21 ) # (GND)))))
// \string4|filt0|Add2~23  = CARRY((\string4|filt0|del[2][13]~q  & (!\string4|filt0|del[3][13]~q  & !\string4|filt0|Add2~21 )) # (!\string4|filt0|del[2][13]~q  & ((!\string4|filt0|Add2~21 ) # (!\string4|filt0|del[3][13]~q ))))

	.dataa(\string4|filt0|del[2][13]~q ),
	.datab(\string4|filt0|del[3][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~21 ),
	.combout(\string4|filt0|Add2~22_combout ),
	.cout(\string4|filt0|Add2~23 ));
// synopsys translate_off
defparam \string4|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
fiftyfivenm_lcell_comb \string4|filt0|Add2~24 (
// Equation(s):
// \string4|filt0|Add2~24_combout  = ((\string4|filt0|del[3][14]~q  $ (\string4|filt0|del[2][14]~q  $ (!\string4|filt0|Add2~23 )))) # (GND)
// \string4|filt0|Add2~25  = CARRY((\string4|filt0|del[3][14]~q  & ((\string4|filt0|del[2][14]~q ) # (!\string4|filt0|Add2~23 ))) # (!\string4|filt0|del[3][14]~q  & (\string4|filt0|del[2][14]~q  & !\string4|filt0|Add2~23 )))

	.dataa(\string4|filt0|del[3][14]~q ),
	.datab(\string4|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~23 ),
	.combout(\string4|filt0|Add2~24_combout ),
	.cout(\string4|filt0|Add2~25 ));
// synopsys translate_off
defparam \string4|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
fiftyfivenm_lcell_comb \string4|filt0|Add2~26 (
// Equation(s):
// \string4|filt0|Add2~26_combout  = (\string4|filt0|del[3][15]~q  & ((\string4|filt0|del[2][15]~q  & (\string4|filt0|Add2~25  & VCC)) # (!\string4|filt0|del[2][15]~q  & (!\string4|filt0|Add2~25 )))) # (!\string4|filt0|del[3][15]~q  & 
// ((\string4|filt0|del[2][15]~q  & (!\string4|filt0|Add2~25 )) # (!\string4|filt0|del[2][15]~q  & ((\string4|filt0|Add2~25 ) # (GND)))))
// \string4|filt0|Add2~27  = CARRY((\string4|filt0|del[3][15]~q  & (!\string4|filt0|del[2][15]~q  & !\string4|filt0|Add2~25 )) # (!\string4|filt0|del[3][15]~q  & ((!\string4|filt0|Add2~25 ) # (!\string4|filt0|del[2][15]~q ))))

	.dataa(\string4|filt0|del[3][15]~q ),
	.datab(\string4|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~25 ),
	.combout(\string4|filt0|Add2~26_combout ),
	.cout(\string4|filt0|Add2~27 ));
// synopsys translate_off
defparam \string4|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N8
fiftyfivenm_lcell_comb \string4|filt0|regq[0]~24 (
// Equation(s):
// \string4|filt0|regq[0]~24_combout  = (\string4|filt0|Add2~0_combout  & (\string4|filt0|Add1~0_combout  $ (VCC))) # (!\string4|filt0|Add2~0_combout  & (\string4|filt0|Add1~0_combout  & VCC))
// \string4|filt0|regq[0]~25  = CARRY((\string4|filt0|Add2~0_combout  & \string4|filt0|Add1~0_combout ))

	.dataa(\string4|filt0|Add2~0_combout ),
	.datab(\string4|filt0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|filt0|regq[0]~24_combout ),
	.cout(\string4|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \string4|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \string4|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
fiftyfivenm_lcell_comb \string4|filt0|regq[1]~26 (
// Equation(s):
// \string4|filt0|regq[1]~26_combout  = (\string4|filt0|Add2~2_combout  & ((\string4|filt0|Add1~2_combout  & (\string4|filt0|regq[0]~25  & VCC)) # (!\string4|filt0|Add1~2_combout  & (!\string4|filt0|regq[0]~25 )))) # (!\string4|filt0|Add2~2_combout  & 
// ((\string4|filt0|Add1~2_combout  & (!\string4|filt0|regq[0]~25 )) # (!\string4|filt0|Add1~2_combout  & ((\string4|filt0|regq[0]~25 ) # (GND)))))
// \string4|filt0|regq[1]~27  = CARRY((\string4|filt0|Add2~2_combout  & (!\string4|filt0|Add1~2_combout  & !\string4|filt0|regq[0]~25 )) # (!\string4|filt0|Add2~2_combout  & ((!\string4|filt0|regq[0]~25 ) # (!\string4|filt0|Add1~2_combout ))))

	.dataa(\string4|filt0|Add2~2_combout ),
	.datab(\string4|filt0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[0]~25 ),
	.combout(\string4|filt0|regq[1]~26_combout ),
	.cout(\string4|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \string4|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
fiftyfivenm_lcell_comb \string4|filt0|regq[2]~28 (
// Equation(s):
// \string4|filt0|regq[2]~28_combout  = ((\string4|filt0|Add2~4_combout  $ (\string4|filt0|Add1~4_combout  $ (!\string4|filt0|regq[1]~27 )))) # (GND)
// \string4|filt0|regq[2]~29  = CARRY((\string4|filt0|Add2~4_combout  & ((\string4|filt0|Add1~4_combout ) # (!\string4|filt0|regq[1]~27 ))) # (!\string4|filt0|Add2~4_combout  & (\string4|filt0|Add1~4_combout  & !\string4|filt0|regq[1]~27 )))

	.dataa(\string4|filt0|Add2~4_combout ),
	.datab(\string4|filt0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[1]~27 ),
	.combout(\string4|filt0|regq[2]~28_combout ),
	.cout(\string4|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \string4|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
fiftyfivenm_lcell_comb \string4|filt0|regq[3]~30 (
// Equation(s):
// \string4|filt0|regq[3]~30_combout  = (\string4|filt0|Add2~6_combout  & ((\string4|filt0|Add1~6_combout  & (\string4|filt0|regq[2]~29  & VCC)) # (!\string4|filt0|Add1~6_combout  & (!\string4|filt0|regq[2]~29 )))) # (!\string4|filt0|Add2~6_combout  & 
// ((\string4|filt0|Add1~6_combout  & (!\string4|filt0|regq[2]~29 )) # (!\string4|filt0|Add1~6_combout  & ((\string4|filt0|regq[2]~29 ) # (GND)))))
// \string4|filt0|regq[3]~31  = CARRY((\string4|filt0|Add2~6_combout  & (!\string4|filt0|Add1~6_combout  & !\string4|filt0|regq[2]~29 )) # (!\string4|filt0|Add2~6_combout  & ((!\string4|filt0|regq[2]~29 ) # (!\string4|filt0|Add1~6_combout ))))

	.dataa(\string4|filt0|Add2~6_combout ),
	.datab(\string4|filt0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[2]~29 ),
	.combout(\string4|filt0|regq[3]~30_combout ),
	.cout(\string4|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \string4|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
fiftyfivenm_lcell_comb \string4|filt0|regq[4]~32 (
// Equation(s):
// \string4|filt0|regq[4]~32_combout  = ((\string4|filt0|Add1~8_combout  $ (\string4|filt0|Add2~8_combout  $ (!\string4|filt0|regq[3]~31 )))) # (GND)
// \string4|filt0|regq[4]~33  = CARRY((\string4|filt0|Add1~8_combout  & ((\string4|filt0|Add2~8_combout ) # (!\string4|filt0|regq[3]~31 ))) # (!\string4|filt0|Add1~8_combout  & (\string4|filt0|Add2~8_combout  & !\string4|filt0|regq[3]~31 )))

	.dataa(\string4|filt0|Add1~8_combout ),
	.datab(\string4|filt0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[3]~31 ),
	.combout(\string4|filt0|regq[4]~32_combout ),
	.cout(\string4|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \string4|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
fiftyfivenm_lcell_comb \string4|filt0|regq[5]~34 (
// Equation(s):
// \string4|filt0|regq[5]~34_combout  = (\string4|filt0|Add1~10_combout  & ((\string4|filt0|Add2~10_combout  & (\string4|filt0|regq[4]~33  & VCC)) # (!\string4|filt0|Add2~10_combout  & (!\string4|filt0|regq[4]~33 )))) # (!\string4|filt0|Add1~10_combout  & 
// ((\string4|filt0|Add2~10_combout  & (!\string4|filt0|regq[4]~33 )) # (!\string4|filt0|Add2~10_combout  & ((\string4|filt0|regq[4]~33 ) # (GND)))))
// \string4|filt0|regq[5]~35  = CARRY((\string4|filt0|Add1~10_combout  & (!\string4|filt0|Add2~10_combout  & !\string4|filt0|regq[4]~33 )) # (!\string4|filt0|Add1~10_combout  & ((!\string4|filt0|regq[4]~33 ) # (!\string4|filt0|Add2~10_combout ))))

	.dataa(\string4|filt0|Add1~10_combout ),
	.datab(\string4|filt0|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[4]~33 ),
	.combout(\string4|filt0|regq[5]~34_combout ),
	.cout(\string4|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \string4|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N20
fiftyfivenm_lcell_comb \string4|filt0|regq[6]~36 (
// Equation(s):
// \string4|filt0|regq[6]~36_combout  = ((\string4|filt0|Add2~12_combout  $ (\string4|filt0|Add1~12_combout  $ (!\string4|filt0|regq[5]~35 )))) # (GND)
// \string4|filt0|regq[6]~37  = CARRY((\string4|filt0|Add2~12_combout  & ((\string4|filt0|Add1~12_combout ) # (!\string4|filt0|regq[5]~35 ))) # (!\string4|filt0|Add2~12_combout  & (\string4|filt0|Add1~12_combout  & !\string4|filt0|regq[5]~35 )))

	.dataa(\string4|filt0|Add2~12_combout ),
	.datab(\string4|filt0|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[5]~35 ),
	.combout(\string4|filt0|regq[6]~36_combout ),
	.cout(\string4|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \string4|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
fiftyfivenm_lcell_comb \string4|filt0|regq[7]~38 (
// Equation(s):
// \string4|filt0|regq[7]~38_combout  = (\string4|filt0|Add1~14_combout  & ((\string4|filt0|Add2~14_combout  & (\string4|filt0|regq[6]~37  & VCC)) # (!\string4|filt0|Add2~14_combout  & (!\string4|filt0|regq[6]~37 )))) # (!\string4|filt0|Add1~14_combout  & 
// ((\string4|filt0|Add2~14_combout  & (!\string4|filt0|regq[6]~37 )) # (!\string4|filt0|Add2~14_combout  & ((\string4|filt0|regq[6]~37 ) # (GND)))))
// \string4|filt0|regq[7]~39  = CARRY((\string4|filt0|Add1~14_combout  & (!\string4|filt0|Add2~14_combout  & !\string4|filt0|regq[6]~37 )) # (!\string4|filt0|Add1~14_combout  & ((!\string4|filt0|regq[6]~37 ) # (!\string4|filt0|Add2~14_combout ))))

	.dataa(\string4|filt0|Add1~14_combout ),
	.datab(\string4|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[6]~37 ),
	.combout(\string4|filt0|regq[7]~38_combout ),
	.cout(\string4|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \string4|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
fiftyfivenm_lcell_comb \string4|filt0|regq[8]~40 (
// Equation(s):
// \string4|filt0|regq[8]~40_combout  = ((\string4|filt0|Add1~16_combout  $ (\string4|filt0|Add2~16_combout  $ (!\string4|filt0|regq[7]~39 )))) # (GND)
// \string4|filt0|regq[8]~41  = CARRY((\string4|filt0|Add1~16_combout  & ((\string4|filt0|Add2~16_combout ) # (!\string4|filt0|regq[7]~39 ))) # (!\string4|filt0|Add1~16_combout  & (\string4|filt0|Add2~16_combout  & !\string4|filt0|regq[7]~39 )))

	.dataa(\string4|filt0|Add1~16_combout ),
	.datab(\string4|filt0|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[7]~39 ),
	.combout(\string4|filt0|regq[8]~40_combout ),
	.cout(\string4|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \string4|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
fiftyfivenm_lcell_comb \string4|filt0|regq[9]~42 (
// Equation(s):
// \string4|filt0|regq[9]~42_combout  = (\string4|filt0|Add1~18_combout  & ((\string4|filt0|Add2~18_combout  & (\string4|filt0|regq[8]~41  & VCC)) # (!\string4|filt0|Add2~18_combout  & (!\string4|filt0|regq[8]~41 )))) # (!\string4|filt0|Add1~18_combout  & 
// ((\string4|filt0|Add2~18_combout  & (!\string4|filt0|regq[8]~41 )) # (!\string4|filt0|Add2~18_combout  & ((\string4|filt0|regq[8]~41 ) # (GND)))))
// \string4|filt0|regq[9]~43  = CARRY((\string4|filt0|Add1~18_combout  & (!\string4|filt0|Add2~18_combout  & !\string4|filt0|regq[8]~41 )) # (!\string4|filt0|Add1~18_combout  & ((!\string4|filt0|regq[8]~41 ) # (!\string4|filt0|Add2~18_combout ))))

	.dataa(\string4|filt0|Add1~18_combout ),
	.datab(\string4|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[8]~41 ),
	.combout(\string4|filt0|regq[9]~42_combout ),
	.cout(\string4|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \string4|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
fiftyfivenm_lcell_comb \string4|filt0|regq[10]~44 (
// Equation(s):
// \string4|filt0|regq[10]~44_combout  = ((\string4|filt0|Add1~20_combout  $ (\string4|filt0|Add2~20_combout  $ (!\string4|filt0|regq[9]~43 )))) # (GND)
// \string4|filt0|regq[10]~45  = CARRY((\string4|filt0|Add1~20_combout  & ((\string4|filt0|Add2~20_combout ) # (!\string4|filt0|regq[9]~43 ))) # (!\string4|filt0|Add1~20_combout  & (\string4|filt0|Add2~20_combout  & !\string4|filt0|regq[9]~43 )))

	.dataa(\string4|filt0|Add1~20_combout ),
	.datab(\string4|filt0|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[9]~43 ),
	.combout(\string4|filt0|regq[10]~44_combout ),
	.cout(\string4|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \string4|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
fiftyfivenm_lcell_comb \string4|filt0|regq[11]~46 (
// Equation(s):
// \string4|filt0|regq[11]~46_combout  = (\string4|filt0|Add2~22_combout  & ((\string4|filt0|Add1~22_combout  & (\string4|filt0|regq[10]~45  & VCC)) # (!\string4|filt0|Add1~22_combout  & (!\string4|filt0|regq[10]~45 )))) # (!\string4|filt0|Add2~22_combout  & 
// ((\string4|filt0|Add1~22_combout  & (!\string4|filt0|regq[10]~45 )) # (!\string4|filt0|Add1~22_combout  & ((\string4|filt0|regq[10]~45 ) # (GND)))))
// \string4|filt0|regq[11]~47  = CARRY((\string4|filt0|Add2~22_combout  & (!\string4|filt0|Add1~22_combout  & !\string4|filt0|regq[10]~45 )) # (!\string4|filt0|Add2~22_combout  & ((!\string4|filt0|regq[10]~45 ) # (!\string4|filt0|Add1~22_combout ))))

	.dataa(\string4|filt0|Add2~22_combout ),
	.datab(\string4|filt0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[10]~45 ),
	.combout(\string4|filt0|regq[11]~46_combout ),
	.cout(\string4|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \string4|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
fiftyfivenm_lcell_comb \string4|filt0|regq[12]~48 (
// Equation(s):
// \string4|filt0|regq[12]~48_combout  = ((\string4|filt0|Add2~24_combout  $ (\string4|filt0|Add1~24_combout  $ (!\string4|filt0|regq[11]~47 )))) # (GND)
// \string4|filt0|regq[12]~49  = CARRY((\string4|filt0|Add2~24_combout  & ((\string4|filt0|Add1~24_combout ) # (!\string4|filt0|regq[11]~47 ))) # (!\string4|filt0|Add2~24_combout  & (\string4|filt0|Add1~24_combout  & !\string4|filt0|regq[11]~47 )))

	.dataa(\string4|filt0|Add2~24_combout ),
	.datab(\string4|filt0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[11]~47 ),
	.combout(\string4|filt0|regq[12]~48_combout ),
	.cout(\string4|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \string4|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N2
fiftyfivenm_lcell_comb \string4|filt0|regq[13]~50 (
// Equation(s):
// \string4|filt0|regq[13]~50_combout  = (\string4|filt0|Add1~26_combout  & ((\string4|filt0|Add2~26_combout  & (\string4|filt0|regq[12]~49  & VCC)) # (!\string4|filt0|Add2~26_combout  & (!\string4|filt0|regq[12]~49 )))) # (!\string4|filt0|Add1~26_combout  & 
// ((\string4|filt0|Add2~26_combout  & (!\string4|filt0|regq[12]~49 )) # (!\string4|filt0|Add2~26_combout  & ((\string4|filt0|regq[12]~49 ) # (GND)))))
// \string4|filt0|regq[13]~51  = CARRY((\string4|filt0|Add1~26_combout  & (!\string4|filt0|Add2~26_combout  & !\string4|filt0|regq[12]~49 )) # (!\string4|filt0|Add1~26_combout  & ((!\string4|filt0|regq[12]~49 ) # (!\string4|filt0|Add2~26_combout ))))

	.dataa(\string4|filt0|Add1~26_combout ),
	.datab(\string4|filt0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[12]~49 ),
	.combout(\string4|filt0|regq[13]~50_combout ),
	.cout(\string4|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \string4|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
fiftyfivenm_lcell_comb \string4|filt0|del~14 (
// Equation(s):
// \string4|filt0|del~14_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~14 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N5
dffeas \string4|filt0|del[0][16] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][16] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
fiftyfivenm_lcell_comb \string4|filt0|del~15 (
// Equation(s):
// \string4|filt0|del~15_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][16]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~15 .lut_mask = 16'hF000;
defparam \string4|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \string4|filt0|del[1][16] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][16] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
fiftyfivenm_lcell_comb \string4|filt0|Add1~28 (
// Equation(s):
// \string4|filt0|Add1~28_combout  = ((\string4|filt0|del[1][16]~q  $ (\string4|filt0|del[0][16]~q  $ (!\string4|filt0|Add1~27 )))) # (GND)
// \string4|filt0|Add1~29  = CARRY((\string4|filt0|del[1][16]~q  & ((\string4|filt0|del[0][16]~q ) # (!\string4|filt0|Add1~27 ))) # (!\string4|filt0|del[1][16]~q  & (\string4|filt0|del[0][16]~q  & !\string4|filt0|Add1~27 )))

	.dataa(\string4|filt0|del[1][16]~q ),
	.datab(\string4|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~27 ),
	.combout(\string4|filt0|Add1~28_combout ),
	.cout(\string4|filt0|Add1~29 ));
// synopsys translate_off
defparam \string4|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N24
fiftyfivenm_lcell_comb \string4|filt0|del~58 (
// Equation(s):
// \string4|filt0|del~58_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][16]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[1][16]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~58 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N25
dffeas \string4|filt0|del[2][16] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][16] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N30
fiftyfivenm_lcell_comb \string4|filt0|del~59 (
// Equation(s):
// \string4|filt0|del~59_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][16]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][16]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~59 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N31
dffeas \string4|filt0|del[3][16] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][16] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
fiftyfivenm_lcell_comb \string4|filt0|Add2~28 (
// Equation(s):
// \string4|filt0|Add2~28_combout  = ((\string4|filt0|del[3][16]~q  $ (\string4|filt0|del[2][16]~q  $ (!\string4|filt0|Add2~27 )))) # (GND)
// \string4|filt0|Add2~29  = CARRY((\string4|filt0|del[3][16]~q  & ((\string4|filt0|del[2][16]~q ) # (!\string4|filt0|Add2~27 ))) # (!\string4|filt0|del[3][16]~q  & (\string4|filt0|del[2][16]~q  & !\string4|filt0|Add2~27 )))

	.dataa(\string4|filt0|del[3][16]~q ),
	.datab(\string4|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~27 ),
	.combout(\string4|filt0|Add2~28_combout ),
	.cout(\string4|filt0|Add2~29 ));
// synopsys translate_off
defparam \string4|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N4
fiftyfivenm_lcell_comb \string4|filt0|regq[14]~52 (
// Equation(s):
// \string4|filt0|regq[14]~52_combout  = ((\string4|filt0|Add1~28_combout  $ (\string4|filt0|Add2~28_combout  $ (!\string4|filt0|regq[13]~51 )))) # (GND)
// \string4|filt0|regq[14]~53  = CARRY((\string4|filt0|Add1~28_combout  & ((\string4|filt0|Add2~28_combout ) # (!\string4|filt0|regq[13]~51 ))) # (!\string4|filt0|Add1~28_combout  & (\string4|filt0|Add2~28_combout  & !\string4|filt0|regq[13]~51 )))

	.dataa(\string4|filt0|Add1~28_combout ),
	.datab(\string4|filt0|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[13]~51 ),
	.combout(\string4|filt0|regq[14]~52_combout ),
	.cout(\string4|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \string4|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
fiftyfivenm_lcell_comb \string4|filt0|del~12 (
// Equation(s):
// \string4|filt0|del~12_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\string4|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~12 .lut_mask = 16'hF000;
defparam \string4|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N13
dffeas \string4|filt0|del[0][17] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][17] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
fiftyfivenm_lcell_comb \string4|filt0|del~13 (
// Equation(s):
// \string4|filt0|del~13_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][17]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][17]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~13 .lut_mask = 16'hF000;
defparam \string4|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N23
dffeas \string4|filt0|del[1][17] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][17] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
fiftyfivenm_lcell_comb \string4|filt0|del~56 (
// Equation(s):
// \string4|filt0|del~56_combout  = (\string4|filt0|del[1][17]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[1][17]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~56 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \string4|filt0|del[2][17] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][17] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N26
fiftyfivenm_lcell_comb \string4|filt0|del~57 (
// Equation(s):
// \string4|filt0|del~57_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][17]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[2][17]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~57 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N27
dffeas \string4|filt0|del[3][17] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][17] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
fiftyfivenm_lcell_comb \string4|filt0|Add2~30 (
// Equation(s):
// \string4|filt0|Add2~30_combout  = (\string4|filt0|del[3][17]~q  & ((\string4|filt0|del[2][17]~q  & (\string4|filt0|Add2~29  & VCC)) # (!\string4|filt0|del[2][17]~q  & (!\string4|filt0|Add2~29 )))) # (!\string4|filt0|del[3][17]~q  & 
// ((\string4|filt0|del[2][17]~q  & (!\string4|filt0|Add2~29 )) # (!\string4|filt0|del[2][17]~q  & ((\string4|filt0|Add2~29 ) # (GND)))))
// \string4|filt0|Add2~31  = CARRY((\string4|filt0|del[3][17]~q  & (!\string4|filt0|del[2][17]~q  & !\string4|filt0|Add2~29 )) # (!\string4|filt0|del[3][17]~q  & ((!\string4|filt0|Add2~29 ) # (!\string4|filt0|del[2][17]~q ))))

	.dataa(\string4|filt0|del[3][17]~q ),
	.datab(\string4|filt0|del[2][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~29 ),
	.combout(\string4|filt0|Add2~30_combout ),
	.cout(\string4|filt0|Add2~31 ));
// synopsys translate_off
defparam \string4|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
fiftyfivenm_lcell_comb \string4|filt0|Add1~30 (
// Equation(s):
// \string4|filt0|Add1~30_combout  = (\string4|filt0|del[0][17]~q  & ((\string4|filt0|del[1][17]~q  & (\string4|filt0|Add1~29  & VCC)) # (!\string4|filt0|del[1][17]~q  & (!\string4|filt0|Add1~29 )))) # (!\string4|filt0|del[0][17]~q  & 
// ((\string4|filt0|del[1][17]~q  & (!\string4|filt0|Add1~29 )) # (!\string4|filt0|del[1][17]~q  & ((\string4|filt0|Add1~29 ) # (GND)))))
// \string4|filt0|Add1~31  = CARRY((\string4|filt0|del[0][17]~q  & (!\string4|filt0|del[1][17]~q  & !\string4|filt0|Add1~29 )) # (!\string4|filt0|del[0][17]~q  & ((!\string4|filt0|Add1~29 ) # (!\string4|filt0|del[1][17]~q ))))

	.dataa(\string4|filt0|del[0][17]~q ),
	.datab(\string4|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~29 ),
	.combout(\string4|filt0|Add1~30_combout ),
	.cout(\string4|filt0|Add1~31 ));
// synopsys translate_off
defparam \string4|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N6
fiftyfivenm_lcell_comb \string4|filt0|regq[15]~54 (
// Equation(s):
// \string4|filt0|regq[15]~54_combout  = (\string4|filt0|Add2~30_combout  & ((\string4|filt0|Add1~30_combout  & (\string4|filt0|regq[14]~53  & VCC)) # (!\string4|filt0|Add1~30_combout  & (!\string4|filt0|regq[14]~53 )))) # (!\string4|filt0|Add2~30_combout  & 
// ((\string4|filt0|Add1~30_combout  & (!\string4|filt0|regq[14]~53 )) # (!\string4|filt0|Add1~30_combout  & ((\string4|filt0|regq[14]~53 ) # (GND)))))
// \string4|filt0|regq[15]~55  = CARRY((\string4|filt0|Add2~30_combout  & (!\string4|filt0|Add1~30_combout  & !\string4|filt0|regq[14]~53 )) # (!\string4|filt0|Add2~30_combout  & ((!\string4|filt0|regq[14]~53 ) # (!\string4|filt0|Add1~30_combout ))))

	.dataa(\string4|filt0|Add2~30_combout ),
	.datab(\string4|filt0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[14]~53 ),
	.combout(\string4|filt0|regq[15]~54_combout ),
	.cout(\string4|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \string4|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
fiftyfivenm_lcell_comb \string4|filt0|del~55 (
// Equation(s):
// \string4|filt0|del~55_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][18]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[2][18]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~55 .lut_mask = 16'hF000;
defparam \string4|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \string4|filt0|del[3][18] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][18] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
fiftyfivenm_lcell_comb \string4|filt0|Add2~32 (
// Equation(s):
// \string4|filt0|Add2~32_combout  = ((\string4|filt0|del[2][18]~q  $ (\string4|filt0|del[3][18]~q  $ (!\string4|filt0|Add2~31 )))) # (GND)
// \string4|filt0|Add2~33  = CARRY((\string4|filt0|del[2][18]~q  & ((\string4|filt0|del[3][18]~q ) # (!\string4|filt0|Add2~31 ))) # (!\string4|filt0|del[2][18]~q  & (\string4|filt0|del[3][18]~q  & !\string4|filt0|Add2~31 )))

	.dataa(\string4|filt0|del[2][18]~q ),
	.datab(\string4|filt0|del[3][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~31 ),
	.combout(\string4|filt0|Add2~32_combout ),
	.cout(\string4|filt0|Add2~33 ));
// synopsys translate_off
defparam \string4|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
fiftyfivenm_lcell_comb \string4|filt0|Add1~32 (
// Equation(s):
// \string4|filt0|Add1~32_combout  = ((\string4|filt0|del[0][18]~q  $ (\string4|filt0|del[1][18]~q  $ (!\string4|filt0|Add1~31 )))) # (GND)
// \string4|filt0|Add1~33  = CARRY((\string4|filt0|del[0][18]~q  & ((\string4|filt0|del[1][18]~q ) # (!\string4|filt0|Add1~31 ))) # (!\string4|filt0|del[0][18]~q  & (\string4|filt0|del[1][18]~q  & !\string4|filt0|Add1~31 )))

	.dataa(\string4|filt0|del[0][18]~q ),
	.datab(\string4|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~31 ),
	.combout(\string4|filt0|Add1~32_combout ),
	.cout(\string4|filt0|Add1~33 ));
// synopsys translate_off
defparam \string4|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N8
fiftyfivenm_lcell_comb \string4|filt0|regq[16]~56 (
// Equation(s):
// \string4|filt0|regq[16]~56_combout  = ((\string4|filt0|Add2~32_combout  $ (\string4|filt0|Add1~32_combout  $ (!\string4|filt0|regq[15]~55 )))) # (GND)
// \string4|filt0|regq[16]~57  = CARRY((\string4|filt0|Add2~32_combout  & ((\string4|filt0|Add1~32_combout ) # (!\string4|filt0|regq[15]~55 ))) # (!\string4|filt0|Add2~32_combout  & (\string4|filt0|Add1~32_combout  & !\string4|filt0|regq[15]~55 )))

	.dataa(\string4|filt0|Add2~32_combout ),
	.datab(\string4|filt0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[15]~55 ),
	.combout(\string4|filt0|regq[16]~56_combout ),
	.cout(\string4|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \string4|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
fiftyfivenm_lcell_comb \string4|filt0|Add2~34 (
// Equation(s):
// \string4|filt0|Add2~34_combout  = (\string4|filt0|del[2][19]~q  & ((\string4|filt0|del[3][19]~q  & (\string4|filt0|Add2~33  & VCC)) # (!\string4|filt0|del[3][19]~q  & (!\string4|filt0|Add2~33 )))) # (!\string4|filt0|del[2][19]~q  & 
// ((\string4|filt0|del[3][19]~q  & (!\string4|filt0|Add2~33 )) # (!\string4|filt0|del[3][19]~q  & ((\string4|filt0|Add2~33 ) # (GND)))))
// \string4|filt0|Add2~35  = CARRY((\string4|filt0|del[2][19]~q  & (!\string4|filt0|del[3][19]~q  & !\string4|filt0|Add2~33 )) # (!\string4|filt0|del[2][19]~q  & ((!\string4|filt0|Add2~33 ) # (!\string4|filt0|del[3][19]~q ))))

	.dataa(\string4|filt0|del[2][19]~q ),
	.datab(\string4|filt0|del[3][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~33 ),
	.combout(\string4|filt0|Add2~34_combout ),
	.cout(\string4|filt0|Add2~35 ));
// synopsys translate_off
defparam \string4|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
fiftyfivenm_lcell_comb \string4|filt0|Add1~34 (
// Equation(s):
// \string4|filt0|Add1~34_combout  = (\string4|filt0|del[1][19]~q  & ((\string4|filt0|del[0][19]~q  & (\string4|filt0|Add1~33  & VCC)) # (!\string4|filt0|del[0][19]~q  & (!\string4|filt0|Add1~33 )))) # (!\string4|filt0|del[1][19]~q  & 
// ((\string4|filt0|del[0][19]~q  & (!\string4|filt0|Add1~33 )) # (!\string4|filt0|del[0][19]~q  & ((\string4|filt0|Add1~33 ) # (GND)))))
// \string4|filt0|Add1~35  = CARRY((\string4|filt0|del[1][19]~q  & (!\string4|filt0|del[0][19]~q  & !\string4|filt0|Add1~33 )) # (!\string4|filt0|del[1][19]~q  & ((!\string4|filt0|Add1~33 ) # (!\string4|filt0|del[0][19]~q ))))

	.dataa(\string4|filt0|del[1][19]~q ),
	.datab(\string4|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~33 ),
	.combout(\string4|filt0|Add1~34_combout ),
	.cout(\string4|filt0|Add1~35 ));
// synopsys translate_off
defparam \string4|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N10
fiftyfivenm_lcell_comb \string4|filt0|regq[17]~58 (
// Equation(s):
// \string4|filt0|regq[17]~58_combout  = (\string4|filt0|Add2~34_combout  & ((\string4|filt0|Add1~34_combout  & (\string4|filt0|regq[16]~57  & VCC)) # (!\string4|filt0|Add1~34_combout  & (!\string4|filt0|regq[16]~57 )))) # (!\string4|filt0|Add2~34_combout  & 
// ((\string4|filt0|Add1~34_combout  & (!\string4|filt0|regq[16]~57 )) # (!\string4|filt0|Add1~34_combout  & ((\string4|filt0|regq[16]~57 ) # (GND)))))
// \string4|filt0|regq[17]~59  = CARRY((\string4|filt0|Add2~34_combout  & (!\string4|filt0|Add1~34_combout  & !\string4|filt0|regq[16]~57 )) # (!\string4|filt0|Add2~34_combout  & ((!\string4|filt0|regq[16]~57 ) # (!\string4|filt0|Add1~34_combout ))))

	.dataa(\string4|filt0|Add2~34_combout ),
	.datab(\string4|filt0|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[16]~57 ),
	.combout(\string4|filt0|regq[17]~58_combout ),
	.cout(\string4|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \string4|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y29_N0
fiftyfivenm_mac_mult \string4|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string4|filt0|regq[17]~58_combout ,\string4|filt0|regq[16]~56_combout ,\string4|filt0|regq[15]~54_combout ,\string4|filt0|regq[14]~52_combout ,\string4|filt0|regq[13]~50_combout ,\string4|filt0|regq[12]~48_combout ,\string4|filt0|regq[11]~46_combout ,
\string4|filt0|regq[10]~44_combout ,\string4|filt0|regq[9]~42_combout ,\string4|filt0|regq[8]~40_combout ,\string4|filt0|regq[7]~38_combout ,\string4|filt0|regq[6]~36_combout ,\string4|filt0|regq[5]~34_combout ,\string4|filt0|regq[4]~32_combout ,
\string4|filt0|regq[3]~30_combout ,\string4|filt0|regq[2]~28_combout ,\string4|filt0|regq[1]~26_combout ,\string4|filt0|regq[0]~24_combout }),
	.datab({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string4|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \string4|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \string4|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \string4|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \string4|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \string4|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y29_N2
fiftyfivenm_mac_out \string4|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string4|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\string4|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\string4|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\string4|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\string4|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\string4|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\string4|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\string4|Mult1|auto_generated|mac_mult1~dataout ,\string4|Mult1|auto_generated|mac_mult1~4 ,\string4|Mult1|auto_generated|mac_mult1~3 ,\string4|Mult1|auto_generated|mac_mult1~2 ,\string4|Mult1|auto_generated|mac_mult1~1 ,
\string4|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string4|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \string4|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~0_combout  = (\string4|Mult1|auto_generated|mac_out2~DATAOUT18  & (\string4|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\string4|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \string4|Mult1|auto_generated|op_1~1  = CARRY((\string4|Mult1|auto_generated|mac_out2~DATAOUT18  & \string4|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\string4|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\string4|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string4|Mult1|auto_generated|op_1~0_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string4|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~2_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT19  & (\string4|Mult1|auto_generated|op_1~1  & VCC)) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT19  
// & (!\string4|Mult1|auto_generated|op_1~1 )))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\string4|Mult1|auto_generated|op_1~1 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((\string4|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \string4|Mult1|auto_generated|op_1~3  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\string4|Mult1|auto_generated|mac_out2~DATAOUT19  & !\string4|Mult1|auto_generated|op_1~1 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((!\string4|Mult1|auto_generated|op_1~1 ) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~1 ),
	.combout(\string4|Mult1|auto_generated|op_1~2_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string4|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~4_combout  = ((\string4|Mult1|auto_generated|mac_out4~DATAOUT2  $ (\string4|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\string4|Mult1|auto_generated|op_1~3 )))) # (GND)
// \string4|Mult1|auto_generated|op_1~5  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT2  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\string4|Mult1|auto_generated|op_1~3 ))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT2  & 
// (\string4|Mult1|auto_generated|mac_out2~DATAOUT20  & !\string4|Mult1|auto_generated|op_1~3 )))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~3 ),
	.combout(\string4|Mult1|auto_generated|op_1~4_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string4|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~6_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT21  & (\string4|Mult1|auto_generated|op_1~5  & VCC)) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT21  
// & (!\string4|Mult1|auto_generated|op_1~5 )))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\string4|Mult1|auto_generated|op_1~5 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((\string4|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \string4|Mult1|auto_generated|op_1~7  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\string4|Mult1|auto_generated|mac_out2~DATAOUT21  & !\string4|Mult1|auto_generated|op_1~5 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((!\string4|Mult1|auto_generated|op_1~5 ) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~5 ),
	.combout(\string4|Mult1|auto_generated|op_1~6_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string4|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~8_combout  = ((\string4|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\string4|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\string4|Mult1|auto_generated|op_1~7 )))) # (GND)
// \string4|Mult1|auto_generated|op_1~9  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\string4|Mult1|auto_generated|op_1~7 ))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\string4|Mult1|auto_generated|mac_out2~DATAOUT22  & !\string4|Mult1|auto_generated|op_1~7 )))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~7 ),
	.combout(\string4|Mult1|auto_generated|op_1~8_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string4|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~10_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT23  & (\string4|Mult1|auto_generated|op_1~9  & VCC)) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT23  
// & (!\string4|Mult1|auto_generated|op_1~9 )))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\string4|Mult1|auto_generated|op_1~9 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((\string4|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \string4|Mult1|auto_generated|op_1~11  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\string4|Mult1|auto_generated|mac_out2~DATAOUT23  & !\string4|Mult1|auto_generated|op_1~9 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((!\string4|Mult1|auto_generated|op_1~9 ) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~9 ),
	.combout(\string4|Mult1|auto_generated|op_1~10_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string4|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~12_combout  = ((\string4|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\string4|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\string4|Mult1|auto_generated|op_1~11 )))) # (GND)
// \string4|Mult1|auto_generated|op_1~13  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\string4|Mult1|auto_generated|op_1~11 ))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\string4|Mult1|auto_generated|mac_out2~DATAOUT24  & !\string4|Mult1|auto_generated|op_1~11 )))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~11 ),
	.combout(\string4|Mult1|auto_generated|op_1~12_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string4|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~14_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT25  & (\string4|Mult1|auto_generated|op_1~13  & VCC)) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT25 
//  & (!\string4|Mult1|auto_generated|op_1~13 )))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\string4|Mult1|auto_generated|op_1~13 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\string4|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \string4|Mult1|auto_generated|op_1~15  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\string4|Mult1|auto_generated|mac_out2~DATAOUT25  & !\string4|Mult1|auto_generated|op_1~13 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\string4|Mult1|auto_generated|op_1~13 ) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~13 ),
	.combout(\string4|Mult1|auto_generated|op_1~14_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string4|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~16_combout  = ((\string4|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\string4|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\string4|Mult1|auto_generated|op_1~15 )))) # (GND)
// \string4|Mult1|auto_generated|op_1~17  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\string4|Mult1|auto_generated|op_1~15 ))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\string4|Mult1|auto_generated|mac_out2~DATAOUT26  & !\string4|Mult1|auto_generated|op_1~15 )))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~15 ),
	.combout(\string4|Mult1|auto_generated|op_1~16_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string4|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout  = (\string4|KP_state.10~q  & (\string4|Mult1|auto_generated|op_1~16_combout )) # (!\string4|KP_state.10~q  & 
// ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )))

	.dataa(gnd),
	.datab(\string4|KP_state.10~q ),
	.datac(\string4|Mult1|auto_generated|op_1~16_combout ),
	.datad(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 16'hF3C0;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \string4|d[14] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[14] .is_wysiwyg = "true";
defparam \string4|d[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string4|d [14],\string4|d [13],\string4|d [12],\string4|d [11],\string4|d [10],\string4|d [9],\string4|d [8],\string4|d [7],\string4|d [6]}),
	.portaaddr({\string4|wr_ptr [9],\string4|wr_ptr [8],\string4|wr_ptr [7],\string4|wr_ptr [6],\string4|wr_ptr [5],\string4|wr_ptr [4],\string4|wr_ptr [3],\string4|wr_ptr [2],\string4|wr_ptr [1],\string4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string4|wr_ptr [9],\string4|wr_ptr [8],\string4|wr_ptr [7],\string4|wr_ptr [6],\string4|wr_ptr [5],\string4|wr_ptr [4],\string4|wr_ptr [3],\string4|wr_ptr [2],\string4|wr_ptr [1],\string4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
fiftyfivenm_lcell_comb \string4|filt0|del~18 (
// Equation(s):
// \string4|filt0|del~18_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~18 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N21
dffeas \string4|filt0|del[0][14] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][14] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
fiftyfivenm_lcell_comb \string4|filt0|del~19 (
// Equation(s):
// \string4|filt0|del~19_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][14]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~19 .lut_mask = 16'hF000;
defparam \string4|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N11
dffeas \string4|filt0|del[1][14] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][14] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
fiftyfivenm_lcell_comb \string4|filt0|del~62 (
// Equation(s):
// \string4|filt0|del~62_combout  = (\string4|filt0|del[1][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|filt0|del[1][14]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~62 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \string4|filt0|del[2][14] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][14] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
fiftyfivenm_lcell_comb \string4|filt0|del~63 (
// Equation(s):
// \string4|filt0|del~63_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[2][14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[2][14]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~63 .lut_mask = 16'hF000;
defparam \string4|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \string4|filt0|del[3][14] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][14] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~14_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(\string4|Mult1|auto_generated|op_1~14_combout ),
	.datad(\string4|KP_state.10~q ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'hF0CC;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N29
dffeas \string4|d[13] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[13] .is_wysiwyg = "true";
defparam \string4|d[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
fiftyfivenm_lcell_comb \string4|filt0|del~20 (
// Equation(s):
// \string4|filt0|del~20_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\string4|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~20 .lut_mask = 16'hF000;
defparam \string4|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N21
dffeas \string4|filt0|del[0][13] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][13] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
fiftyfivenm_lcell_comb \string4|filt0|del~21 (
// Equation(s):
// \string4|filt0|del~21_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][13]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~21 .lut_mask = 16'hF000;
defparam \string4|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \string4|filt0|del[1][13] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][13] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
fiftyfivenm_lcell_comb \string4|filt0|del~64 (
// Equation(s):
// \string4|filt0|del~64_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][13]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~64 .lut_mask = 16'hF000;
defparam \string4|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \string4|filt0|del[2][13] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][13] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout  = (\string4|KP_state.10~q  & (\string4|Mult1|auto_generated|op_1~12_combout )) # (!\string4|KP_state.10~q  & 
// ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult1|auto_generated|op_1~12_combout ),
	.datad(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .lut_mask = 16'hF5A0;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N23
dffeas \string4|d[12] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[12] .is_wysiwyg = "true";
defparam \string4|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
fiftyfivenm_lcell_comb \string4|filt0|del~24 (
// Equation(s):
// \string4|filt0|del~24_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\string4|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~24 .lut_mask = 16'hF000;
defparam \string4|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N7
dffeas \string4|filt0|del[0][11] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][11] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
fiftyfivenm_lcell_comb \string4|filt0|del~25 (
// Equation(s):
// \string4|filt0|del~25_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][11]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~25 .lut_mask = 16'hF000;
defparam \string4|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \string4|filt0|del[1][11] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][11] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~10_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\string4|KP_state.10~q ),
	.datad(\string4|Mult1|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'hFC0C;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N3
dffeas \string4|d[11] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[11] .is_wysiwyg = "true";
defparam \string4|d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
fiftyfivenm_lcell_comb \string4|filt0|del~26 (
// Equation(s):
// \string4|filt0|del~26_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\string4|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~26 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \string4|filt0|del[0][10] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][10] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
fiftyfivenm_lcell_comb \string4|filt0|del~27 (
// Equation(s):
// \string4|filt0|del~27_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][10]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[0][10]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~27 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \string4|filt0|del[1][10] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][10] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~18_combout  = (\string4|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT27  & (\string4|Mult1|auto_generated|op_1~17  & VCC)) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT27 
//  & (!\string4|Mult1|auto_generated|op_1~17 )))) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\string4|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\string4|Mult1|auto_generated|op_1~17 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\string4|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \string4|Mult1|auto_generated|op_1~19  = CARRY((\string4|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\string4|Mult1|auto_generated|mac_out2~DATAOUT27  & !\string4|Mult1|auto_generated|op_1~17 )) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((!\string4|Mult1|auto_generated|op_1~17 ) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\string4|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~17 ),
	.combout(\string4|Mult1|auto_generated|op_1~18_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string4|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~20_combout  = ((\string4|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\string4|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\string4|Mult1|auto_generated|op_1~19 )))) # (GND)
// \string4|Mult1|auto_generated|op_1~21  = CARRY((\string4|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\string4|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\string4|Mult1|auto_generated|op_1~19 ))) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\string4|Mult1|auto_generated|mac_out4~DATAOUT10  & !\string4|Mult1|auto_generated|op_1~19 )))

	.dataa(\string4|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\string4|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~19 ),
	.combout(\string4|Mult1|auto_generated|op_1~20_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string4|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~22_combout  = (\string4|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string4|Mult1|auto_generated|mac_out4~DATAOUT11  & (\string4|Mult1|auto_generated|op_1~21  & VCC)) # 
// (!\string4|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string4|Mult1|auto_generated|op_1~21 )))) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string4|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string4|Mult1|auto_generated|op_1~21 )) # 
// (!\string4|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\string4|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \string4|Mult1|auto_generated|op_1~23  = CARRY((\string4|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\string4|Mult1|auto_generated|mac_out4~DATAOUT11  & !\string4|Mult1|auto_generated|op_1~21 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\string4|Mult1|auto_generated|op_1~21 ) # (!\string4|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\string4|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~21 ),
	.combout(\string4|Mult1|auto_generated|op_1~22_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string4|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~24_combout  = ((\string4|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\string4|Mult1|auto_generated|op_2~0_combout  $ (\string4|Mult1|auto_generated|op_1~23 )))) # (GND)
// \string4|Mult1|auto_generated|op_1~25  = CARRY((\string4|Mult1|auto_generated|mac_out2~DATAOUT30  & (\string4|Mult1|auto_generated|op_2~0_combout  & !\string4|Mult1|auto_generated|op_1~23 )) # (!\string4|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\string4|Mult1|auto_generated|op_2~0_combout ) # (!\string4|Mult1|auto_generated|op_1~23 ))))

	.dataa(\string4|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\string4|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~23 ),
	.combout(\string4|Mult1|auto_generated|op_1~24_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \string4|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \string4|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \string4|Mult1|auto_generated|op_1~26_combout  = (\string4|Mult1|auto_generated|op_2~2_combout  & (\string4|Mult1|auto_generated|op_1~25  & VCC)) # (!\string4|Mult1|auto_generated|op_2~2_combout  & (!\string4|Mult1|auto_generated|op_1~25 ))
// \string4|Mult1|auto_generated|op_1~27  = CARRY((!\string4|Mult1|auto_generated|op_2~2_combout  & !\string4|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\string4|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|Mult1|auto_generated|op_1~25 ),
	.combout(\string4|Mult1|auto_generated|op_1~26_combout ),
	.cout(\string4|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string4|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \string4|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~28_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.datad(\string4|Mult1|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .lut_mask = 16'hFA50;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N7
dffeas \string4|d[20] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[20] .is_wysiwyg = "true";
defparam \string4|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
fiftyfivenm_lcell_comb \string4|filt0|del~10 (
// Equation(s):
// \string4|filt0|del~10_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\string4|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~10 .lut_mask = 16'hF000;
defparam \string4|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \string4|filt0|del[0][18] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][18] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
fiftyfivenm_lcell_comb \string4|filt0|del~11 (
// Equation(s):
// \string4|filt0|del~11_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][18]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][18]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~11 .lut_mask = 16'hF000;
defparam \string4|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \string4|filt0|del[1][18] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][18] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
fiftyfivenm_lcell_comb \string4|filt0|del~54 (
// Equation(s):
// \string4|filt0|del~54_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][18]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][18]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~54 .lut_mask = 16'hF000;
defparam \string4|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N7
dffeas \string4|filt0|del[2][18] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][18] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
fiftyfivenm_lcell_comb \string4|filt0|Add2~36 (
// Equation(s):
// \string4|filt0|Add2~36_combout  = ((\string4|filt0|del[2][20]~q  $ (\string4|filt0|del[3][20]~q  $ (!\string4|filt0|Add2~35 )))) # (GND)
// \string4|filt0|Add2~37  = CARRY((\string4|filt0|del[2][20]~q  & ((\string4|filt0|del[3][20]~q ) # (!\string4|filt0|Add2~35 ))) # (!\string4|filt0|del[2][20]~q  & (\string4|filt0|del[3][20]~q  & !\string4|filt0|Add2~35 )))

	.dataa(\string4|filt0|del[2][20]~q ),
	.datab(\string4|filt0|del[3][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~35 ),
	.combout(\string4|filt0|Add2~36_combout ),
	.cout(\string4|filt0|Add2~37 ));
// synopsys translate_off
defparam \string4|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
fiftyfivenm_lcell_comb \string4|filt0|Add2~38 (
// Equation(s):
// \string4|filt0|Add2~38_combout  = (\string4|filt0|del[3][21]~q  & ((\string4|filt0|del[2][21]~q  & (\string4|filt0|Add2~37  & VCC)) # (!\string4|filt0|del[2][21]~q  & (!\string4|filt0|Add2~37 )))) # (!\string4|filt0|del[3][21]~q  & 
// ((\string4|filt0|del[2][21]~q  & (!\string4|filt0|Add2~37 )) # (!\string4|filt0|del[2][21]~q  & ((\string4|filt0|Add2~37 ) # (GND)))))
// \string4|filt0|Add2~39  = CARRY((\string4|filt0|del[3][21]~q  & (!\string4|filt0|del[2][21]~q  & !\string4|filt0|Add2~37 )) # (!\string4|filt0|del[3][21]~q  & ((!\string4|filt0|Add2~37 ) # (!\string4|filt0|del[2][21]~q ))))

	.dataa(\string4|filt0|del[3][21]~q ),
	.datab(\string4|filt0|del[2][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~37 ),
	.combout(\string4|filt0|Add2~38_combout ),
	.cout(\string4|filt0|Add2~39 ));
// synopsys translate_off
defparam \string4|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
fiftyfivenm_lcell_comb \string4|filt0|Add2~40 (
// Equation(s):
// \string4|filt0|Add2~40_combout  = ((\string4|filt0|del[2][22]~q  $ (\string4|filt0|del[3][22]~q  $ (!\string4|filt0|Add2~39 )))) # (GND)
// \string4|filt0|Add2~41  = CARRY((\string4|filt0|del[2][22]~q  & ((\string4|filt0|del[3][22]~q ) # (!\string4|filt0|Add2~39 ))) # (!\string4|filt0|del[2][22]~q  & (\string4|filt0|del[3][22]~q  & !\string4|filt0|Add2~39 )))

	.dataa(\string4|filt0|del[2][22]~q ),
	.datab(\string4|filt0|del[3][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~39 ),
	.combout(\string4|filt0|Add2~40_combout ),
	.cout(\string4|filt0|Add2~41 ));
// synopsys translate_off
defparam \string4|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \string4|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
fiftyfivenm_lcell_comb \string4|filt0|Add2~42 (
// Equation(s):
// \string4|filt0|Add2~42_combout  = (\string4|filt0|del[2][23]~q  & ((\string4|filt0|del[3][23]~q  & (\string4|filt0|Add2~41  & VCC)) # (!\string4|filt0|del[3][23]~q  & (!\string4|filt0|Add2~41 )))) # (!\string4|filt0|del[2][23]~q  & 
// ((\string4|filt0|del[3][23]~q  & (!\string4|filt0|Add2~41 )) # (!\string4|filt0|del[3][23]~q  & ((\string4|filt0|Add2~41 ) # (GND)))))
// \string4|filt0|Add2~43  = CARRY((\string4|filt0|del[2][23]~q  & (!\string4|filt0|del[3][23]~q  & !\string4|filt0|Add2~41 )) # (!\string4|filt0|del[2][23]~q  & ((!\string4|filt0|Add2~41 ) # (!\string4|filt0|del[3][23]~q ))))

	.dataa(\string4|filt0|del[2][23]~q ),
	.datab(\string4|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add2~41 ),
	.combout(\string4|filt0|Add2~42_combout ),
	.cout(\string4|filt0|Add2~43 ));
// synopsys translate_off
defparam \string4|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \string4|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
fiftyfivenm_lcell_comb \string4|filt0|Add2~44 (
// Equation(s):
// \string4|filt0|Add2~44_combout  = \string4|filt0|del[2][23]~q  $ (\string4|filt0|Add2~43  $ (!\string4|filt0|del[3][23]~q ))

	.dataa(\string4|filt0|del[2][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|filt0|del[3][23]~q ),
	.cin(\string4|filt0|Add2~43 ),
	.combout(\string4|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|Add2~44 .lut_mask = 16'h5AA5;
defparam \string4|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
fiftyfivenm_lcell_comb \string4|filt0|Add1~40 (
// Equation(s):
// \string4|filt0|Add1~40_combout  = ((\string4|filt0|del[0][22]~q  $ (\string4|filt0|del[1][22]~q  $ (!\string4|filt0|Add1~39 )))) # (GND)
// \string4|filt0|Add1~41  = CARRY((\string4|filt0|del[0][22]~q  & ((\string4|filt0|del[1][22]~q ) # (!\string4|filt0|Add1~39 ))) # (!\string4|filt0|del[0][22]~q  & (\string4|filt0|del[1][22]~q  & !\string4|filt0|Add1~39 )))

	.dataa(\string4|filt0|del[0][22]~q ),
	.datab(\string4|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~39 ),
	.combout(\string4|filt0|Add1~40_combout ),
	.cout(\string4|filt0|Add1~41 ));
// synopsys translate_off
defparam \string4|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
fiftyfivenm_lcell_comb \string4|filt0|Add1~38 (
// Equation(s):
// \string4|filt0|Add1~38_combout  = (\string4|filt0|del[0][21]~q  & ((\string4|filt0|del[1][21]~q  & (\string4|filt0|Add1~37  & VCC)) # (!\string4|filt0|del[1][21]~q  & (!\string4|filt0|Add1~37 )))) # (!\string4|filt0|del[0][21]~q  & 
// ((\string4|filt0|del[1][21]~q  & (!\string4|filt0|Add1~37 )) # (!\string4|filt0|del[1][21]~q  & ((\string4|filt0|Add1~37 ) # (GND)))))
// \string4|filt0|Add1~39  = CARRY((\string4|filt0|del[0][21]~q  & (!\string4|filt0|del[1][21]~q  & !\string4|filt0|Add1~37 )) # (!\string4|filt0|del[0][21]~q  & ((!\string4|filt0|Add1~37 ) # (!\string4|filt0|del[1][21]~q ))))

	.dataa(\string4|filt0|del[0][21]~q ),
	.datab(\string4|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~37 ),
	.combout(\string4|filt0|Add1~38_combout ),
	.cout(\string4|filt0|Add1~39 ));
// synopsys translate_off
defparam \string4|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
fiftyfivenm_lcell_comb \string4|filt0|Add1~36 (
// Equation(s):
// \string4|filt0|Add1~36_combout  = ((\string4|filt0|del[1][20]~q  $ (\string4|filt0|del[0][20]~q  $ (!\string4|filt0|Add1~35 )))) # (GND)
// \string4|filt0|Add1~37  = CARRY((\string4|filt0|del[1][20]~q  & ((\string4|filt0|del[0][20]~q ) # (!\string4|filt0|Add1~35 ))) # (!\string4|filt0|del[1][20]~q  & (\string4|filt0|del[0][20]~q  & !\string4|filt0|Add1~35 )))

	.dataa(\string4|filt0|del[1][20]~q ),
	.datab(\string4|filt0|del[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~35 ),
	.combout(\string4|filt0|Add1~36_combout ),
	.cout(\string4|filt0|Add1~37 ));
// synopsys translate_off
defparam \string4|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \string4|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
fiftyfivenm_lcell_comb \string4|filt0|regq[18]~60 (
// Equation(s):
// \string4|filt0|regq[18]~60_combout  = ((\string4|filt0|Add2~36_combout  $ (\string4|filt0|Add1~36_combout  $ (!\string4|filt0|regq[17]~59 )))) # (GND)
// \string4|filt0|regq[18]~61  = CARRY((\string4|filt0|Add2~36_combout  & ((\string4|filt0|Add1~36_combout ) # (!\string4|filt0|regq[17]~59 ))) # (!\string4|filt0|Add2~36_combout  & (\string4|filt0|Add1~36_combout  & !\string4|filt0|regq[17]~59 )))

	.dataa(\string4|filt0|Add2~36_combout ),
	.datab(\string4|filt0|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[17]~59 ),
	.combout(\string4|filt0|regq[18]~60_combout ),
	.cout(\string4|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \string4|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N14
fiftyfivenm_lcell_comb \string4|filt0|regq[19]~62 (
// Equation(s):
// \string4|filt0|regq[19]~62_combout  = (\string4|filt0|Add2~38_combout  & ((\string4|filt0|Add1~38_combout  & (\string4|filt0|regq[18]~61  & VCC)) # (!\string4|filt0|Add1~38_combout  & (!\string4|filt0|regq[18]~61 )))) # (!\string4|filt0|Add2~38_combout  & 
// ((\string4|filt0|Add1~38_combout  & (!\string4|filt0|regq[18]~61 )) # (!\string4|filt0|Add1~38_combout  & ((\string4|filt0|regq[18]~61 ) # (GND)))))
// \string4|filt0|regq[19]~63  = CARRY((\string4|filt0|Add2~38_combout  & (!\string4|filt0|Add1~38_combout  & !\string4|filt0|regq[18]~61 )) # (!\string4|filt0|Add2~38_combout  & ((!\string4|filt0|regq[18]~61 ) # (!\string4|filt0|Add1~38_combout ))))

	.dataa(\string4|filt0|Add2~38_combout ),
	.datab(\string4|filt0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[18]~61 ),
	.combout(\string4|filt0|regq[19]~62_combout ),
	.cout(\string4|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \string4|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
fiftyfivenm_lcell_comb \string4|filt0|regq[20]~64 (
// Equation(s):
// \string4|filt0|regq[20]~64_combout  = ((\string4|filt0|Add2~40_combout  $ (\string4|filt0|Add1~40_combout  $ (!\string4|filt0|regq[19]~63 )))) # (GND)
// \string4|filt0|regq[20]~65  = CARRY((\string4|filt0|Add2~40_combout  & ((\string4|filt0|Add1~40_combout ) # (!\string4|filt0|regq[19]~63 ))) # (!\string4|filt0|Add2~40_combout  & (\string4|filt0|Add1~40_combout  & !\string4|filt0|regq[19]~63 )))

	.dataa(\string4|filt0|Add2~40_combout ),
	.datab(\string4|filt0|Add1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[19]~63 ),
	.combout(\string4|filt0|regq[20]~64_combout ),
	.cout(\string4|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \string4|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
fiftyfivenm_lcell_comb \string4|filt0|regq[21]~66 (
// Equation(s):
// \string4|filt0|regq[21]~66_combout  = (\string4|filt0|Add1~42_combout  & ((\string4|filt0|Add2~42_combout  & (\string4|filt0|regq[20]~65  & VCC)) # (!\string4|filt0|Add2~42_combout  & (!\string4|filt0|regq[20]~65 )))) # (!\string4|filt0|Add1~42_combout  & 
// ((\string4|filt0|Add2~42_combout  & (!\string4|filt0|regq[20]~65 )) # (!\string4|filt0|Add2~42_combout  & ((\string4|filt0|regq[20]~65 ) # (GND)))))
// \string4|filt0|regq[21]~67  = CARRY((\string4|filt0|Add1~42_combout  & (!\string4|filt0|Add2~42_combout  & !\string4|filt0|regq[20]~65 )) # (!\string4|filt0|Add1~42_combout  & ((!\string4|filt0|regq[20]~65 ) # (!\string4|filt0|Add2~42_combout ))))

	.dataa(\string4|filt0|Add1~42_combout ),
	.datab(\string4|filt0|Add2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[20]~65 ),
	.combout(\string4|filt0|regq[21]~66_combout ),
	.cout(\string4|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \string4|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \string4|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N20
fiftyfivenm_lcell_comb \string4|filt0|regq[22]~68 (
// Equation(s):
// \string4|filt0|regq[22]~68_combout  = ((\string4|filt0|Add1~44_combout  $ (\string4|filt0|Add2~44_combout  $ (!\string4|filt0|regq[21]~67 )))) # (GND)
// \string4|filt0|regq[22]~69  = CARRY((\string4|filt0|Add1~44_combout  & ((\string4|filt0|Add2~44_combout ) # (!\string4|filt0|regq[21]~67 ))) # (!\string4|filt0|Add1~44_combout  & (\string4|filt0|Add2~44_combout  & !\string4|filt0|regq[21]~67 )))

	.dataa(\string4|filt0|Add1~44_combout ),
	.datab(\string4|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|regq[21]~67 ),
	.combout(\string4|filt0|regq[22]~68_combout ),
	.cout(\string4|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \string4|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \string4|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
fiftyfivenm_lcell_comb \string4|filt0|regq[23]~70 (
// Equation(s):
// \string4|filt0|regq[23]~70_combout  = \string4|filt0|Add1~46_combout  $ (\string4|filt0|regq[22]~69  $ (\string4|filt0|Add2~44_combout ))

	.dataa(\string4|filt0|Add1~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string4|filt0|Add2~44_combout ),
	.cin(\string4|filt0|regq[22]~69 ),
	.combout(\string4|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|regq[23]~70 .lut_mask = 16'hA55A;
defparam \string4|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~26_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.datad(\string4|Mult1|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hFA50;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N29
dffeas \string4|d[19] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[19] .is_wysiwyg = "true";
defparam \string4|d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
fiftyfivenm_lcell_comb \string4|filt0|del~8 (
// Equation(s):
// \string4|filt0|del~8_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\string4|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~8 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \string4|filt0|del[0][19] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][19] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
fiftyfivenm_lcell_comb \string4|filt0|del~9 (
// Equation(s):
// \string4|filt0|del~9_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][19]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[0][19]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~9 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N3
dffeas \string4|filt0|del[1][19] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][19] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
fiftyfivenm_lcell_comb \string4|filt0|Add1~42 (
// Equation(s):
// \string4|filt0|Add1~42_combout  = (\string4|filt0|del[1][23]~q  & ((\string4|filt0|del[0][23]~q  & (\string4|filt0|Add1~41  & VCC)) # (!\string4|filt0|del[0][23]~q  & (!\string4|filt0|Add1~41 )))) # (!\string4|filt0|del[1][23]~q  & 
// ((\string4|filt0|del[0][23]~q  & (!\string4|filt0|Add1~41 )) # (!\string4|filt0|del[0][23]~q  & ((\string4|filt0|Add1~41 ) # (GND)))))
// \string4|filt0|Add1~43  = CARRY((\string4|filt0|del[1][23]~q  & (!\string4|filt0|del[0][23]~q  & !\string4|filt0|Add1~41 )) # (!\string4|filt0|del[1][23]~q  & ((!\string4|filt0|Add1~41 ) # (!\string4|filt0|del[0][23]~q ))))

	.dataa(\string4|filt0|del[1][23]~q ),
	.datab(\string4|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string4|filt0|Add1~41 ),
	.combout(\string4|filt0|Add1~42_combout ),
	.cout(\string4|filt0|Add1~43 ));
// synopsys translate_off
defparam \string4|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \string4|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~8_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\string4|KP_state.10~q ),
	.datab(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(\string4|Mult1|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 16'hEE44;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \string4|d[10] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[10] .is_wysiwyg = "true";
defparam \string4|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
fiftyfivenm_lcell_comb \string4|filt0|del~28 (
// Equation(s):
// \string4|filt0|del~28_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\string4|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~28 .lut_mask = 16'hF000;
defparam \string4|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N29
dffeas \string4|filt0|del[0][9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][9] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout  = (\string4|KP_state.10~q  & (\string4|Mult1|auto_generated|op_1~24_combout )) # (!\string4|KP_state.10~q  & 
// ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult1|auto_generated|op_1~24_combout ),
	.datad(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 16'hF5A0;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \string4|d[18] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[18] .is_wysiwyg = "true";
defparam \string4|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
fiftyfivenm_lcell_comb \string4|filt0|del~0 (
// Equation(s):
// \string4|filt0|del~0_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~0 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \string4|filt0|del[0][23] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][23] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
fiftyfivenm_lcell_comb \string4|filt0|del~1 (
// Equation(s):
// \string4|filt0|del~1_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][23]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[0][23]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~1 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \string4|filt0|del[1][23] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][23] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~6_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\string4|KP_state.10~q ),
	.datac(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datad(\string4|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'hFC30;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \string4|d[9] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[9] .is_wysiwyg = "true";
defparam \string4|d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
fiftyfivenm_lcell_comb \string4|filt0|del~30 (
// Equation(s):
// \string4|filt0|del~30_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [8])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~30 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N7
dffeas \string4|filt0|del[0][8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][8] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
fiftyfivenm_lcell_comb \string4|filt0|del~31 (
// Equation(s):
// \string4|filt0|del~31_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][8]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][8]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~31 .lut_mask = 16'hF000;
defparam \string4|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N25
dffeas \string4|filt0|del[1][8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][8] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
fiftyfivenm_lcell_comb \string4|filt0|del~74 (
// Equation(s):
// \string4|filt0|del~74_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][8]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][8]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~74 .lut_mask = 16'hF000;
defparam \string4|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \string4|filt0|del[2][8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][8] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
fiftyfivenm_lcell_comb \string4|filt0|del~75 (
// Equation(s):
// \string4|filt0|del~75_combout  = (\string4|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[2][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~75 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \string4|filt0|del[3][8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][8] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~22_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ))

	.dataa(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.datab(gnd),
	.datac(\string4|KP_state.10~q ),
	.datad(\string4|Mult1|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'hFA0A;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \string4|d[17] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[17] .is_wysiwyg = "true";
defparam \string4|d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
fiftyfivenm_lcell_comb \string4|filt0|del~2 (
// Equation(s):
// \string4|filt0|del~2_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\string4|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~2 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \string4|filt0|del[0][22] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][22] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
fiftyfivenm_lcell_comb \string4|filt0|del~3 (
// Equation(s):
// \string4|filt0|del~3_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][22]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[0][22]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~3 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N19
dffeas \string4|filt0|del[1][22] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][22] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
fiftyfivenm_lcell_comb \string4|filt0|del~46 (
// Equation(s):
// \string4|filt0|del~46_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][22]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[1][22]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~46 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \string4|filt0|del[2][22] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][22] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~4_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(\string4|KP_state.10~q ),
	.datad(\string4|Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .lut_mask = 16'hFA0A;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N11
dffeas \string4|d[8] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[8] .is_wysiwyg = "true";
defparam \string4|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
fiftyfivenm_lcell_comb \string4|filt0|del~32 (
// Equation(s):
// \string4|filt0|del~32_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\string4|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~32 .lut_mask = 16'hF000;
defparam \string4|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N31
dffeas \string4|filt0|del[0][7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][7] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
fiftyfivenm_lcell_comb \string4|filt0|del~33 (
// Equation(s):
// \string4|filt0|del~33_combout  = (\string4|filt0|del[0][7]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[0][7]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~33 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \string4|filt0|del[1][7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][7] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout  = (\string4|KP_state.10~q  & (\string4|Mult1|auto_generated|op_1~20_combout )) # (!\string4|KP_state.10~q  & 
// ((\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|Mult1|auto_generated|op_1~20_combout ),
	.datad(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .lut_mask = 16'hF5A0;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N27
dffeas \string4|d[16] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[16] .is_wysiwyg = "true";
defparam \string4|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
fiftyfivenm_lcell_comb \string4|filt0|del~4 (
// Equation(s):
// \string4|filt0|del~4_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\string4|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~4 .lut_mask = 16'hF000;
defparam \string4|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \string4|filt0|del[0][21] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][21] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
fiftyfivenm_lcell_comb \string4|filt0|del~5 (
// Equation(s):
// \string4|filt0|del~5_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][21]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[0][21]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~5 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \string4|filt0|del[1][21] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][21] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
fiftyfivenm_lcell_comb \string4|filt0|del~48 (
// Equation(s):
// \string4|filt0|del~48_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][21]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string4|filt0|del[1][21]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~48 .lut_mask = 16'hCC00;
defparam \string4|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N5
dffeas \string4|filt0|del[2][21] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][21] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
fiftyfivenm_lcell_comb \string4|filt0|del~49 (
// Equation(s):
// \string4|filt0|del~49_combout  = (\string4|filt0|del[2][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string4|filt0|del[2][21]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~49 .lut_mask = 16'hF000;
defparam \string4|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \string4|filt0|del[3][21] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[3][21] .is_wysiwyg = "true";
defparam \string4|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
fiftyfivenm_lcell_comb \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~18_combout ))) # (!\string4|KP_state.10~q  & 
// (\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ))

	.dataa(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datab(gnd),
	.datac(\string4|KP_state.10~q ),
	.datad(\string4|Mult1|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'hFA0A;
defparam \string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \string4|d[15] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[15] .is_wysiwyg = "true";
defparam \string4|d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
fiftyfivenm_lcell_comb \string4|filt0|del~6 (
// Equation(s):
// \string4|filt0|del~6_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~6 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y28_N29
dffeas \string4|filt0|del[0][20] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][20] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
fiftyfivenm_lcell_comb \string4|filt0|del~7 (
// Equation(s):
// \string4|filt0|del~7_combout  = (\string4|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~7 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N27
dffeas \string4|filt0|del[1][20] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][20] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
fiftyfivenm_lcell_comb \string4|filt0|del~50 (
// Equation(s):
// \string4|filt0|del~50_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][20]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string4|filt0|del[1][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~50 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \string4|filt0|del[2][20] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][20] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
fiftyfivenm_lcell_comb \string4|d~0 (
// Equation(s):
// \string4|d~0_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~2_combout ))) # (!\string4|KP_state.10~q  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(\string4|KP_state.10~q ),
	.datad(\string4|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\string4|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~0 .lut_mask = 16'hFA0A;
defparam \string4|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N9
dffeas \string4|d[7] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[7] .is_wysiwyg = "true";
defparam \string4|d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
fiftyfivenm_lcell_comb \string4|filt0|del~34 (
// Equation(s):
// \string4|filt0|del~34_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\string4|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~34 .lut_mask = 16'hF000;
defparam \string4|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \string4|filt0|del[0][6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][6] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
fiftyfivenm_lcell_comb \string4|d~2 (
// Equation(s):
// \string4|d~2_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|w212w [17]))) # (!\string4|KP_state.10~q  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\string4|KP_state.10~q ),
	.datac(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datad(\string4|Mult1|auto_generated|w212w [17]),
	.cin(gnd),
	.combout(\string4|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~2 .lut_mask = 16'hFC30;
defparam \string4|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N1
dffeas \string4|d[5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[5] .is_wysiwyg = "true";
defparam \string4|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string4|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\string4|d [5],\string4|d [4],\string4|d [3],\string4|d [2]}),
	.portaaddr({\string4|wr_ptr [9],\string4|wr_ptr [8],\string4|wr_ptr [7],\string4|wr_ptr [6],\string4|wr_ptr [5],\string4|wr_ptr [4],\string4|wr_ptr [3],\string4|wr_ptr [2],\string4|wr_ptr [1],\string4|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string4|wr_ptr [9],\string4|wr_ptr [8],\string4|wr_ptr [7],\string4|wr_ptr [6],\string4|wr_ptr [5],\string4|wr_ptr [4],\string4|wr_ptr [3],\string4|wr_ptr [2],\string4|wr_ptr [1],\string4|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \string4|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
fiftyfivenm_lcell_comb \string4|filt0|del~36 (
// Equation(s):
// \string4|filt0|del~36_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~36 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \string4|filt0|del[0][5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][5] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
fiftyfivenm_lcell_comb \string4|filt0|del~37 (
// Equation(s):
// \string4|filt0|del~37_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][5]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~37 .lut_mask = 16'hF000;
defparam \string4|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \string4|filt0|del[1][5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][5] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
fiftyfivenm_lcell_comb \string4|filt0|del~80 (
// Equation(s):
// \string4|filt0|del~80_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][5]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~80 .lut_mask = 16'hF000;
defparam \string4|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \string4|filt0|del[2][5] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][5] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
fiftyfivenm_lcell_comb \string4|d~3 (
// Equation(s):
// \string4|d~3_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|w212w [16]))) # (!\string4|KP_state.10~q  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(gnd),
	.datab(\string4|KP_state.10~q ),
	.datac(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datad(\string4|Mult1|auto_generated|w212w [16]),
	.cin(gnd),
	.combout(\string4|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~3 .lut_mask = 16'hFC30;
defparam \string4|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N21
dffeas \string4|d[4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[4] .is_wysiwyg = "true";
defparam \string4|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
fiftyfivenm_lcell_comb \string4|filt0|del~38 (
// Equation(s):
// \string4|filt0|del~38_combout  = (\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [4] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [4]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~38 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N11
dffeas \string4|filt0|del[0][4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][4] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
fiftyfivenm_lcell_comb \string4|filt0|del~39 (
// Equation(s):
// \string4|filt0|del~39_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][4]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~39 .lut_mask = 16'hF000;
defparam \string4|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \string4|filt0|del[1][4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][4] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
fiftyfivenm_lcell_comb \string4|filt0|del~82 (
// Equation(s):
// \string4|filt0|del~82_combout  = (\string4|filt0|del[1][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|filt0|del[1][4]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~82 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \string4|filt0|del[2][4] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][4] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
fiftyfivenm_lcell_comb \string4|d~4 (
// Equation(s):
// \string4|d~4_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|w212w [15]))) # (!\string4|KP_state.10~q  & (\string4|Mult0|mult_core|romout[0][3]~26_combout ))

	.dataa(gnd),
	.datab(\string4|KP_state.10~q ),
	.datac(\string4|Mult0|mult_core|romout[0][3]~26_combout ),
	.datad(\string4|Mult1|auto_generated|w212w [15]),
	.cin(gnd),
	.combout(\string4|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~4 .lut_mask = 16'hFC30;
defparam \string4|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N19
dffeas \string4|d[3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[3] .is_wysiwyg = "true";
defparam \string4|d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
fiftyfivenm_lcell_comb \string4|filt0|del~40 (
// Equation(s):
// \string4|filt0|del~40_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\string4|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~40 .lut_mask = 16'hF000;
defparam \string4|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \string4|filt0|del[0][3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][3] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
fiftyfivenm_lcell_comb \string4|filt0|del~41 (
// Equation(s):
// \string4|filt0|del~41_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[0][3]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~41 .lut_mask = 16'hF000;
defparam \string4|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \string4|filt0|del[1][3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][3] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
fiftyfivenm_lcell_comb \string4|filt0|del~84 (
// Equation(s):
// \string4|filt0|del~84_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][3]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~84 .lut_mask = 16'hF000;
defparam \string4|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \string4|filt0|del[2][3] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][3] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
fiftyfivenm_lcell_comb \string4|d~6 (
// Equation(s):
// \string4|d~6_combout  = (\string4|d~5_combout ) # ((\string4|KP_state.10~q  & \string4|Mult1|auto_generated|w212w [14]))

	.dataa(\string4|KP_state.10~q ),
	.datab(gnd),
	.datac(\string4|d~5_combout ),
	.datad(\string4|Mult1|auto_generated|w212w [14]),
	.cin(gnd),
	.combout(\string4|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~6 .lut_mask = 16'hFAF0;
defparam \string4|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \string4|d[2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[2] .is_wysiwyg = "true";
defparam \string4|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
fiftyfivenm_lcell_comb \string4|filt0|del~42 (
// Equation(s):
// \string4|filt0|del~42_combout  = (\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [2] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [2]),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~42 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N27
dffeas \string4|filt0|del[0][2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][2] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
fiftyfivenm_lcell_comb \string4|filt0|del~43 (
// Equation(s):
// \string4|filt0|del~43_combout  = (\string4|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(\string4|filt0|del[0][2]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~43 .lut_mask = 16'hA0A0;
defparam \string4|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \string4|filt0|del[1][2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][2] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
fiftyfivenm_lcell_comb \string4|filt0|del~86 (
// Equation(s):
// \string4|filt0|del~86_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[1][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string4|filt0|del[1][2]~q ),
	.cin(gnd),
	.combout(\string4|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~86 .lut_mask = 16'hF000;
defparam \string4|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N15
dffeas \string4|filt0|del[2][2] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[2][2] .is_wysiwyg = "true";
defparam \string4|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
fiftyfivenm_lcell_comb \string4|d~1 (
// Equation(s):
// \string4|d~1_combout  = (\string4|KP_state.10~q  & ((\string4|Mult1|auto_generated|op_1~0_combout ))) # (!\string4|KP_state.10~q  & (\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(gnd),
	.datab(\string4|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(\string4|Mult1|auto_generated|op_1~0_combout ),
	.datad(\string4|KP_state.10~q ),
	.cin(gnd),
	.combout(\string4|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \string4|d~1 .lut_mask = 16'hF0CC;
defparam \string4|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N7
dffeas \string4|d[6] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string4|d[6] .is_wysiwyg = "true";
defparam \string4|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
fiftyfivenm_lcell_comb \string4|filt0|del~22 (
// Equation(s):
// \string4|filt0|del~22_combout  = (\RESET_DELAY_n~q  & \string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string4|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~22 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \string4|filt0|del[0][12] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[0][12] .is_wysiwyg = "true";
defparam \string4|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
fiftyfivenm_lcell_comb \string4|filt0|del~23 (
// Equation(s):
// \string4|filt0|del~23_combout  = (\RESET_DELAY_n~q  & \string4|filt0|del[0][12]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string4|filt0|del[0][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string4|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \string4|filt0|del~23 .lut_mask = 16'hC0C0;
defparam \string4|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \string4|filt0|del[1][12] (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|del[1][12] .is_wysiwyg = "true";
defparam \string4|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N29
dffeas \string4|filt0|regq[10]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \KEY[4]~input (
	.i(KEY[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[4]~input_o ));
// synopsys translate_off
defparam \KEY[4]~input .bus_hold = "false";
defparam \KEY[4]~input .listen_to_nsleep_signal = "false";
defparam \KEY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
fiftyfivenm_lcell_comb \string3|trig_sync_0~0 (
// Equation(s):
// \string3|trig_sync_0~0_combout  = !\KEY[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[4]~input_o ),
	.cin(gnd),
	.combout(\string3|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \string3|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \string3|trig_sync_0 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|trig_sync_0 .is_wysiwyg = "true";
defparam \string3|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
fiftyfivenm_lcell_comb \string3|trig_sync_1~feeder (
// Equation(s):
// \string3|trig_sync_1~feeder_combout  = \string3|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|trig_sync_0~q ),
	.cin(gnd),
	.combout(\string3|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|trig_sync_1~feeder .lut_mask = 16'hFF00;
defparam \string3|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N19
dffeas \string3|trig_sync_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|trig_sync_1 .is_wysiwyg = "true";
defparam \string3|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
fiftyfivenm_lcell_comb \string3|trig_cnt~0 (
// Equation(s):
// \string3|trig_cnt~0_combout  = (\string3|trig_cnt [0] & (!\string3|trig_cnt [1] & (\string3|trig_now~q  $ (\string3|trig_sync_1~q )))) # (!\string3|trig_cnt [0] & (\string3|trig_cnt [1] & (\string3|trig_now~q  $ (\string3|trig_sync_1~q ))))

	.dataa(\string3|trig_cnt [0]),
	.datab(\string3|trig_now~q ),
	.datac(\string3|trig_cnt [1]),
	.datad(\string3|trig_sync_1~q ),
	.cin(gnd),
	.combout(\string3|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|trig_cnt~0 .lut_mask = 16'h1248;
defparam \string3|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \string3|trig_cnt[1] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|trig_cnt[1] .is_wysiwyg = "true";
defparam \string3|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
fiftyfivenm_lcell_comb \string3|trig_now~0 (
// Equation(s):
// \string3|trig_now~0_combout  = (\string3|trig_cnt [0] & ((\string3|trig_cnt [1] & ((\string3|trig_sync_1~q ))) # (!\string3|trig_cnt [1] & (\string3|trig_now~q )))) # (!\string3|trig_cnt [0] & (((\string3|trig_now~q ))))

	.dataa(\string3|trig_cnt [0]),
	.datab(\string3|trig_cnt [1]),
	.datac(\string3|trig_now~q ),
	.datad(\string3|trig_sync_1~q ),
	.cin(gnd),
	.combout(\string3|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|trig_now~0 .lut_mask = 16'hF870;
defparam \string3|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N9
dffeas \string3|trig_now (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|trig_now .is_wysiwyg = "true";
defparam \string3|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
fiftyfivenm_lcell_comb \string3|trig_cnt~1 (
// Equation(s):
// \string3|trig_cnt~1_combout  = (!\string3|trig_cnt [0] & (\string3|trig_now~q  $ (\string3|trig_sync_1~q )))

	.dataa(gnd),
	.datab(\string3|trig_now~q ),
	.datac(\string3|trig_cnt [0]),
	.datad(\string3|trig_sync_1~q ),
	.cin(gnd),
	.combout(\string3|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \string3|trig_cnt~1 .lut_mask = 16'h030C;
defparam \string3|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \string3|trig_cnt[0] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|trig_cnt[0] .is_wysiwyg = "true";
defparam \string3|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
fiftyfivenm_lcell_comb \string3|trig_pulse~0 (
// Equation(s):
// \string3|trig_pulse~0_combout  = (\string3|trig_cnt [0] & (\string3|trig_cnt [1] & (!\string3|trig_now~q  & \string3|trig_sync_1~q )))

	.dataa(\string3|trig_cnt [0]),
	.datab(\string3|trig_cnt [1]),
	.datac(\string3|trig_now~q ),
	.datad(\string3|trig_sync_1~q ),
	.cin(gnd),
	.combout(\string3|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|trig_pulse~0 .lut_mask = 16'h0800;
defparam \string3|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N6
fiftyfivenm_lcell_comb \string3|count[0]~11 (
// Equation(s):
// \string3|count[0]~11_combout  = \string3|count [0] $ (VCC)
// \string3|count[0]~12  = CARRY(\string3|count [0])

	.dataa(\string3|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|count[0]~11_combout ),
	.cout(\string3|count[0]~12 ));
// synopsys translate_off
defparam \string3|count[0]~11 .lut_mask = 16'h55AA;
defparam \string3|count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
fiftyfivenm_lcell_comb \string3|LessThan1~0 (
// Equation(s):
// \string3|LessThan1~0_combout  = (((!\string3|count [6]) # (!\string3|count [8])) # (!\string3|count [9])) # (!\string3|count [7])

	.dataa(\string3|count [7]),
	.datab(\string3|count [9]),
	.datac(\string3|count [8]),
	.datad(\string3|count [6]),
	.cin(gnd),
	.combout(\string3|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \string3|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
fiftyfivenm_lcell_comb \string3|KP_state~10 (
// Equation(s):
// \string3|KP_state~10_combout  = (\string3|KP_state.10~q  & (((\string3|trig_pulse~0_combout )))) # (!\string3|KP_state.10~q  & (!\string3|count [10] & ((\string3|LessThan1~0_combout ))))

	.dataa(\string3|count [10]),
	.datab(\string3|KP_state.10~q ),
	.datac(\string3|trig_pulse~0_combout ),
	.datad(\string3|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\string3|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \string3|KP_state~10 .lut_mask = 16'hD1C0;
defparam \string3|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
fiftyfivenm_lcell_comb \string3|KP_state~11 (
// Equation(s):
// \string3|KP_state~11_combout  = (\string3|KP_state~8_combout  & ((\string3|KP_state.00~q  & ((!\string3|KP_state~10_combout ))) # (!\string3|KP_state.00~q  & (\string3|trig_pulse~0_combout ))))

	.dataa(\string3|KP_state~8_combout ),
	.datab(\string3|KP_state.00~q ),
	.datac(\string3|trig_pulse~0_combout ),
	.datad(\string3|KP_state~10_combout ),
	.cin(gnd),
	.combout(\string3|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \string3|KP_state~11 .lut_mask = 16'h20A8;
defparam \string3|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N17
dffeas \string3|KP_state.10 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|KP_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|KP_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|KP_state.10 .is_wysiwyg = "true";
defparam \string3|KP_state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
fiftyfivenm_lcell_comb \string3|count[6]~14 (
// Equation(s):
// \string3|count[6]~14_combout  = ((!\string3|count [10] & (\string3|KP_state.10~q  & \string3|LessThan1~0_combout ))) # (!\string3|KP_state.00~q )

	.dataa(\string3|count [10]),
	.datab(\string3|KP_state.10~q ),
	.datac(\string3|KP_state.00~q ),
	.datad(\string3|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\string3|count[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string3|count[6]~14 .lut_mask = 16'h4F0F;
defparam \string3|count[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
fiftyfivenm_lcell_comb \string3|count[6]~15 (
// Equation(s):
// \string3|count[6]~15_combout  = (!\string3|count[6]~13_combout  & (\RESET_DELAY_n~q  & ((\string3|trig_pulse~0_combout ) # (!\string3|count[6]~14_combout ))))

	.dataa(\string3|count[6]~13_combout ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string3|trig_pulse~0_combout ),
	.datad(\string3|count[6]~14_combout ),
	.cin(gnd),
	.combout(\string3|count[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string3|count[6]~15 .lut_mask = 16'h4044;
defparam \string3|count[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N7
dffeas \string3|count[0] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[0] .is_wysiwyg = "true";
defparam \string3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
fiftyfivenm_lcell_comb \string3|count[1]~16 (
// Equation(s):
// \string3|count[1]~16_combout  = (\string3|count [1] & (!\string3|count[0]~12 )) # (!\string3|count [1] & ((\string3|count[0]~12 ) # (GND)))
// \string3|count[1]~17  = CARRY((!\string3|count[0]~12 ) # (!\string3|count [1]))

	.dataa(gnd),
	.datab(\string3|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[0]~12 ),
	.combout(\string3|count[1]~16_combout ),
	.cout(\string3|count[1]~17 ));
// synopsys translate_off
defparam \string3|count[1]~16 .lut_mask = 16'h3C3F;
defparam \string3|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N9
dffeas \string3|count[1] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[1] .is_wysiwyg = "true";
defparam \string3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N10
fiftyfivenm_lcell_comb \string3|count[2]~18 (
// Equation(s):
// \string3|count[2]~18_combout  = (\string3|count [2] & (\string3|count[1]~17  $ (GND))) # (!\string3|count [2] & (!\string3|count[1]~17  & VCC))
// \string3|count[2]~19  = CARRY((\string3|count [2] & !\string3|count[1]~17 ))

	.dataa(\string3|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[1]~17 ),
	.combout(\string3|count[2]~18_combout ),
	.cout(\string3|count[2]~19 ));
// synopsys translate_off
defparam \string3|count[2]~18 .lut_mask = 16'hA50A;
defparam \string3|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N11
dffeas \string3|count[2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[2] .is_wysiwyg = "true";
defparam \string3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N12
fiftyfivenm_lcell_comb \string3|count[3]~20 (
// Equation(s):
// \string3|count[3]~20_combout  = (\string3|count [3] & (!\string3|count[2]~19 )) # (!\string3|count [3] & ((\string3|count[2]~19 ) # (GND)))
// \string3|count[3]~21  = CARRY((!\string3|count[2]~19 ) # (!\string3|count [3]))

	.dataa(\string3|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[2]~19 ),
	.combout(\string3|count[3]~20_combout ),
	.cout(\string3|count[3]~21 ));
// synopsys translate_off
defparam \string3|count[3]~20 .lut_mask = 16'h5A5F;
defparam \string3|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N13
dffeas \string3|count[3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[3] .is_wysiwyg = "true";
defparam \string3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N14
fiftyfivenm_lcell_comb \string3|count[4]~22 (
// Equation(s):
// \string3|count[4]~22_combout  = (\string3|count [4] & (\string3|count[3]~21  $ (GND))) # (!\string3|count [4] & (!\string3|count[3]~21  & VCC))
// \string3|count[4]~23  = CARRY((\string3|count [4] & !\string3|count[3]~21 ))

	.dataa(gnd),
	.datab(\string3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[3]~21 ),
	.combout(\string3|count[4]~22_combout ),
	.cout(\string3|count[4]~23 ));
// synopsys translate_off
defparam \string3|count[4]~22 .lut_mask = 16'hC30C;
defparam \string3|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N15
dffeas \string3|count[4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[4] .is_wysiwyg = "true";
defparam \string3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
fiftyfivenm_lcell_comb \string3|count[5]~24 (
// Equation(s):
// \string3|count[5]~24_combout  = (\string3|count [5] & (!\string3|count[4]~23 )) # (!\string3|count [5] & ((\string3|count[4]~23 ) # (GND)))
// \string3|count[5]~25  = CARRY((!\string3|count[4]~23 ) # (!\string3|count [5]))

	.dataa(gnd),
	.datab(\string3|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[4]~23 ),
	.combout(\string3|count[5]~24_combout ),
	.cout(\string3|count[5]~25 ));
// synopsys translate_off
defparam \string3|count[5]~24 .lut_mask = 16'h3C3F;
defparam \string3|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N17
dffeas \string3|count[5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[5] .is_wysiwyg = "true";
defparam \string3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N18
fiftyfivenm_lcell_comb \string3|count[6]~26 (
// Equation(s):
// \string3|count[6]~26_combout  = (\string3|count [6] & (\string3|count[5]~25  $ (GND))) # (!\string3|count [6] & (!\string3|count[5]~25  & VCC))
// \string3|count[6]~27  = CARRY((\string3|count [6] & !\string3|count[5]~25 ))

	.dataa(gnd),
	.datab(\string3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[5]~25 ),
	.combout(\string3|count[6]~26_combout ),
	.cout(\string3|count[6]~27 ));
// synopsys translate_off
defparam \string3|count[6]~26 .lut_mask = 16'hC30C;
defparam \string3|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N19
dffeas \string3|count[6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[6] .is_wysiwyg = "true";
defparam \string3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N20
fiftyfivenm_lcell_comb \string3|count[7]~28 (
// Equation(s):
// \string3|count[7]~28_combout  = (\string3|count [7] & (!\string3|count[6]~27 )) # (!\string3|count [7] & ((\string3|count[6]~27 ) # (GND)))
// \string3|count[7]~29  = CARRY((!\string3|count[6]~27 ) # (!\string3|count [7]))

	.dataa(gnd),
	.datab(\string3|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[6]~27 ),
	.combout(\string3|count[7]~28_combout ),
	.cout(\string3|count[7]~29 ));
// synopsys translate_off
defparam \string3|count[7]~28 .lut_mask = 16'h3C3F;
defparam \string3|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N21
dffeas \string3|count[7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[7] .is_wysiwyg = "true";
defparam \string3|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N22
fiftyfivenm_lcell_comb \string3|count[8]~30 (
// Equation(s):
// \string3|count[8]~30_combout  = (\string3|count [8] & (\string3|count[7]~29  $ (GND))) # (!\string3|count [8] & (!\string3|count[7]~29  & VCC))
// \string3|count[8]~31  = CARRY((\string3|count [8] & !\string3|count[7]~29 ))

	.dataa(\string3|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[7]~29 ),
	.combout(\string3|count[8]~30_combout ),
	.cout(\string3|count[8]~31 ));
// synopsys translate_off
defparam \string3|count[8]~30 .lut_mask = 16'hA50A;
defparam \string3|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N23
dffeas \string3|count[8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[8] .is_wysiwyg = "true";
defparam \string3|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
fiftyfivenm_lcell_comb \string3|count[9]~32 (
// Equation(s):
// \string3|count[9]~32_combout  = (\string3|count [9] & (!\string3|count[8]~31 )) # (!\string3|count [9] & ((\string3|count[8]~31 ) # (GND)))
// \string3|count[9]~33  = CARRY((!\string3|count[8]~31 ) # (!\string3|count [9]))

	.dataa(gnd),
	.datab(\string3|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|count[8]~31 ),
	.combout(\string3|count[9]~32_combout ),
	.cout(\string3|count[9]~33 ));
// synopsys translate_off
defparam \string3|count[9]~32 .lut_mask = 16'h3C3F;
defparam \string3|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N25
dffeas \string3|count[9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[9] .is_wysiwyg = "true";
defparam \string3|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
fiftyfivenm_lcell_comb \string3|count[10]~34 (
// Equation(s):
// \string3|count[10]~34_combout  = \string3|count [10] $ (!\string3|count[9]~33 )

	.dataa(\string3|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string3|count[9]~33 ),
	.combout(\string3|count[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \string3|count[10]~34 .lut_mask = 16'hA5A5;
defparam \string3|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y33_N27
dffeas \string3|count[10] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string3|count[6]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|count[10] .is_wysiwyg = "true";
defparam \string3|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N26
fiftyfivenm_lcell_comb \string3|count[6]~13 (
// Equation(s):
// \string3|count[6]~13_combout  = (!\string3|count [10] & (\string3|LessThan1~0_combout  & \string3|KP_state.01~q ))

	.dataa(\string3|count [10]),
	.datab(gnd),
	.datac(\string3|LessThan1~0_combout ),
	.datad(\string3|KP_state.01~q ),
	.cin(gnd),
	.combout(\string3|count[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string3|count[6]~13 .lut_mask = 16'h5000;
defparam \string3|count[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
fiftyfivenm_lcell_comb \string3|KP_state~12 (
// Equation(s):
// \string3|KP_state~12_combout  = (\string3|KP_state~8_combout  & ((\string3|count[6]~13_combout ) # ((\string3|KP_state.10~q  & \string3|trig_pulse~0_combout ))))

	.dataa(\string3|count[6]~13_combout ),
	.datab(\string3|KP_state.10~q ),
	.datac(\string3|trig_pulse~0_combout ),
	.datad(\string3|KP_state~8_combout ),
	.cin(gnd),
	.combout(\string3|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \string3|KP_state~12 .lut_mask = 16'hEA00;
defparam \string3|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N13
dffeas \string3|KP_state.01 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|KP_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|KP_state.01 .is_wysiwyg = "true";
defparam \string3|KP_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
fiftyfivenm_lcell_comb \string3|KP_state~8 (
// Equation(s):
// \string3|KP_state~8_combout  = (\RESET_DELAY_n~q  & ((\string3|KP_state.01~q  & (\string3|KP_state.00~q  & !\string3|KP_state.10~q )) # (!\string3|KP_state.01~q  & (\string3|KP_state.00~q  $ (!\string3|KP_state.10~q )))))

	.dataa(\string3|KP_state.01~q ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string3|KP_state.00~q ),
	.datad(\string3|KP_state.10~q ),
	.cin(gnd),
	.combout(\string3|KP_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \string3|KP_state~8 .lut_mask = 16'h4084;
defparam \string3|KP_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
fiftyfivenm_lcell_comb \string3|KP_state~9 (
// Equation(s):
// \string3|KP_state~9_combout  = (\string3|KP_state~8_combout  & ((\string3|trig_pulse~0_combout ) # (\string3|KP_state.00~q )))

	.dataa(\string3|trig_pulse~0_combout ),
	.datab(gnd),
	.datac(\string3|KP_state.00~q ),
	.datad(\string3|KP_state~8_combout ),
	.cin(gnd),
	.combout(\string3|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \string3|KP_state~9 .lut_mask = 16'hFA00;
defparam \string3|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \string3|KP_state.00 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|KP_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|KP_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|KP_state.00 .is_wysiwyg = "true";
defparam \string3|KP_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
fiftyfivenm_lcell_comb \string3|rden~0 (
// Equation(s):
// \string3|rden~0_combout  = (\string3|KP_state.00~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|KP_state.00~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|rden~0 .lut_mask = 16'hC0C0;
defparam \string3|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \string3|rden (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|rden .is_wysiwyg = "true";
defparam \string3|rden .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N7
dffeas \noise|out24ref_3[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[8] .is_wysiwyg = "true";
defparam \noise|out24ref_3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N19
dffeas \noise|out24ref_3[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[10] .is_wysiwyg = "true";
defparam \noise|out24ref_3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \noise|out24ref_3[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[9] .is_wysiwyg = "true";
defparam \noise|out24ref_3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N13
dffeas \noise|out24ref_3[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[11] .is_wysiwyg = "true";
defparam \noise|out24ref_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[0][6]~10 (
// Equation(s):
// \string3|Mult0|mult_core|romout[0][6]~10_combout  = (\noise|out24ref_3 [8]) # ((\noise|out24ref_3 [10]) # ((\noise|out24ref_3 [9]) # (\noise|out24ref_3 [11])))

	.dataa(\noise|out24ref_3 [8]),
	.datab(\noise|out24ref_3 [10]),
	.datac(\noise|out24ref_3 [9]),
	.datad(\noise|out24ref_3 [11]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[0][6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[0][6]~10 .lut_mask = 16'hFFFE;
defparam \string3|Mult0|mult_core|romout[0][6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \noise|out24ref_3[13]~feeder (
// Equation(s):
// \noise|out24ref_3[13]~feeder_combout  = \noise|out24ref_4 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [13]),
	.cin(gnd),
	.combout(\noise|out24ref_3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[13]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \noise|out24ref_3[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[13] .is_wysiwyg = "true";
defparam \noise|out24ref_3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \noise|out24ref_3[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[12] .is_wysiwyg = "true";
defparam \noise|out24ref_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \noise|out24ref_3[14]~feeder (
// Equation(s):
// \noise|out24ref_3[14]~feeder_combout  = \noise|out24ref_4 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [14]),
	.cin(gnd),
	.combout(\noise|out24ref_3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[14]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N31
dffeas \noise|out24ref_3[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[14] .is_wysiwyg = "true";
defparam \noise|out24ref_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][2]~9 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][2]~9_combout  = \noise|out24ref_3 [14] $ (((\noise|out24ref_3 [13]) # (\noise|out24ref_3 [12])))

	.dataa(gnd),
	.datab(\noise|out24ref_3 [13]),
	.datac(\noise|out24ref_3 [12]),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][2]~9 .lut_mask = 16'h03FC;
defparam \string3|Mult0|mult_core|romout[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][9]~11 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][9]~11_combout  = \noise|out24ref_3 [13] $ (\noise|out24ref_3 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [13]),
	.datad(\noise|out24ref_3 [12]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][9]~11 .lut_mask = 16'h0FF0;
defparam \string3|Mult0|mult_core|romout[1][9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\noise|out24ref_3 [12] & (\string3|Mult0|mult_core|romout[0][6]~10_combout  $ (VCC))) # (!\noise|out24ref_3 [12] & (\string3|Mult0|mult_core|romout[0][6]~10_combout  & VCC))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\noise|out24ref_3 [12] & \string3|Mult0|mult_core|romout[0][6]~10_combout ))

	.dataa(\noise|out24ref_3 [12]),
	.datab(\string3|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\string3|Mult0|mult_core|romout[0][6]~10_combout  & ((\string3|Mult0|mult_core|romout[1][9]~11_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\string3|Mult0|mult_core|romout[1][9]~11_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\string3|Mult0|mult_core|romout[0][6]~10_combout  & ((\string3|Mult0|mult_core|romout[1][9]~11_combout  & 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\string3|Mult0|mult_core|romout[1][9]~11_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\string3|Mult0|mult_core|romout[0][6]~10_combout  & (!\string3|Mult0|mult_core|romout[1][9]~11_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\string3|Mult0|mult_core|romout[0][6]~10_combout  & ((!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\string3|Mult0|mult_core|romout[1][9]~11_combout ))))

	.dataa(\string3|Mult0|mult_core|romout[0][6]~10_combout ),
	.datab(\string3|Mult0|mult_core|romout[1][9]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\string3|Mult0|mult_core|romout[0][6]~10_combout  $ (\string3|Mult0|mult_core|romout[1][2]~9_combout  $ (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\string3|Mult0|mult_core|romout[0][6]~10_combout  & ((\string3|Mult0|mult_core|romout[1][2]~9_combout ) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\string3|Mult0|mult_core|romout[0][6]~10_combout  & (\string3|Mult0|mult_core|romout[1][2]~9_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string3|Mult0|mult_core|romout[0][6]~10_combout ),
	.datab(\string3|Mult0|mult_core|romout[1][2]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
fiftyfivenm_lcell_comb \string3|wr_ptr[0]~feeder (
// Equation(s):
// \string3|wr_ptr[0]~feeder_combout  = \string3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [0]),
	.cin(gnd),
	.combout(\string3|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \string3|wr_ptr[0] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[0] .is_wysiwyg = "true";
defparam \string3|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
fiftyfivenm_lcell_comb \string3|wr_ptr[1]~feeder (
// Equation(s):
// \string3|wr_ptr[1]~feeder_combout  = \string3|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [1]),
	.cin(gnd),
	.combout(\string3|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \string3|wr_ptr[1] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[1] .is_wysiwyg = "true";
defparam \string3|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
fiftyfivenm_lcell_comb \string3|wr_ptr[2]~feeder (
// Equation(s):
// \string3|wr_ptr[2]~feeder_combout  = \string3|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [2]),
	.cin(gnd),
	.combout(\string3|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \string3|wr_ptr[2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[2] .is_wysiwyg = "true";
defparam \string3|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
fiftyfivenm_lcell_comb \string3|wr_ptr[3]~feeder (
// Equation(s):
// \string3|wr_ptr[3]~feeder_combout  = \string3|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \string3|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N11
dffeas \string3|wr_ptr[3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[3] .is_wysiwyg = "true";
defparam \string3|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
fiftyfivenm_lcell_comb \string3|wr_ptr[4]~feeder (
// Equation(s):
// \string3|wr_ptr[4]~feeder_combout  = \string3|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [4]),
	.cin(gnd),
	.combout(\string3|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N29
dffeas \string3|wr_ptr[4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[4] .is_wysiwyg = "true";
defparam \string3|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
fiftyfivenm_lcell_comb \string3|wr_ptr[5]~feeder (
// Equation(s):
// \string3|wr_ptr[5]~feeder_combout  = \string3|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [5]),
	.cin(gnd),
	.combout(\string3|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N23
dffeas \string3|wr_ptr[5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[5] .is_wysiwyg = "true";
defparam \string3|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N0
fiftyfivenm_lcell_comb \string3|wr_ptr[6]~feeder (
// Equation(s):
// \string3|wr_ptr[6]~feeder_combout  = \string3|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [6]),
	.cin(gnd),
	.combout(\string3|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N1
dffeas \string3|wr_ptr[6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[6] .is_wysiwyg = "true";
defparam \string3|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
fiftyfivenm_lcell_comb \string3|wr_ptr[7]~feeder (
// Equation(s):
// \string3|wr_ptr[7]~feeder_combout  = \string3|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [7]),
	.cin(gnd),
	.combout(\string3|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N3
dffeas \string3|wr_ptr[7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[7] .is_wysiwyg = "true";
defparam \string3|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N4
fiftyfivenm_lcell_comb \string3|wr_ptr[8]~feeder (
// Equation(s):
// \string3|wr_ptr[8]~feeder_combout  = \string3|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[8]~feeder .lut_mask = 16'hF0F0;
defparam \string3|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N5
dffeas \string3|wr_ptr[8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[8] .is_wysiwyg = "true";
defparam \string3|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N28
fiftyfivenm_lcell_comb \string3|wr_ptr[9]~feeder (
// Equation(s):
// \string3|wr_ptr[9]~feeder_combout  = \string3|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|count [9]),
	.cin(gnd),
	.combout(\string3|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string3|wr_ptr[9]~feeder .lut_mask = 16'hFF00;
defparam \string3|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N29
dffeas \string3|wr_ptr[9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|wr_ptr[9] .is_wysiwyg = "true";
defparam \string3|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \string3|Mult0|mult_core|romout[0][7]~8_combout  = (!\noise|out24ref_3 [8] & ((\noise|out24ref_3 [9]) # ((\noise|out24ref_3 [10]) # (\noise|out24ref_3 [11]))))

	.dataa(\noise|out24ref_3 [9]),
	.datab(\noise|out24ref_3 [10]),
	.datac(\noise|out24ref_3 [8]),
	.datad(\noise|out24ref_3 [11]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'h0F0E;
defparam \string3|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \noise|out24ref_3[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[15] .is_wysiwyg = "true";
defparam \noise|out24ref_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][3]~combout  = \noise|out24ref_3 [15] $ (((\noise|out24ref_3 [12]) # ((\noise|out24ref_3 [13]) # (\noise|out24ref_3 [14]))))

	.dataa(\noise|out24ref_3 [15]),
	.datab(\noise|out24ref_3 [12]),
	.datac(\noise|out24ref_3 [13]),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][3] .lut_mask = 16'h5556;
defparam \string3|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\string3|Mult0|mult_core|romout[0][7]~8_combout  & ((\string3|Mult0|mult_core|romout[1][3]~combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\string3|Mult0|mult_core|romout[1][3]~combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\string3|Mult0|mult_core|romout[0][7]~8_combout  & ((\string3|Mult0|mult_core|romout[1][3]~combout  & 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\string3|Mult0|mult_core|romout[1][3]~combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\string3|Mult0|mult_core|romout[0][7]~8_combout  & (!\string3|Mult0|mult_core|romout[1][3]~combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\string3|Mult0|mult_core|romout[0][7]~8_combout  & ((!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\string3|Mult0|mult_core|romout[1][3]~combout ))))

	.dataa(\string3|Mult0|mult_core|romout[0][7]~8_combout ),
	.datab(\string3|Mult0|mult_core|romout[1][3]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][6]~4_combout  = (\noise|out24ref_3 [14]) # ((\noise|out24ref_3 [13]) # ((\noise|out24ref_3 [15]) # (\noise|out24ref_3 [12])))

	.dataa(\noise|out24ref_3 [14]),
	.datab(\noise|out24ref_3 [13]),
	.datac(\noise|out24ref_3 [15]),
	.datad(\noise|out24ref_3 [12]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'hFFFE;
defparam \string3|Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \string3|Mult0|mult_core|romout[0][9]~6_combout  = (\noise|out24ref_3 [9] & (\noise|out24ref_3 [10])) # (!\noise|out24ref_3 [9] & ((\noise|out24ref_3 [10] & ((\noise|out24ref_3 [8]))) # (!\noise|out24ref_3 [10] & (\noise|out24ref_3 [11] & 
// !\noise|out24ref_3 [8]))))

	.dataa(\noise|out24ref_3 [9]),
	.datab(\noise|out24ref_3 [10]),
	.datac(\noise|out24ref_3 [11]),
	.datad(\noise|out24ref_3 [8]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hCC98;
defparam \string3|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \string3|Mult0|mult_core|romout[0][8]~7_combout  = (\noise|out24ref_3 [8] & (((\noise|out24ref_3 [9])))) # (!\noise|out24ref_3 [8] & (!\noise|out24ref_3 [9] & ((\noise|out24ref_3 [11]) # (\noise|out24ref_3 [10]))))

	.dataa(\noise|out24ref_3 [8]),
	.datab(\noise|out24ref_3 [11]),
	.datac(\noise|out24ref_3 [10]),
	.datad(\noise|out24ref_3 [9]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'hAA54;
defparam \string3|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\string3|Mult0|mult_core|romout[1][6]~4_combout  $ (\string3|Mult0|mult_core|romout[0][8]~7_combout  $ (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\string3|Mult0|mult_core|romout[1][6]~4_combout  & ((\string3|Mult0|mult_core|romout[0][8]~7_combout ) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\string3|Mult0|mult_core|romout[1][6]~4_combout  & (\string3|Mult0|mult_core|romout[0][8]~7_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string3|Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\string3|Mult0|mult_core|romout[0][8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\string3|Mult0|mult_core|romout[1][6]~4_combout  & ((\string3|Mult0|mult_core|romout[0][9]~6_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\string3|Mult0|mult_core|romout[0][9]~6_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\string3|Mult0|mult_core|romout[1][6]~4_combout  & ((\string3|Mult0|mult_core|romout[0][9]~6_combout  & 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\string3|Mult0|mult_core|romout[0][9]~6_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\string3|Mult0|mult_core|romout[1][6]~4_combout  & (!\string3|Mult0|mult_core|romout[0][9]~6_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\string3|Mult0|mult_core|romout[1][6]~4_combout  & ((!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\string3|Mult0|mult_core|romout[0][9]~6_combout ))))

	.dataa(\string3|Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\string3|Mult0|mult_core|romout[0][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
fiftyfivenm_lcell_comb \noise|out24ref_3[16]~feeder (
// Equation(s):
// \noise|out24ref_3[16]~feeder_combout  = \noise|out24ref_4 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [16]),
	.cin(gnd),
	.combout(\noise|out24ref_3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[16]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \noise|out24ref_3[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_3[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[16] .is_wysiwyg = "true";
defparam \noise|out24ref_3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
fiftyfivenm_lcell_comb \noise|out24ref_3[17]~feeder (
// Equation(s):
// \noise|out24ref_3[17]~feeder_combout  = \noise|out24ref_4 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [17]),
	.cin(gnd),
	.combout(\noise|out24ref_3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[17]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N7
dffeas \noise|out24ref_3[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_3[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[17] .is_wysiwyg = "true";
defparam \noise|out24ref_3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][9]~25 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][9]~25_combout  = \noise|out24ref_3 [16] $ (\noise|out24ref_3 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [16]),
	.datad(\noise|out24ref_3 [17]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][9]~25 .lut_mask = 16'h0FF0;
defparam \string3|Mult0|mult_core|romout[2][9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\noise|out24ref_3 [16] $ (VCC))) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\noise|out24ref_3 [16] & VCC))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \noise|out24ref_3 [16]))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\noise|out24ref_3 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\string3|Mult0|mult_core|romout[2][9]~25_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\string3|Mult0|mult_core|romout[2][9]~25_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\string3|Mult0|mult_core|romout[2][9]~25_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\string3|Mult0|mult_core|romout[2][9]~25_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string3|Mult0|mult_core|romout[2][9]~25_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\string3|Mult0|mult_core|romout[2][9]~25_combout ))))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\string3|Mult0|mult_core|romout[2][9]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y31_N21
dffeas \noise|out24ref_3[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[21] .is_wysiwyg = "true";
defparam \noise|out24ref_3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N1
dffeas \noise|out24ref_3[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[22] .is_wysiwyg = "true";
defparam \noise|out24ref_3[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N25
dffeas \noise|out24ref_3[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[23] .is_wysiwyg = "true";
defparam \noise|out24ref_3[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N11
dffeas \noise|out24ref_3[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\noise|out24ref_4 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[20] .is_wysiwyg = "true";
defparam \noise|out24ref_3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][6]~15 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][6]~15_combout  = (!\noise|out24ref_3 [23] & ((\noise|out24ref_3 [21]) # ((\noise|out24ref_3 [22]) # (\noise|out24ref_3 [20]))))

	.dataa(\noise|out24ref_3 [21]),
	.datab(\noise|out24ref_3 [22]),
	.datac(\noise|out24ref_3 [23]),
	.datad(\noise|out24ref_3 [20]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][6]~15 .lut_mask = 16'h0F0E;
defparam \string3|Mult0|mult_core|romout[3][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
fiftyfivenm_lcell_comb \noise|out24ref_3[18]~feeder (
// Equation(s):
// \noise|out24ref_3[18]~feeder_combout  = \noise|out24ref_4 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_4 [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\noise|out24ref_3[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[18]~feeder .lut_mask = 16'hF0F0;
defparam \noise|out24ref_3[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \noise|out24ref_3[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_3[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[18] .is_wysiwyg = "true";
defparam \noise|out24ref_3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
fiftyfivenm_lcell_comb \noise|out24ref_3[19]~feeder (
// Equation(s):
// \noise|out24ref_3[19]~feeder_combout  = \noise|out24ref_4 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_4 [19]),
	.cin(gnd),
	.combout(\noise|out24ref_3[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \noise|out24ref_3[19]~feeder .lut_mask = 16'hFF00;
defparam \noise|out24ref_3[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \noise|out24ref_3[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\noise|out24ref_3[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noise|out24ref_3[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\noise|out24ref_3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \noise|out24ref_3[19] .is_wysiwyg = "true";
defparam \noise|out24ref_3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][10]~16 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][10]~16_combout  = (\noise|out24ref_3 [19] & ((\noise|out24ref_3 [17]) # ((\noise|out24ref_3 [16]) # (\noise|out24ref_3 [18]))))

	.dataa(\noise|out24ref_3 [17]),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [19]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][10]~16 .lut_mask = 16'hFE00;
defparam \string3|Mult0|mult_core|romout[2][10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][9]~17 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][9]~17_combout  = (\noise|out24ref_3 [17] & (((\noise|out24ref_3 [18])))) # (!\noise|out24ref_3 [17] & ((\noise|out24ref_3 [16] & (\noise|out24ref_3 [18])) # (!\noise|out24ref_3 [16] & (!\noise|out24ref_3 [18] & 
// \noise|out24ref_3 [19]))))

	.dataa(\noise|out24ref_3 [17]),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [19]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][9]~17 .lut_mask = 16'hE1E0;
defparam \string3|Mult0|mult_core|romout[2][9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][8]~18 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][8]~18_combout  = (\noise|out24ref_3 [17] & (\noise|out24ref_3 [16])) # (!\noise|out24ref_3 [17] & (!\noise|out24ref_3 [16] & ((\noise|out24ref_3 [18]) # (\noise|out24ref_3 [19]))))

	.dataa(\noise|out24ref_3 [17]),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [19]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][8]~18 .lut_mask = 16'h9998;
defparam \string3|Mult0|mult_core|romout[2][8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][7]~20 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][7]~20_combout  = (!\noise|out24ref_3 [16] & ((\noise|out24ref_3 [17]) # ((\noise|out24ref_3 [18]) # (\noise|out24ref_3 [19]))))

	.dataa(\noise|out24ref_3 [17]),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [19]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][7]~20 .lut_mask = 16'h3332;
defparam \string3|Mult0|mult_core|romout[2][7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][3]~19 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][3]~19_combout  = \noise|out24ref_3 [23] $ (((\noise|out24ref_3 [20]) # ((\noise|out24ref_3 [22]) # (\noise|out24ref_3 [21]))))

	.dataa(\noise|out24ref_3 [23]),
	.datab(\noise|out24ref_3 [20]),
	.datac(\noise|out24ref_3 [22]),
	.datad(\noise|out24ref_3 [21]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][3]~19 .lut_mask = 16'h5556;
defparam \string3|Mult0|mult_core|romout[3][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][6]~22 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][6]~22_combout  = (\noise|out24ref_3 [17]) # ((\noise|out24ref_3 [16]) # ((\noise|out24ref_3 [18]) # (\noise|out24ref_3 [19])))

	.dataa(\noise|out24ref_3 [17]),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [19]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][6]~22 .lut_mask = 16'hFFFE;
defparam \string3|Mult0|mult_core|romout[2][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][2]~21 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][2]~21_combout  = \noise|out24ref_3 [22] $ (((\noise|out24ref_3 [21]) # (\noise|out24ref_3 [20])))

	.dataa(gnd),
	.datab(\noise|out24ref_3 [21]),
	.datac(\noise|out24ref_3 [20]),
	.datad(\noise|out24ref_3 [22]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][2]~21 .lut_mask = 16'h03FC;
defparam \string3|Mult0|mult_core|romout[3][2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][1]~23 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][1]~23_combout  = \noise|out24ref_3 [21] $ (\noise|out24ref_3 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_3 [21]),
	.datad(\noise|out24ref_3 [20]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][1]~23 .lut_mask = 16'h0FF0;
defparam \string3|Mult0|mult_core|romout[3][1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\string3|Mult0|mult_core|romout[2][6]~22_combout  & (\noise|out24ref_3 [20] $ (VCC))) # (!\string3|Mult0|mult_core|romout[2][6]~22_combout  & (\noise|out24ref_3 [20] & VCC))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\string3|Mult0|mult_core|romout[2][6]~22_combout  & \noise|out24ref_3 [20]))

	.dataa(\string3|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\noise|out24ref_3 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = (\string3|Mult0|mult_core|romout[2][6]~22_combout  & ((\string3|Mult0|mult_core|romout[3][1]~23_combout  & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  & VCC)) # 
// (!\string3|Mult0|mult_core|romout[3][1]~23_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )))) # (!\string3|Mult0|mult_core|romout[2][6]~22_combout  & ((\string3|Mult0|mult_core|romout[3][1]~23_combout  & 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # (!\string3|Mult0|mult_core|romout[3][1]~23_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (GND)))))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\string3|Mult0|mult_core|romout[2][6]~22_combout  & (!\string3|Mult0|mult_core|romout[3][1]~23_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # 
// (!\string3|Mult0|mult_core|romout[2][6]~22_combout  & ((!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (!\string3|Mult0|mult_core|romout[3][1]~23_combout ))))

	.dataa(\string3|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\string3|Mult0|mult_core|romout[3][1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = ((\string3|Mult0|mult_core|romout[2][6]~22_combout  $ (\string3|Mult0|mult_core|romout[3][2]~21_combout  $ (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))) # 
// (GND)
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\string3|Mult0|mult_core|romout[2][6]~22_combout  & ((\string3|Mult0|mult_core|romout[3][2]~21_combout ) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))) # 
// (!\string3|Mult0|mult_core|romout[2][6]~22_combout  & (\string3|Mult0|mult_core|romout[3][2]~21_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))

	.dataa(\string3|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\string3|Mult0|mult_core|romout[3][2]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\string3|Mult0|mult_core|romout[2][7]~20_combout  & ((\string3|Mult0|mult_core|romout[3][3]~19_combout  & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  & VCC)) # 
// (!\string3|Mult0|mult_core|romout[3][3]~19_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )))) # (!\string3|Mult0|mult_core|romout[2][7]~20_combout  & ((\string3|Mult0|mult_core|romout[3][3]~19_combout  & 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\string3|Mult0|mult_core|romout[3][3]~19_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((\string3|Mult0|mult_core|romout[2][7]~20_combout  & (!\string3|Mult0|mult_core|romout[3][3]~19_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # 
// (!\string3|Mult0|mult_core|romout[2][7]~20_combout  & ((!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\string3|Mult0|mult_core|romout[3][3]~19_combout ))))

	.dataa(\string3|Mult0|mult_core|romout[2][7]~20_combout ),
	.datab(\string3|Mult0|mult_core|romout[3][3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = ((\string3|Mult0|mult_core|romout[3][6]~15_combout  $ (\string3|Mult0|mult_core|romout[2][8]~18_combout  $ (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))) # 
// (GND)
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\string3|Mult0|mult_core|romout[3][6]~15_combout  & ((\string3|Mult0|mult_core|romout[2][8]~18_combout ) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))) # 
// (!\string3|Mult0|mult_core|romout[3][6]~15_combout  & (\string3|Mult0|mult_core|romout[2][8]~18_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))

	.dataa(\string3|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string3|Mult0|mult_core|romout[2][8]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\string3|Mult0|mult_core|romout[3][6]~15_combout  & ((\string3|Mult0|mult_core|romout[2][9]~17_combout  & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  & VCC)) 
// # (!\string3|Mult0|mult_core|romout[2][9]~17_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )))) # (!\string3|Mult0|mult_core|romout[3][6]~15_combout  & ((\string3|Mult0|mult_core|romout[2][9]~17_combout  & 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\string3|Mult0|mult_core|romout[2][9]~17_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((\string3|Mult0|mult_core|romout[3][6]~15_combout  & (!\string3|Mult0|mult_core|romout[2][9]~17_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # 
// (!\string3|Mult0|mult_core|romout[3][6]~15_combout  & ((!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\string3|Mult0|mult_core|romout[2][9]~17_combout ))))

	.dataa(\string3|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string3|Mult0|mult_core|romout[2][9]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = ((\string3|Mult0|mult_core|romout[3][6]~15_combout  $ (\string3|Mult0|mult_core|romout[2][10]~16_combout  $ (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))) # 
// (GND)
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\string3|Mult0|mult_core|romout[3][6]~15_combout  & ((\string3|Mult0|mult_core|romout[2][10]~16_combout ) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))) # 
// (!\string3|Mult0|mult_core|romout[3][6]~15_combout  & (\string3|Mult0|mult_core|romout[2][10]~16_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))

	.dataa(\string3|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string3|Mult0|mult_core|romout[2][10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][10]~0 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][10]~0_combout  = (\noise|out24ref_3 [15] & ((\noise|out24ref_3 [12]) # ((\noise|out24ref_3 [13]) # (\noise|out24ref_3 [14]))))

	.dataa(\noise|out24ref_3 [12]),
	.datab(\noise|out24ref_3 [15]),
	.datac(\noise|out24ref_3 [13]),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][10]~0 .lut_mask = 16'hCCC8;
defparam \string3|Mult0|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][9]~1_combout  = (\noise|out24ref_3 [12] & (((\noise|out24ref_3 [14])))) # (!\noise|out24ref_3 [12] & ((\noise|out24ref_3 [13] & ((\noise|out24ref_3 [14]))) # (!\noise|out24ref_3 [13] & (\noise|out24ref_3 [15] & 
// !\noise|out24ref_3 [14]))))

	.dataa(\noise|out24ref_3 [12]),
	.datab(\noise|out24ref_3 [15]),
	.datac(\noise|out24ref_3 [13]),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'hFA04;
defparam \string3|Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][8]~2_combout  = (\noise|out24ref_3 [12] & (((\noise|out24ref_3 [13])))) # (!\noise|out24ref_3 [12] & (!\noise|out24ref_3 [13] & ((\noise|out24ref_3 [15]) # (\noise|out24ref_3 [14]))))

	.dataa(\noise|out24ref_3 [12]),
	.datab(\noise|out24ref_3 [15]),
	.datac(\noise|out24ref_3 [13]),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'hA5A4;
defparam \string3|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \string3|Mult0|mult_core|romout[1][7]~3_combout  = (!\noise|out24ref_3 [12] & ((\noise|out24ref_3 [15]) # ((\noise|out24ref_3 [13]) # (\noise|out24ref_3 [14]))))

	.dataa(\noise|out24ref_3 [12]),
	.datab(\noise|out24ref_3 [15]),
	.datac(\noise|out24ref_3 [13]),
	.datad(\noise|out24ref_3 [14]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'h5554;
defparam \string3|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \string3|Mult0|mult_core|romout[0][10]~5_combout  = (\noise|out24ref_3 [11] & ((\noise|out24ref_3 [8]) # ((\noise|out24ref_3 [9]) # (\noise|out24ref_3 [10]))))

	.dataa(\noise|out24ref_3 [8]),
	.datab(\noise|out24ref_3 [9]),
	.datac(\noise|out24ref_3 [10]),
	.datad(\noise|out24ref_3 [11]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hFE00;
defparam \string3|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\string3|Mult0|mult_core|romout[1][6]~4_combout  $ (\string3|Mult0|mult_core|romout[0][10]~5_combout  $ (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # 
// (GND)
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\string3|Mult0|mult_core|romout[1][6]~4_combout  & ((\string3|Mult0|mult_core|romout[0][10]~5_combout ) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\string3|Mult0|mult_core|romout[1][6]~4_combout  & (\string3|Mult0|mult_core|romout[0][10]~5_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string3|Mult0|mult_core|romout[1][6]~4_combout ),
	.datab(\string3|Mult0|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\string3|Mult0|mult_core|romout[1][7]~3_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\string3|Mult0|mult_core|romout[1][7]~3_combout  & 
// ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\string3|Mult0|mult_core|romout[1][7]~3_combout ))

	.dataa(\string3|Mult0|mult_core|romout[1][7]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\string3|Mult0|mult_core|romout[1][8]~2_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\string3|Mult0|mult_core|romout[1][8]~2_combout  
// & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\string3|Mult0|mult_core|romout[1][8]~2_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\string3|Mult0|mult_core|romout[1][8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\string3|Mult0|mult_core|romout[1][9]~1_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\string3|Mult0|mult_core|romout[1][9]~1_combout  & 
// ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\string3|Mult0|mult_core|romout[1][9]~1_combout ))

	.dataa(gnd),
	.datab(\string3|Mult0|mult_core|romout[1][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = (\string3|Mult0|mult_core|romout[1][10]~0_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (GND))) # 
// (!\string3|Mult0|mult_core|romout[1][10]~0_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  & VCC))
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\string3|Mult0|mult_core|romout[1][10]~0_combout  & !\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))

	.dataa(gnd),
	.datab(\string3|Mult0|mult_core|romout[1][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hC30C;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'hF0F0;
defparam \string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][3] (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][3]~combout  = \noise|out24ref_3 [19] $ (((\noise|out24ref_3 [17]) # ((\noise|out24ref_3 [16]) # (\noise|out24ref_3 [18]))))

	.dataa(\noise|out24ref_3 [17]),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [19]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][3] .lut_mask = 16'h01FE;
defparam \string3|Mult0|mult_core|romout[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[2][2]~24 (
// Equation(s):
// \string3|Mult0|mult_core|romout[2][2]~24_combout  = \noise|out24ref_3 [18] $ (((\noise|out24ref_3 [16]) # (\noise|out24ref_3 [17])))

	.dataa(gnd),
	.datab(\noise|out24ref_3 [16]),
	.datac(\noise|out24ref_3 [18]),
	.datad(\noise|out24ref_3 [17]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[2][2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[2][2]~24 .lut_mask = 16'h0F3C;
defparam \string3|Mult0|mult_core|romout[2][2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\string3|Mult0|mult_core|romout[2][2]~24_combout  $ (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\string3|Mult0|mult_core|romout[2][2]~24_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\string3|Mult0|mult_core|romout[2][2]~24_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string3|Mult0|mult_core|romout[2][2]~24_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\string3|Mult0|mult_core|romout[2][3]~combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\string3|Mult0|mult_core|romout[2][3]~combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\string3|Mult0|mult_core|romout[2][3]~combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\string3|Mult0|mult_core|romout[2][3]~combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\string3|Mult0|mult_core|romout[2][3]~combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ))))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  & VCC)) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )))) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  $ (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  $ (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
fiftyfivenm_lcell_comb \string3|filt0|del~3 (
// Equation(s):
// \string3|filt0|del~3_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][22]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~3 .lut_mask = 16'hF000;
defparam \string3|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \string3|filt0|del[1][22] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][22] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
fiftyfivenm_lcell_comb \string3|filt0|Add1~44 (
// Equation(s):
// \string3|filt0|Add1~44_combout  = ((\string3|filt0|del[1][23]~q  $ (\string3|filt0|del[0][23]~q  $ (!\string3|filt0|Add1~43 )))) # (GND)
// \string3|filt0|Add1~45  = CARRY((\string3|filt0|del[1][23]~q  & ((\string3|filt0|del[0][23]~q ) # (!\string3|filt0|Add1~43 ))) # (!\string3|filt0|del[1][23]~q  & (\string3|filt0|del[0][23]~q  & !\string3|filt0|Add1~43 )))

	.dataa(\string3|filt0|del[1][23]~q ),
	.datab(\string3|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~43 ),
	.combout(\string3|filt0|Add1~44_combout ),
	.cout(\string3|filt0|Add1~45 ));
// synopsys translate_off
defparam \string3|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
fiftyfivenm_lcell_comb \string3|filt0|Add1~46 (
// Equation(s):
// \string3|filt0|Add1~46_combout  = \string3|filt0|del[1][23]~q  $ (\string3|filt0|del[0][23]~q  $ (\string3|filt0|Add1~45 ))

	.dataa(\string3|filt0|del[1][23]~q ),
	.datab(\string3|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\string3|filt0|Add1~45 ),
	.combout(\string3|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|Add1~46 .lut_mask = 16'h9696;
defparam \string3|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
fiftyfivenm_lcell_comb \string3|filt0|del~44 (
// Equation(s):
// \string3|filt0|del~44_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][23]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~44 .lut_mask = 16'hF000;
defparam \string3|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N29
dffeas \string3|filt0|del[2][23] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][23] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
fiftyfivenm_lcell_comb \string3|filt0|del~45 (
// Equation(s):
// \string3|filt0|del~45_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][23]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~45 .lut_mask = 16'hF000;
defparam \string3|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N27
dffeas \string3|filt0|del[3][23] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][23] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
fiftyfivenm_lcell_comb \string3|filt0|del~46 (
// Equation(s):
// \string3|filt0|del~46_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][22]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~46 .lut_mask = 16'hF000;
defparam \string3|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \string3|filt0|del[2][22] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][22] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N30
fiftyfivenm_lcell_comb \string3|filt0|del~47 (
// Equation(s):
// \string3|filt0|del~47_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][22]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~47 .lut_mask = 16'hF000;
defparam \string3|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N31
dffeas \string3|filt0|del[3][22] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][22] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
fiftyfivenm_lcell_comb \string3|filt0|del~51 (
// Equation(s):
// \string3|filt0|del~51_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][20]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~51 .lut_mask = 16'hF000;
defparam \string3|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N7
dffeas \string3|filt0|del[3][20] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][20] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
fiftyfivenm_lcell_comb \string3|filt0|del~52 (
// Equation(s):
// \string3|filt0|del~52_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][19]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][19]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~52 .lut_mask = 16'hF000;
defparam \string3|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N21
dffeas \string3|filt0|del[2][19] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][19] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
fiftyfivenm_lcell_comb \string3|filt0|del~53 (
// Equation(s):
// \string3|filt0|del~53_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][19]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][19]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~53 .lut_mask = 16'hF000;
defparam \string3|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \string3|filt0|del[3][19] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][19] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][8]~13 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][8]~13_combout  = (\noise|out24ref_3 [21] & ((\noise|out24ref_3 [23]) # ((\noise|out24ref_3 [20])))) # (!\noise|out24ref_3 [21] & (!\noise|out24ref_3 [23] & (!\noise|out24ref_3 [20] & \noise|out24ref_3 [22])))

	.dataa(\noise|out24ref_3 [21]),
	.datab(\noise|out24ref_3 [23]),
	.datac(\noise|out24ref_3 [20]),
	.datad(\noise|out24ref_3 [22]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][8]~13 .lut_mask = 16'hA9A8;
defparam \string3|Mult0|mult_core|romout[3][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][7]~14 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][7]~14_combout  = (\noise|out24ref_3 [23] & (((\noise|out24ref_3 [20])))) # (!\noise|out24ref_3 [23] & (!\noise|out24ref_3 [20] & ((\noise|out24ref_3 [21]) # (\noise|out24ref_3 [22]))))

	.dataa(\noise|out24ref_3 [21]),
	.datab(\noise|out24ref_3 [23]),
	.datac(\noise|out24ref_3 [20]),
	.datad(\noise|out24ref_3 [22]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][7]~14 .lut_mask = 16'hC3C2;
defparam \string3|Mult0|mult_core|romout[3][7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = (\string3|Mult0|mult_core|romout[3][7]~14_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 )) # (!\string3|Mult0|mult_core|romout[3][7]~14_combout  & 
// ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (GND)))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  = CARRY((!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (!\string3|Mult0|mult_core|romout[3][7]~14_combout ))

	.dataa(gnd),
	.datab(\string3|Mult0|mult_core|romout[3][7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  = (\string3|Mult0|mult_core|romout[3][8]~13_combout  & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  $ (GND))) # 
// (!\string3|Mult0|mult_core|romout[3][8]~13_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  & VCC))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  = CARRY((\string3|Mult0|mult_core|romout[3][8]~13_combout  & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ))

	.dataa(\string3|Mult0|mult_core|romout[3][8]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  & VCC)) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )))) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  $ (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y32_N0
fiftyfivenm_mac_mult \string3|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\string3|filt0|regq[23]~70_combout ,\string3|filt0|regq[22]~68_combout ,\string3|filt0|regq[21]~66_combout ,\string3|filt0|regq[20]~64_combout ,\string3|filt0|regq[19]~62_combout ,\string3|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string3|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \string3|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \string3|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \string3|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \string3|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \string3|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y32_N2
fiftyfivenm_mac_out \string3|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string3|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\string3|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\string3|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\string3|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\string3|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\string3|Mult1|auto_generated|mac_mult3~dataout ,\string3|Mult1|auto_generated|mac_mult3~16 ,
\string3|Mult1|auto_generated|mac_mult3~15 ,\string3|Mult1|auto_generated|mac_mult3~14 ,\string3|Mult1|auto_generated|mac_mult3~13 ,\string3|Mult1|auto_generated|mac_mult3~12 ,\string3|Mult1|auto_generated|mac_mult3~11 ,
\string3|Mult1|auto_generated|mac_mult3~10 ,\string3|Mult1|auto_generated|mac_mult3~9 ,\string3|Mult1|auto_generated|mac_mult3~8 ,\string3|Mult1|auto_generated|mac_mult3~7 ,\string3|Mult1|auto_generated|mac_mult3~6 ,\string3|Mult1|auto_generated|mac_mult3~5 ,
\string3|Mult1|auto_generated|mac_mult3~4 ,\string3|Mult1|auto_generated|mac_mult3~3 ,\string3|Mult1|auto_generated|mac_mult3~2 ,\string3|Mult1|auto_generated|mac_mult3~1 ,\string3|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string3|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \string3|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \string3|Mult1|auto_generated|op_2~0_combout  = \string3|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \string3|Mult1|auto_generated|op_2~1  = CARRY(\string3|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|Mult1|auto_generated|op_2~0_combout ),
	.cout(\string3|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \string3|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \string3|Mult1|auto_generated|op_2~2_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\string3|Mult1|auto_generated|op_2~1 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\string3|Mult1|auto_generated|op_2~1 ) # (GND)))
// \string3|Mult1|auto_generated|op_2~3  = CARRY((!\string3|Mult1|auto_generated|op_2~1 ) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_2~1 ),
	.combout(\string3|Mult1|auto_generated|op_2~2_combout ),
	.cout(\string3|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_2~2 .lut_mask = 16'h5A5F;
defparam \string3|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \string3|Mult1|auto_generated|op_2~4_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT14  & (\string3|Mult1|auto_generated|op_2~3  $ (GND))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\string3|Mult1|auto_generated|op_2~3  & VCC))
// \string3|Mult1|auto_generated|op_2~5  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT14  & !\string3|Mult1|auto_generated|op_2~3 ))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_2~3 ),
	.combout(\string3|Mult1|auto_generated|op_2~4_combout ),
	.cout(\string3|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_2~4 .lut_mask = 16'hA50A;
defparam \string3|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[3][9]~12 (
// Equation(s):
// \string3|Mult0|mult_core|romout[3][9]~12_combout  = (\noise|out24ref_3 [22] & ((\noise|out24ref_3 [21]) # ((\noise|out24ref_3 [23]) # (\noise|out24ref_3 [20]))))

	.dataa(\noise|out24ref_3 [21]),
	.datab(\noise|out24ref_3 [23]),
	.datac(\noise|out24ref_3 [20]),
	.datad(\noise|out24ref_3 [22]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[3][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[3][9]~12 .lut_mask = 16'hFE00;
defparam \string3|Mult0|mult_core|romout[3][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  = (\string3|Mult0|mult_core|romout[3][9]~12_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 )) # (!\string3|Mult0|mult_core|romout[3][9]~12_combout  & 
// ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (GND)))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  = CARRY((!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (!\string3|Mult0|mult_core|romout[3][9]~12_combout ))

	.dataa(gnd),
	.datab(\string3|Mult0|mult_core|romout[3][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  & VCC)) # (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )))) # 
// (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ))))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \string3|Mult1|auto_generated|op_2~6_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\string3|Mult1|auto_generated|op_2~5 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\string3|Mult1|auto_generated|op_2~5 ) # (GND)))
// \string3|Mult1|auto_generated|op_2~7  = CARRY((!\string3|Mult1|auto_generated|op_2~5 ) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(gnd),
	.datab(\string3|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_2~5 ),
	.combout(\string3|Mult1|auto_generated|op_2~6_combout ),
	.cout(\string3|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_2~6 .lut_mask = 16'h3C3F;
defparam \string3|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~28_combout  = (\string3|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\string3|Mult1|auto_generated|op_1~27 ))) # (!\string3|Mult1|auto_generated|op_2~4_combout  & (\string3|Mult1|auto_generated|op_1~27  $ (GND)))
// \string3|Mult1|auto_generated|op_1~29  = CARRY((\string3|Mult1|auto_generated|op_2~4_combout ) # (!\string3|Mult1|auto_generated|op_1~27 ))

	.dataa(\string3|Mult1|auto_generated|op_2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~27 ),
	.combout(\string3|Mult1|auto_generated|op_1~28_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~28 .lut_mask = 16'h5AAF;
defparam \string3|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~30_combout  = (\string3|Mult1|auto_generated|op_2~6_combout  & (\string3|Mult1|auto_generated|op_1~29  & VCC)) # (!\string3|Mult1|auto_generated|op_2~6_combout  & (!\string3|Mult1|auto_generated|op_1~29 ))
// \string3|Mult1|auto_generated|op_1~31  = CARRY((!\string3|Mult1|auto_generated|op_2~6_combout  & !\string3|Mult1|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\string3|Mult1|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~29 ),
	.combout(\string3|Mult1|auto_generated|op_1~30_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \string3|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~30_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.datad(\string3|Mult1|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'hFA50;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N5
dffeas \string3|d[21] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[21] .is_wysiwyg = "true";
defparam \string3|d[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \string3|Mult1|auto_generated|op_2~8_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT16  & (\string3|Mult1|auto_generated|op_2~7  $ (GND))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\string3|Mult1|auto_generated|op_2~7  & VCC))
// \string3|Mult1|auto_generated|op_2~9  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT16  & !\string3|Mult1|auto_generated|op_2~7 ))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_2~7 ),
	.combout(\string3|Mult1|auto_generated|op_2~8_combout ),
	.cout(\string3|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \string3|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~32_combout  = (\string3|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\string3|Mult1|auto_generated|op_1~31 ))) # (!\string3|Mult1|auto_generated|op_2~8_combout  & (\string3|Mult1|auto_generated|op_1~31  $ (GND)))
// \string3|Mult1|auto_generated|op_1~33  = CARRY((\string3|Mult1|auto_generated|op_2~8_combout ) # (!\string3|Mult1|auto_generated|op_1~31 ))

	.dataa(\string3|Mult1|auto_generated|op_2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~31 ),
	.combout(\string3|Mult1|auto_generated|op_1~32_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~32 .lut_mask = 16'h5AAF;
defparam \string3|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  = (\noise|out24ref_3 [23] & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  $ (GND))) # (!\noise|out24ref_3 [23] & 
// (!\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  & VCC))
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  = CARRY((\noise|out24ref_3 [23] & !\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ))

	.dataa(gnd),
	.datab(\noise|out24ref_3 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.cout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .lut_mask = 16'hC30C;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  $ 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ) # 
// (!\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # (!\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & 
// !\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~32_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult1|auto_generated|op_1~32_combout ),
	.datad(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 16'hF5A0;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N11
dffeas \string3|d[22] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[22] .is_wysiwyg = "true";
defparam \string3|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 (
// Equation(s):
// \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  = \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  $ (\noise|out24ref_3 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_3 [23]),
	.cin(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ),
	.combout(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = \string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  $ (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ))

	.dataa(\string3|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h9696;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \string3|Mult1|auto_generated|op_2~10_combout  = \string3|Mult1|auto_generated|op_2~9  $ (\string3|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\string3|Mult1|auto_generated|op_2~9 ),
	.combout(\string3|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \string3|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~34_combout  = \string3|Mult1|auto_generated|op_1~33  $ (!\string3|Mult1|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|Mult1|auto_generated|op_2~10_combout ),
	.cin(\string3|Mult1|auto_generated|op_1~33 ),
	.combout(\string3|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \string3|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~34_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.datad(\string3|Mult1|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'hFA50;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N1
dffeas \string3|d[23] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[23] .is_wysiwyg = "true";
defparam \string3|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string3|d [23],\string3|d [22],\string3|d [21],\string3|d [20],\string3|d [19],\string3|d [18],\string3|d [17],\string3|d [16],\string3|d [15]}),
	.portaaddr({\string3|wr_ptr [9],\string3|wr_ptr [8],\string3|wr_ptr [7],\string3|wr_ptr [6],\string3|wr_ptr [5],\string3|wr_ptr [4],\string3|wr_ptr [3],\string3|wr_ptr [2],\string3|wr_ptr [1],\string3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string3|wr_ptr [9],\string3|wr_ptr [8],\string3|wr_ptr [7],\string3|wr_ptr [6],\string3|wr_ptr [5],\string3|wr_ptr [4],\string3|wr_ptr [3],\string3|wr_ptr [2],\string3|wr_ptr [1],\string3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
fiftyfivenm_lcell_comb \string3|filt0|del~16 (
// Equation(s):
// \string3|filt0|del~16_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\string3|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~16 .lut_mask = 16'hF000;
defparam \string3|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N29
dffeas \string3|filt0|del[0][15] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][15] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
fiftyfivenm_lcell_comb \string3|filt0|del~17 (
// Equation(s):
// \string3|filt0|del~17_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][15]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~17 .lut_mask = 16'hF000;
defparam \string3|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N31
dffeas \string3|filt0|del[1][15] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][15] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N30
fiftyfivenm_lcell_comb \string3|filt0|del~25 (
// Equation(s):
// \string3|filt0|del~25_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][11]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[0][11]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~25 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N31
dffeas \string3|filt0|del[1][11] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][11] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N18
fiftyfivenm_lcell_comb \string3|filt0|del~29 (
// Equation(s):
// \string3|filt0|del~29_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][9]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[0][9]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~29 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N19
dffeas \string3|filt0|del[1][9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][9] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
fiftyfivenm_lcell_comb \string3|filt0|Add1~0 (
// Equation(s):
// \string3|filt0|Add1~0_combout  = (\string3|filt0|del[1][2]~q  & (\string3|filt0|del[0][2]~q  $ (VCC))) # (!\string3|filt0|del[1][2]~q  & (\string3|filt0|del[0][2]~q  & VCC))
// \string3|filt0|Add1~1  = CARRY((\string3|filt0|del[1][2]~q  & \string3|filt0|del[0][2]~q ))

	.dataa(\string3|filt0|del[1][2]~q ),
	.datab(\string3|filt0|del[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|filt0|Add1~0_combout ),
	.cout(\string3|filt0|Add1~1 ));
// synopsys translate_off
defparam \string3|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \string3|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
fiftyfivenm_lcell_comb \string3|filt0|Add1~2 (
// Equation(s):
// \string3|filt0|Add1~2_combout  = (\string3|filt0|del[1][3]~q  & ((\string3|filt0|del[0][3]~q  & (\string3|filt0|Add1~1  & VCC)) # (!\string3|filt0|del[0][3]~q  & (!\string3|filt0|Add1~1 )))) # (!\string3|filt0|del[1][3]~q  & ((\string3|filt0|del[0][3]~q  
// & (!\string3|filt0|Add1~1 )) # (!\string3|filt0|del[0][3]~q  & ((\string3|filt0|Add1~1 ) # (GND)))))
// \string3|filt0|Add1~3  = CARRY((\string3|filt0|del[1][3]~q  & (!\string3|filt0|del[0][3]~q  & !\string3|filt0|Add1~1 )) # (!\string3|filt0|del[1][3]~q  & ((!\string3|filt0|Add1~1 ) # (!\string3|filt0|del[0][3]~q ))))

	.dataa(\string3|filt0|del[1][3]~q ),
	.datab(\string3|filt0|del[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~1 ),
	.combout(\string3|filt0|Add1~2_combout ),
	.cout(\string3|filt0|Add1~3 ));
// synopsys translate_off
defparam \string3|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
fiftyfivenm_lcell_comb \string3|filt0|Add1~4 (
// Equation(s):
// \string3|filt0|Add1~4_combout  = ((\string3|filt0|del[0][4]~q  $ (\string3|filt0|del[1][4]~q  $ (!\string3|filt0|Add1~3 )))) # (GND)
// \string3|filt0|Add1~5  = CARRY((\string3|filt0|del[0][4]~q  & ((\string3|filt0|del[1][4]~q ) # (!\string3|filt0|Add1~3 ))) # (!\string3|filt0|del[0][4]~q  & (\string3|filt0|del[1][4]~q  & !\string3|filt0|Add1~3 )))

	.dataa(\string3|filt0|del[0][4]~q ),
	.datab(\string3|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~3 ),
	.combout(\string3|filt0|Add1~4_combout ),
	.cout(\string3|filt0|Add1~5 ));
// synopsys translate_off
defparam \string3|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
fiftyfivenm_lcell_comb \string3|filt0|Add1~6 (
// Equation(s):
// \string3|filt0|Add1~6_combout  = (\string3|filt0|del[0][5]~q  & ((\string3|filt0|del[1][5]~q  & (\string3|filt0|Add1~5  & VCC)) # (!\string3|filt0|del[1][5]~q  & (!\string3|filt0|Add1~5 )))) # (!\string3|filt0|del[0][5]~q  & ((\string3|filt0|del[1][5]~q  
// & (!\string3|filt0|Add1~5 )) # (!\string3|filt0|del[1][5]~q  & ((\string3|filt0|Add1~5 ) # (GND)))))
// \string3|filt0|Add1~7  = CARRY((\string3|filt0|del[0][5]~q  & (!\string3|filt0|del[1][5]~q  & !\string3|filt0|Add1~5 )) # (!\string3|filt0|del[0][5]~q  & ((!\string3|filt0|Add1~5 ) # (!\string3|filt0|del[1][5]~q ))))

	.dataa(\string3|filt0|del[0][5]~q ),
	.datab(\string3|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~5 ),
	.combout(\string3|filt0|Add1~6_combout ),
	.cout(\string3|filt0|Add1~7 ));
// synopsys translate_off
defparam \string3|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
fiftyfivenm_lcell_comb \string3|filt0|Add1~8 (
// Equation(s):
// \string3|filt0|Add1~8_combout  = ((\string3|filt0|del[1][6]~q  $ (\string3|filt0|del[0][6]~q  $ (!\string3|filt0|Add1~7 )))) # (GND)
// \string3|filt0|Add1~9  = CARRY((\string3|filt0|del[1][6]~q  & ((\string3|filt0|del[0][6]~q ) # (!\string3|filt0|Add1~7 ))) # (!\string3|filt0|del[1][6]~q  & (\string3|filt0|del[0][6]~q  & !\string3|filt0|Add1~7 )))

	.dataa(\string3|filt0|del[1][6]~q ),
	.datab(\string3|filt0|del[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~7 ),
	.combout(\string3|filt0|Add1~8_combout ),
	.cout(\string3|filt0|Add1~9 ));
// synopsys translate_off
defparam \string3|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
fiftyfivenm_lcell_comb \string3|filt0|Add1~10 (
// Equation(s):
// \string3|filt0|Add1~10_combout  = (\string3|filt0|del[1][7]~q  & ((\string3|filt0|del[0][7]~q  & (\string3|filt0|Add1~9  & VCC)) # (!\string3|filt0|del[0][7]~q  & (!\string3|filt0|Add1~9 )))) # (!\string3|filt0|del[1][7]~q  & ((\string3|filt0|del[0][7]~q  
// & (!\string3|filt0|Add1~9 )) # (!\string3|filt0|del[0][7]~q  & ((\string3|filt0|Add1~9 ) # (GND)))))
// \string3|filt0|Add1~11  = CARRY((\string3|filt0|del[1][7]~q  & (!\string3|filt0|del[0][7]~q  & !\string3|filt0|Add1~9 )) # (!\string3|filt0|del[1][7]~q  & ((!\string3|filt0|Add1~9 ) # (!\string3|filt0|del[0][7]~q ))))

	.dataa(\string3|filt0|del[1][7]~q ),
	.datab(\string3|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~9 ),
	.combout(\string3|filt0|Add1~10_combout ),
	.cout(\string3|filt0|Add1~11 ));
// synopsys translate_off
defparam \string3|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
fiftyfivenm_lcell_comb \string3|filt0|Add1~12 (
// Equation(s):
// \string3|filt0|Add1~12_combout  = ((\string3|filt0|del[1][8]~q  $ (\string3|filt0|del[0][8]~q  $ (!\string3|filt0|Add1~11 )))) # (GND)
// \string3|filt0|Add1~13  = CARRY((\string3|filt0|del[1][8]~q  & ((\string3|filt0|del[0][8]~q ) # (!\string3|filt0|Add1~11 ))) # (!\string3|filt0|del[1][8]~q  & (\string3|filt0|del[0][8]~q  & !\string3|filt0|Add1~11 )))

	.dataa(\string3|filt0|del[1][8]~q ),
	.datab(\string3|filt0|del[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~11 ),
	.combout(\string3|filt0|Add1~12_combout ),
	.cout(\string3|filt0|Add1~13 ));
// synopsys translate_off
defparam \string3|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
fiftyfivenm_lcell_comb \string3|filt0|Add1~14 (
// Equation(s):
// \string3|filt0|Add1~14_combout  = (\string3|filt0|del[0][9]~q  & ((\string3|filt0|del[1][9]~q  & (\string3|filt0|Add1~13  & VCC)) # (!\string3|filt0|del[1][9]~q  & (!\string3|filt0|Add1~13 )))) # (!\string3|filt0|del[0][9]~q  & 
// ((\string3|filt0|del[1][9]~q  & (!\string3|filt0|Add1~13 )) # (!\string3|filt0|del[1][9]~q  & ((\string3|filt0|Add1~13 ) # (GND)))))
// \string3|filt0|Add1~15  = CARRY((\string3|filt0|del[0][9]~q  & (!\string3|filt0|del[1][9]~q  & !\string3|filt0|Add1~13 )) # (!\string3|filt0|del[0][9]~q  & ((!\string3|filt0|Add1~13 ) # (!\string3|filt0|del[1][9]~q ))))

	.dataa(\string3|filt0|del[0][9]~q ),
	.datab(\string3|filt0|del[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~13 ),
	.combout(\string3|filt0|Add1~14_combout ),
	.cout(\string3|filt0|Add1~15 ));
// synopsys translate_off
defparam \string3|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
fiftyfivenm_lcell_comb \string3|filt0|Add1~16 (
// Equation(s):
// \string3|filt0|Add1~16_combout  = ((\string3|filt0|del[0][10]~q  $ (\string3|filt0|del[1][10]~q  $ (!\string3|filt0|Add1~15 )))) # (GND)
// \string3|filt0|Add1~17  = CARRY((\string3|filt0|del[0][10]~q  & ((\string3|filt0|del[1][10]~q ) # (!\string3|filt0|Add1~15 ))) # (!\string3|filt0|del[0][10]~q  & (\string3|filt0|del[1][10]~q  & !\string3|filt0|Add1~15 )))

	.dataa(\string3|filt0|del[0][10]~q ),
	.datab(\string3|filt0|del[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~15 ),
	.combout(\string3|filt0|Add1~16_combout ),
	.cout(\string3|filt0|Add1~17 ));
// synopsys translate_off
defparam \string3|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
fiftyfivenm_lcell_comb \string3|filt0|Add1~18 (
// Equation(s):
// \string3|filt0|Add1~18_combout  = (\string3|filt0|del[0][11]~q  & ((\string3|filt0|del[1][11]~q  & (\string3|filt0|Add1~17  & VCC)) # (!\string3|filt0|del[1][11]~q  & (!\string3|filt0|Add1~17 )))) # (!\string3|filt0|del[0][11]~q  & 
// ((\string3|filt0|del[1][11]~q  & (!\string3|filt0|Add1~17 )) # (!\string3|filt0|del[1][11]~q  & ((\string3|filt0|Add1~17 ) # (GND)))))
// \string3|filt0|Add1~19  = CARRY((\string3|filt0|del[0][11]~q  & (!\string3|filt0|del[1][11]~q  & !\string3|filt0|Add1~17 )) # (!\string3|filt0|del[0][11]~q  & ((!\string3|filt0|Add1~17 ) # (!\string3|filt0|del[1][11]~q ))))

	.dataa(\string3|filt0|del[0][11]~q ),
	.datab(\string3|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~17 ),
	.combout(\string3|filt0|Add1~18_combout ),
	.cout(\string3|filt0|Add1~19 ));
// synopsys translate_off
defparam \string3|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
fiftyfivenm_lcell_comb \string3|filt0|Add1~20 (
// Equation(s):
// \string3|filt0|Add1~20_combout  = ((\string3|filt0|del[1][12]~q  $ (\string3|filt0|del[0][12]~q  $ (!\string3|filt0|Add1~19 )))) # (GND)
// \string3|filt0|Add1~21  = CARRY((\string3|filt0|del[1][12]~q  & ((\string3|filt0|del[0][12]~q ) # (!\string3|filt0|Add1~19 ))) # (!\string3|filt0|del[1][12]~q  & (\string3|filt0|del[0][12]~q  & !\string3|filt0|Add1~19 )))

	.dataa(\string3|filt0|del[1][12]~q ),
	.datab(\string3|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~19 ),
	.combout(\string3|filt0|Add1~20_combout ),
	.cout(\string3|filt0|Add1~21 ));
// synopsys translate_off
defparam \string3|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
fiftyfivenm_lcell_comb \string3|filt0|Add1~22 (
// Equation(s):
// \string3|filt0|Add1~22_combout  = (\string3|filt0|del[1][13]~q  & ((\string3|filt0|del[0][13]~q  & (\string3|filt0|Add1~21  & VCC)) # (!\string3|filt0|del[0][13]~q  & (!\string3|filt0|Add1~21 )))) # (!\string3|filt0|del[1][13]~q  & 
// ((\string3|filt0|del[0][13]~q  & (!\string3|filt0|Add1~21 )) # (!\string3|filt0|del[0][13]~q  & ((\string3|filt0|Add1~21 ) # (GND)))))
// \string3|filt0|Add1~23  = CARRY((\string3|filt0|del[1][13]~q  & (!\string3|filt0|del[0][13]~q  & !\string3|filt0|Add1~21 )) # (!\string3|filt0|del[1][13]~q  & ((!\string3|filt0|Add1~21 ) # (!\string3|filt0|del[0][13]~q ))))

	.dataa(\string3|filt0|del[1][13]~q ),
	.datab(\string3|filt0|del[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~21 ),
	.combout(\string3|filt0|Add1~22_combout ),
	.cout(\string3|filt0|Add1~23 ));
// synopsys translate_off
defparam \string3|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
fiftyfivenm_lcell_comb \string3|filt0|Add1~24 (
// Equation(s):
// \string3|filt0|Add1~24_combout  = ((\string3|filt0|del[0][14]~q  $ (\string3|filt0|del[1][14]~q  $ (!\string3|filt0|Add1~23 )))) # (GND)
// \string3|filt0|Add1~25  = CARRY((\string3|filt0|del[0][14]~q  & ((\string3|filt0|del[1][14]~q ) # (!\string3|filt0|Add1~23 ))) # (!\string3|filt0|del[0][14]~q  & (\string3|filt0|del[1][14]~q  & !\string3|filt0|Add1~23 )))

	.dataa(\string3|filt0|del[0][14]~q ),
	.datab(\string3|filt0|del[1][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~23 ),
	.combout(\string3|filt0|Add1~24_combout ),
	.cout(\string3|filt0|Add1~25 ));
// synopsys translate_off
defparam \string3|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
fiftyfivenm_lcell_comb \string3|filt0|Add1~26 (
// Equation(s):
// \string3|filt0|Add1~26_combout  = (\string3|filt0|del[1][15]~q  & ((\string3|filt0|del[0][15]~q  & (\string3|filt0|Add1~25  & VCC)) # (!\string3|filt0|del[0][15]~q  & (!\string3|filt0|Add1~25 )))) # (!\string3|filt0|del[1][15]~q  & 
// ((\string3|filt0|del[0][15]~q  & (!\string3|filt0|Add1~25 )) # (!\string3|filt0|del[0][15]~q  & ((\string3|filt0|Add1~25 ) # (GND)))))
// \string3|filt0|Add1~27  = CARRY((\string3|filt0|del[1][15]~q  & (!\string3|filt0|del[0][15]~q  & !\string3|filt0|Add1~25 )) # (!\string3|filt0|del[1][15]~q  & ((!\string3|filt0|Add1~25 ) # (!\string3|filt0|del[0][15]~q ))))

	.dataa(\string3|filt0|del[1][15]~q ),
	.datab(\string3|filt0|del[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~25 ),
	.combout(\string3|filt0|Add1~26_combout ),
	.cout(\string3|filt0|Add1~27 ));
// synopsys translate_off
defparam \string3|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
fiftyfivenm_lcell_comb \string3|filt0|del~60 (
// Equation(s):
// \string3|filt0|del~60_combout  = (\string3|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[1][15]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~60 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \string3|filt0|del[2][15] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][15] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
fiftyfivenm_lcell_comb \string3|filt0|del~61 (
// Equation(s):
// \string3|filt0|del~61_combout  = (\string3|filt0|del[2][15]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[2][15]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~61 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \string3|filt0|del[3][15] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][15] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
fiftyfivenm_lcell_comb \string3|filt0|del~66 (
// Equation(s):
// \string3|filt0|del~66_combout  = (\string3|filt0|del[1][12]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[1][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~66 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N27
dffeas \string3|filt0|del[2][12] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][12] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
fiftyfivenm_lcell_comb \string3|filt0|del~67 (
// Equation(s):
// \string3|filt0|del~67_combout  = (\string3|filt0|del[2][12]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[2][12]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~67 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N21
dffeas \string3|filt0|del[3][12] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][12] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N8
fiftyfivenm_lcell_comb \string3|filt0|del~68 (
// Equation(s):
// \string3|filt0|del~68_combout  = (\string3|filt0|del[1][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|filt0|del[1][11]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~68 .lut_mask = 16'hF000;
defparam \string3|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N9
dffeas \string3|filt0|del[2][11] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][11] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N2
fiftyfivenm_lcell_comb \string3|filt0|del~69 (
// Equation(s):
// \string3|filt0|del~69_combout  = (\string3|filt0|del[2][11]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|filt0|del[2][11]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~69 .lut_mask = 16'hF000;
defparam \string3|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N3
dffeas \string3|filt0|del[3][11] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][11] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N22
fiftyfivenm_lcell_comb \string3|filt0|del~72 (
// Equation(s):
// \string3|filt0|del~72_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][9]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[1][9]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~72 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N23
dffeas \string3|filt0|del[2][9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][9] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
fiftyfivenm_lcell_comb \string3|filt0|del~73 (
// Equation(s):
// \string3|filt0|del~73_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][9]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~73 .lut_mask = 16'hF000;
defparam \string3|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N7
dffeas \string3|filt0|del[3][9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][9] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N28
fiftyfivenm_lcell_comb \string3|filt0|del~74 (
// Equation(s):
// \string3|filt0|del~74_combout  = (\string3|filt0|del[1][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|filt0|del[1][8]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~74 .lut_mask = 16'hF000;
defparam \string3|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N29
dffeas \string3|filt0|del[2][8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][8] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
fiftyfivenm_lcell_comb \string3|filt0|del~75 (
// Equation(s):
// \string3|filt0|del~75_combout  = (\string3|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[2][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~75 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N5
dffeas \string3|filt0|del[3][8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][8] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
fiftyfivenm_lcell_comb \string3|filt0|del~76 (
// Equation(s):
// \string3|filt0|del~76_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][7]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string3|filt0|del[1][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~76 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N13
dffeas \string3|filt0|del[2][7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][7] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N2
fiftyfivenm_lcell_comb \string3|filt0|del~77 (
// Equation(s):
// \string3|filt0|del~77_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][7]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~77 .lut_mask = 16'hF000;
defparam \string3|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N3
dffeas \string3|filt0|del[3][7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][7] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
fiftyfivenm_lcell_comb \string3|filt0|del~78 (
// Equation(s):
// \string3|filt0|del~78_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][6]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~78 .lut_mask = 16'hF000;
defparam \string3|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N15
dffeas \string3|filt0|del[2][6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][6] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N4
fiftyfivenm_lcell_comb \string3|filt0|del~79 (
// Equation(s):
// \string3|filt0|del~79_combout  = (\string3|filt0|del[2][6]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|filt0|del[2][6]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~79 .lut_mask = 16'hC0C0;
defparam \string3|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N5
dffeas \string3|filt0|del[3][6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][6] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
fiftyfivenm_lcell_comb \string3|filt0|del~81 (
// Equation(s):
// \string3|filt0|del~81_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][5]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~81 .lut_mask = 16'hF000;
defparam \string3|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \string3|filt0|del[3][5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][5] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
fiftyfivenm_lcell_comb \string3|filt0|del~87 (
// Equation(s):
// \string3|filt0|del~87_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][2]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~87 .lut_mask = 16'hF000;
defparam \string3|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N3
dffeas \string3|filt0|del[3][2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][2] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
fiftyfivenm_lcell_comb \string3|filt0|Add2~0 (
// Equation(s):
// \string3|filt0|Add2~0_combout  = (\string3|filt0|del[2][2]~q  & (\string3|filt0|del[3][2]~q  $ (VCC))) # (!\string3|filt0|del[2][2]~q  & (\string3|filt0|del[3][2]~q  & VCC))
// \string3|filt0|Add2~1  = CARRY((\string3|filt0|del[2][2]~q  & \string3|filt0|del[3][2]~q ))

	.dataa(\string3|filt0|del[2][2]~q ),
	.datab(\string3|filt0|del[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|filt0|Add2~0_combout ),
	.cout(\string3|filt0|Add2~1 ));
// synopsys translate_off
defparam \string3|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \string3|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
fiftyfivenm_lcell_comb \string3|filt0|Add2~2 (
// Equation(s):
// \string3|filt0|Add2~2_combout  = (\string3|filt0|del[3][3]~q  & ((\string3|filt0|del[2][3]~q  & (\string3|filt0|Add2~1  & VCC)) # (!\string3|filt0|del[2][3]~q  & (!\string3|filt0|Add2~1 )))) # (!\string3|filt0|del[3][3]~q  & ((\string3|filt0|del[2][3]~q  
// & (!\string3|filt0|Add2~1 )) # (!\string3|filt0|del[2][3]~q  & ((\string3|filt0|Add2~1 ) # (GND)))))
// \string3|filt0|Add2~3  = CARRY((\string3|filt0|del[3][3]~q  & (!\string3|filt0|del[2][3]~q  & !\string3|filt0|Add2~1 )) # (!\string3|filt0|del[3][3]~q  & ((!\string3|filt0|Add2~1 ) # (!\string3|filt0|del[2][3]~q ))))

	.dataa(\string3|filt0|del[3][3]~q ),
	.datab(\string3|filt0|del[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~1 ),
	.combout(\string3|filt0|Add2~2_combout ),
	.cout(\string3|filt0|Add2~3 ));
// synopsys translate_off
defparam \string3|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
fiftyfivenm_lcell_comb \string3|filt0|Add2~4 (
// Equation(s):
// \string3|filt0|Add2~4_combout  = ((\string3|filt0|del[3][4]~q  $ (\string3|filt0|del[2][4]~q  $ (!\string3|filt0|Add2~3 )))) # (GND)
// \string3|filt0|Add2~5  = CARRY((\string3|filt0|del[3][4]~q  & ((\string3|filt0|del[2][4]~q ) # (!\string3|filt0|Add2~3 ))) # (!\string3|filt0|del[3][4]~q  & (\string3|filt0|del[2][4]~q  & !\string3|filt0|Add2~3 )))

	.dataa(\string3|filt0|del[3][4]~q ),
	.datab(\string3|filt0|del[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~3 ),
	.combout(\string3|filt0|Add2~4_combout ),
	.cout(\string3|filt0|Add2~5 ));
// synopsys translate_off
defparam \string3|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
fiftyfivenm_lcell_comb \string3|filt0|Add2~6 (
// Equation(s):
// \string3|filt0|Add2~6_combout  = (\string3|filt0|del[2][5]~q  & ((\string3|filt0|del[3][5]~q  & (\string3|filt0|Add2~5  & VCC)) # (!\string3|filt0|del[3][5]~q  & (!\string3|filt0|Add2~5 )))) # (!\string3|filt0|del[2][5]~q  & ((\string3|filt0|del[3][5]~q  
// & (!\string3|filt0|Add2~5 )) # (!\string3|filt0|del[3][5]~q  & ((\string3|filt0|Add2~5 ) # (GND)))))
// \string3|filt0|Add2~7  = CARRY((\string3|filt0|del[2][5]~q  & (!\string3|filt0|del[3][5]~q  & !\string3|filt0|Add2~5 )) # (!\string3|filt0|del[2][5]~q  & ((!\string3|filt0|Add2~5 ) # (!\string3|filt0|del[3][5]~q ))))

	.dataa(\string3|filt0|del[2][5]~q ),
	.datab(\string3|filt0|del[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~5 ),
	.combout(\string3|filt0|Add2~6_combout ),
	.cout(\string3|filt0|Add2~7 ));
// synopsys translate_off
defparam \string3|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
fiftyfivenm_lcell_comb \string3|filt0|Add2~8 (
// Equation(s):
// \string3|filt0|Add2~8_combout  = ((\string3|filt0|del[3][6]~q  $ (\string3|filt0|del[2][6]~q  $ (!\string3|filt0|Add2~7 )))) # (GND)
// \string3|filt0|Add2~9  = CARRY((\string3|filt0|del[3][6]~q  & ((\string3|filt0|del[2][6]~q ) # (!\string3|filt0|Add2~7 ))) # (!\string3|filt0|del[3][6]~q  & (\string3|filt0|del[2][6]~q  & !\string3|filt0|Add2~7 )))

	.dataa(\string3|filt0|del[3][6]~q ),
	.datab(\string3|filt0|del[2][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~7 ),
	.combout(\string3|filt0|Add2~8_combout ),
	.cout(\string3|filt0|Add2~9 ));
// synopsys translate_off
defparam \string3|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
fiftyfivenm_lcell_comb \string3|filt0|Add2~10 (
// Equation(s):
// \string3|filt0|Add2~10_combout  = (\string3|filt0|del[2][7]~q  & ((\string3|filt0|del[3][7]~q  & (\string3|filt0|Add2~9  & VCC)) # (!\string3|filt0|del[3][7]~q  & (!\string3|filt0|Add2~9 )))) # (!\string3|filt0|del[2][7]~q  & ((\string3|filt0|del[3][7]~q  
// & (!\string3|filt0|Add2~9 )) # (!\string3|filt0|del[3][7]~q  & ((\string3|filt0|Add2~9 ) # (GND)))))
// \string3|filt0|Add2~11  = CARRY((\string3|filt0|del[2][7]~q  & (!\string3|filt0|del[3][7]~q  & !\string3|filt0|Add2~9 )) # (!\string3|filt0|del[2][7]~q  & ((!\string3|filt0|Add2~9 ) # (!\string3|filt0|del[3][7]~q ))))

	.dataa(\string3|filt0|del[2][7]~q ),
	.datab(\string3|filt0|del[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~9 ),
	.combout(\string3|filt0|Add2~10_combout ),
	.cout(\string3|filt0|Add2~11 ));
// synopsys translate_off
defparam \string3|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
fiftyfivenm_lcell_comb \string3|filt0|Add2~12 (
// Equation(s):
// \string3|filt0|Add2~12_combout  = ((\string3|filt0|del[2][8]~q  $ (\string3|filt0|del[3][8]~q  $ (!\string3|filt0|Add2~11 )))) # (GND)
// \string3|filt0|Add2~13  = CARRY((\string3|filt0|del[2][8]~q  & ((\string3|filt0|del[3][8]~q ) # (!\string3|filt0|Add2~11 ))) # (!\string3|filt0|del[2][8]~q  & (\string3|filt0|del[3][8]~q  & !\string3|filt0|Add2~11 )))

	.dataa(\string3|filt0|del[2][8]~q ),
	.datab(\string3|filt0|del[3][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~11 ),
	.combout(\string3|filt0|Add2~12_combout ),
	.cout(\string3|filt0|Add2~13 ));
// synopsys translate_off
defparam \string3|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
fiftyfivenm_lcell_comb \string3|filt0|Add2~14 (
// Equation(s):
// \string3|filt0|Add2~14_combout  = (\string3|filt0|del[3][9]~q  & ((\string3|filt0|del[2][9]~q  & (\string3|filt0|Add2~13  & VCC)) # (!\string3|filt0|del[2][9]~q  & (!\string3|filt0|Add2~13 )))) # (!\string3|filt0|del[3][9]~q  & 
// ((\string3|filt0|del[2][9]~q  & (!\string3|filt0|Add2~13 )) # (!\string3|filt0|del[2][9]~q  & ((\string3|filt0|Add2~13 ) # (GND)))))
// \string3|filt0|Add2~15  = CARRY((\string3|filt0|del[3][9]~q  & (!\string3|filt0|del[2][9]~q  & !\string3|filt0|Add2~13 )) # (!\string3|filt0|del[3][9]~q  & ((!\string3|filt0|Add2~13 ) # (!\string3|filt0|del[2][9]~q ))))

	.dataa(\string3|filt0|del[3][9]~q ),
	.datab(\string3|filt0|del[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~13 ),
	.combout(\string3|filt0|Add2~14_combout ),
	.cout(\string3|filt0|Add2~15 ));
// synopsys translate_off
defparam \string3|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
fiftyfivenm_lcell_comb \string3|filt0|Add2~16 (
// Equation(s):
// \string3|filt0|Add2~16_combout  = ((\string3|filt0|del[3][10]~q  $ (\string3|filt0|del[2][10]~q  $ (!\string3|filt0|Add2~15 )))) # (GND)
// \string3|filt0|Add2~17  = CARRY((\string3|filt0|del[3][10]~q  & ((\string3|filt0|del[2][10]~q ) # (!\string3|filt0|Add2~15 ))) # (!\string3|filt0|del[3][10]~q  & (\string3|filt0|del[2][10]~q  & !\string3|filt0|Add2~15 )))

	.dataa(\string3|filt0|del[3][10]~q ),
	.datab(\string3|filt0|del[2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~15 ),
	.combout(\string3|filt0|Add2~16_combout ),
	.cout(\string3|filt0|Add2~17 ));
// synopsys translate_off
defparam \string3|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
fiftyfivenm_lcell_comb \string3|filt0|Add2~18 (
// Equation(s):
// \string3|filt0|Add2~18_combout  = (\string3|filt0|del[2][11]~q  & ((\string3|filt0|del[3][11]~q  & (\string3|filt0|Add2~17  & VCC)) # (!\string3|filt0|del[3][11]~q  & (!\string3|filt0|Add2~17 )))) # (!\string3|filt0|del[2][11]~q  & 
// ((\string3|filt0|del[3][11]~q  & (!\string3|filt0|Add2~17 )) # (!\string3|filt0|del[3][11]~q  & ((\string3|filt0|Add2~17 ) # (GND)))))
// \string3|filt0|Add2~19  = CARRY((\string3|filt0|del[2][11]~q  & (!\string3|filt0|del[3][11]~q  & !\string3|filt0|Add2~17 )) # (!\string3|filt0|del[2][11]~q  & ((!\string3|filt0|Add2~17 ) # (!\string3|filt0|del[3][11]~q ))))

	.dataa(\string3|filt0|del[2][11]~q ),
	.datab(\string3|filt0|del[3][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~17 ),
	.combout(\string3|filt0|Add2~18_combout ),
	.cout(\string3|filt0|Add2~19 ));
// synopsys translate_off
defparam \string3|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N30
fiftyfivenm_lcell_comb \string3|filt0|Add2~20 (
// Equation(s):
// \string3|filt0|Add2~20_combout  = ((\string3|filt0|del[3][12]~q  $ (\string3|filt0|del[2][12]~q  $ (!\string3|filt0|Add2~19 )))) # (GND)
// \string3|filt0|Add2~21  = CARRY((\string3|filt0|del[3][12]~q  & ((\string3|filt0|del[2][12]~q ) # (!\string3|filt0|Add2~19 ))) # (!\string3|filt0|del[3][12]~q  & (\string3|filt0|del[2][12]~q  & !\string3|filt0|Add2~19 )))

	.dataa(\string3|filt0|del[3][12]~q ),
	.datab(\string3|filt0|del[2][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~19 ),
	.combout(\string3|filt0|Add2~20_combout ),
	.cout(\string3|filt0|Add2~21 ));
// synopsys translate_off
defparam \string3|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
fiftyfivenm_lcell_comb \string3|filt0|Add2~22 (
// Equation(s):
// \string3|filt0|Add2~22_combout  = (\string3|filt0|del[3][13]~q  & ((\string3|filt0|del[2][13]~q  & (\string3|filt0|Add2~21  & VCC)) # (!\string3|filt0|del[2][13]~q  & (!\string3|filt0|Add2~21 )))) # (!\string3|filt0|del[3][13]~q  & 
// ((\string3|filt0|del[2][13]~q  & (!\string3|filt0|Add2~21 )) # (!\string3|filt0|del[2][13]~q  & ((\string3|filt0|Add2~21 ) # (GND)))))
// \string3|filt0|Add2~23  = CARRY((\string3|filt0|del[3][13]~q  & (!\string3|filt0|del[2][13]~q  & !\string3|filt0|Add2~21 )) # (!\string3|filt0|del[3][13]~q  & ((!\string3|filt0|Add2~21 ) # (!\string3|filt0|del[2][13]~q ))))

	.dataa(\string3|filt0|del[3][13]~q ),
	.datab(\string3|filt0|del[2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~21 ),
	.combout(\string3|filt0|Add2~22_combout ),
	.cout(\string3|filt0|Add2~23 ));
// synopsys translate_off
defparam \string3|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
fiftyfivenm_lcell_comb \string3|filt0|Add2~24 (
// Equation(s):
// \string3|filt0|Add2~24_combout  = ((\string3|filt0|del[3][14]~q  $ (\string3|filt0|del[2][14]~q  $ (!\string3|filt0|Add2~23 )))) # (GND)
// \string3|filt0|Add2~25  = CARRY((\string3|filt0|del[3][14]~q  & ((\string3|filt0|del[2][14]~q ) # (!\string3|filt0|Add2~23 ))) # (!\string3|filt0|del[3][14]~q  & (\string3|filt0|del[2][14]~q  & !\string3|filt0|Add2~23 )))

	.dataa(\string3|filt0|del[3][14]~q ),
	.datab(\string3|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~23 ),
	.combout(\string3|filt0|Add2~24_combout ),
	.cout(\string3|filt0|Add2~25 ));
// synopsys translate_off
defparam \string3|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
fiftyfivenm_lcell_comb \string3|filt0|Add2~26 (
// Equation(s):
// \string3|filt0|Add2~26_combout  = (\string3|filt0|del[2][15]~q  & ((\string3|filt0|del[3][15]~q  & (\string3|filt0|Add2~25  & VCC)) # (!\string3|filt0|del[3][15]~q  & (!\string3|filt0|Add2~25 )))) # (!\string3|filt0|del[2][15]~q  & 
// ((\string3|filt0|del[3][15]~q  & (!\string3|filt0|Add2~25 )) # (!\string3|filt0|del[3][15]~q  & ((\string3|filt0|Add2~25 ) # (GND)))))
// \string3|filt0|Add2~27  = CARRY((\string3|filt0|del[2][15]~q  & (!\string3|filt0|del[3][15]~q  & !\string3|filt0|Add2~25 )) # (!\string3|filt0|del[2][15]~q  & ((!\string3|filt0|Add2~25 ) # (!\string3|filt0|del[3][15]~q ))))

	.dataa(\string3|filt0|del[2][15]~q ),
	.datab(\string3|filt0|del[3][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~25 ),
	.combout(\string3|filt0|Add2~26_combout ),
	.cout(\string3|filt0|Add2~27 ));
// synopsys translate_off
defparam \string3|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
fiftyfivenm_lcell_comb \string3|filt0|regq[0]~24 (
// Equation(s):
// \string3|filt0|regq[0]~24_combout  = (\string3|filt0|Add2~0_combout  & (\string3|filt0|Add1~0_combout  $ (VCC))) # (!\string3|filt0|Add2~0_combout  & (\string3|filt0|Add1~0_combout  & VCC))
// \string3|filt0|regq[0]~25  = CARRY((\string3|filt0|Add2~0_combout  & \string3|filt0|Add1~0_combout ))

	.dataa(\string3|filt0|Add2~0_combout ),
	.datab(\string3|filt0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|filt0|regq[0]~24_combout ),
	.cout(\string3|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \string3|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \string3|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
fiftyfivenm_lcell_comb \string3|filt0|regq[1]~26 (
// Equation(s):
// \string3|filt0|regq[1]~26_combout  = (\string3|filt0|Add2~2_combout  & ((\string3|filt0|Add1~2_combout  & (\string3|filt0|regq[0]~25  & VCC)) # (!\string3|filt0|Add1~2_combout  & (!\string3|filt0|regq[0]~25 )))) # (!\string3|filt0|Add2~2_combout  & 
// ((\string3|filt0|Add1~2_combout  & (!\string3|filt0|regq[0]~25 )) # (!\string3|filt0|Add1~2_combout  & ((\string3|filt0|regq[0]~25 ) # (GND)))))
// \string3|filt0|regq[1]~27  = CARRY((\string3|filt0|Add2~2_combout  & (!\string3|filt0|Add1~2_combout  & !\string3|filt0|regq[0]~25 )) # (!\string3|filt0|Add2~2_combout  & ((!\string3|filt0|regq[0]~25 ) # (!\string3|filt0|Add1~2_combout ))))

	.dataa(\string3|filt0|Add2~2_combout ),
	.datab(\string3|filt0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[0]~25 ),
	.combout(\string3|filt0|regq[1]~26_combout ),
	.cout(\string3|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \string3|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
fiftyfivenm_lcell_comb \string3|filt0|regq[2]~28 (
// Equation(s):
// \string3|filt0|regq[2]~28_combout  = ((\string3|filt0|Add2~4_combout  $ (\string3|filt0|Add1~4_combout  $ (!\string3|filt0|regq[1]~27 )))) # (GND)
// \string3|filt0|regq[2]~29  = CARRY((\string3|filt0|Add2~4_combout  & ((\string3|filt0|Add1~4_combout ) # (!\string3|filt0|regq[1]~27 ))) # (!\string3|filt0|Add2~4_combout  & (\string3|filt0|Add1~4_combout  & !\string3|filt0|regq[1]~27 )))

	.dataa(\string3|filt0|Add2~4_combout ),
	.datab(\string3|filt0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[1]~27 ),
	.combout(\string3|filt0|regq[2]~28_combout ),
	.cout(\string3|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \string3|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N14
fiftyfivenm_lcell_comb \string3|filt0|regq[3]~30 (
// Equation(s):
// \string3|filt0|regq[3]~30_combout  = (\string3|filt0|Add2~6_combout  & ((\string3|filt0|Add1~6_combout  & (\string3|filt0|regq[2]~29  & VCC)) # (!\string3|filt0|Add1~6_combout  & (!\string3|filt0|regq[2]~29 )))) # (!\string3|filt0|Add2~6_combout  & 
// ((\string3|filt0|Add1~6_combout  & (!\string3|filt0|regq[2]~29 )) # (!\string3|filt0|Add1~6_combout  & ((\string3|filt0|regq[2]~29 ) # (GND)))))
// \string3|filt0|regq[3]~31  = CARRY((\string3|filt0|Add2~6_combout  & (!\string3|filt0|Add1~6_combout  & !\string3|filt0|regq[2]~29 )) # (!\string3|filt0|Add2~6_combout  & ((!\string3|filt0|regq[2]~29 ) # (!\string3|filt0|Add1~6_combout ))))

	.dataa(\string3|filt0|Add2~6_combout ),
	.datab(\string3|filt0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[2]~29 ),
	.combout(\string3|filt0|regq[3]~30_combout ),
	.cout(\string3|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \string3|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
fiftyfivenm_lcell_comb \string3|filt0|regq[4]~32 (
// Equation(s):
// \string3|filt0|regq[4]~32_combout  = ((\string3|filt0|Add1~8_combout  $ (\string3|filt0|Add2~8_combout  $ (!\string3|filt0|regq[3]~31 )))) # (GND)
// \string3|filt0|regq[4]~33  = CARRY((\string3|filt0|Add1~8_combout  & ((\string3|filt0|Add2~8_combout ) # (!\string3|filt0|regq[3]~31 ))) # (!\string3|filt0|Add1~8_combout  & (\string3|filt0|Add2~8_combout  & !\string3|filt0|regq[3]~31 )))

	.dataa(\string3|filt0|Add1~8_combout ),
	.datab(\string3|filt0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[3]~31 ),
	.combout(\string3|filt0|regq[4]~32_combout ),
	.cout(\string3|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \string3|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
fiftyfivenm_lcell_comb \string3|filt0|regq[5]~34 (
// Equation(s):
// \string3|filt0|regq[5]~34_combout  = (\string3|filt0|Add1~10_combout  & ((\string3|filt0|Add2~10_combout  & (\string3|filt0|regq[4]~33  & VCC)) # (!\string3|filt0|Add2~10_combout  & (!\string3|filt0|regq[4]~33 )))) # (!\string3|filt0|Add1~10_combout  & 
// ((\string3|filt0|Add2~10_combout  & (!\string3|filt0|regq[4]~33 )) # (!\string3|filt0|Add2~10_combout  & ((\string3|filt0|regq[4]~33 ) # (GND)))))
// \string3|filt0|regq[5]~35  = CARRY((\string3|filt0|Add1~10_combout  & (!\string3|filt0|Add2~10_combout  & !\string3|filt0|regq[4]~33 )) # (!\string3|filt0|Add1~10_combout  & ((!\string3|filt0|regq[4]~33 ) # (!\string3|filt0|Add2~10_combout ))))

	.dataa(\string3|filt0|Add1~10_combout ),
	.datab(\string3|filt0|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[4]~33 ),
	.combout(\string3|filt0|regq[5]~34_combout ),
	.cout(\string3|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \string3|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
fiftyfivenm_lcell_comb \string3|filt0|regq[6]~36 (
// Equation(s):
// \string3|filt0|regq[6]~36_combout  = ((\string3|filt0|Add1~12_combout  $ (\string3|filt0|Add2~12_combout  $ (!\string3|filt0|regq[5]~35 )))) # (GND)
// \string3|filt0|regq[6]~37  = CARRY((\string3|filt0|Add1~12_combout  & ((\string3|filt0|Add2~12_combout ) # (!\string3|filt0|regq[5]~35 ))) # (!\string3|filt0|Add1~12_combout  & (\string3|filt0|Add2~12_combout  & !\string3|filt0|regq[5]~35 )))

	.dataa(\string3|filt0|Add1~12_combout ),
	.datab(\string3|filt0|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[5]~35 ),
	.combout(\string3|filt0|regq[6]~36_combout ),
	.cout(\string3|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \string3|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N22
fiftyfivenm_lcell_comb \string3|filt0|regq[7]~38 (
// Equation(s):
// \string3|filt0|regq[7]~38_combout  = (\string3|filt0|Add1~14_combout  & ((\string3|filt0|Add2~14_combout  & (\string3|filt0|regq[6]~37  & VCC)) # (!\string3|filt0|Add2~14_combout  & (!\string3|filt0|regq[6]~37 )))) # (!\string3|filt0|Add1~14_combout  & 
// ((\string3|filt0|Add2~14_combout  & (!\string3|filt0|regq[6]~37 )) # (!\string3|filt0|Add2~14_combout  & ((\string3|filt0|regq[6]~37 ) # (GND)))))
// \string3|filt0|regq[7]~39  = CARRY((\string3|filt0|Add1~14_combout  & (!\string3|filt0|Add2~14_combout  & !\string3|filt0|regq[6]~37 )) # (!\string3|filt0|Add1~14_combout  & ((!\string3|filt0|regq[6]~37 ) # (!\string3|filt0|Add2~14_combout ))))

	.dataa(\string3|filt0|Add1~14_combout ),
	.datab(\string3|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[6]~37 ),
	.combout(\string3|filt0|regq[7]~38_combout ),
	.cout(\string3|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \string3|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
fiftyfivenm_lcell_comb \string3|filt0|regq[8]~40 (
// Equation(s):
// \string3|filt0|regq[8]~40_combout  = ((\string3|filt0|Add2~16_combout  $ (\string3|filt0|Add1~16_combout  $ (!\string3|filt0|regq[7]~39 )))) # (GND)
// \string3|filt0|regq[8]~41  = CARRY((\string3|filt0|Add2~16_combout  & ((\string3|filt0|Add1~16_combout ) # (!\string3|filt0|regq[7]~39 ))) # (!\string3|filt0|Add2~16_combout  & (\string3|filt0|Add1~16_combout  & !\string3|filt0|regq[7]~39 )))

	.dataa(\string3|filt0|Add2~16_combout ),
	.datab(\string3|filt0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[7]~39 ),
	.combout(\string3|filt0|regq[8]~40_combout ),
	.cout(\string3|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \string3|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
fiftyfivenm_lcell_comb \string3|filt0|regq[9]~42 (
// Equation(s):
// \string3|filt0|regq[9]~42_combout  = (\string3|filt0|Add1~18_combout  & ((\string3|filt0|Add2~18_combout  & (\string3|filt0|regq[8]~41  & VCC)) # (!\string3|filt0|Add2~18_combout  & (!\string3|filt0|regq[8]~41 )))) # (!\string3|filt0|Add1~18_combout  & 
// ((\string3|filt0|Add2~18_combout  & (!\string3|filt0|regq[8]~41 )) # (!\string3|filt0|Add2~18_combout  & ((\string3|filt0|regq[8]~41 ) # (GND)))))
// \string3|filt0|regq[9]~43  = CARRY((\string3|filt0|Add1~18_combout  & (!\string3|filt0|Add2~18_combout  & !\string3|filt0|regq[8]~41 )) # (!\string3|filt0|Add1~18_combout  & ((!\string3|filt0|regq[8]~41 ) # (!\string3|filt0|Add2~18_combout ))))

	.dataa(\string3|filt0|Add1~18_combout ),
	.datab(\string3|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[8]~41 ),
	.combout(\string3|filt0|regq[9]~42_combout ),
	.cout(\string3|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \string3|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
fiftyfivenm_lcell_comb \string3|filt0|regq[10]~44 (
// Equation(s):
// \string3|filt0|regq[10]~44_combout  = ((\string3|filt0|Add1~20_combout  $ (\string3|filt0|Add2~20_combout  $ (!\string3|filt0|regq[9]~43 )))) # (GND)
// \string3|filt0|regq[10]~45  = CARRY((\string3|filt0|Add1~20_combout  & ((\string3|filt0|Add2~20_combout ) # (!\string3|filt0|regq[9]~43 ))) # (!\string3|filt0|Add1~20_combout  & (\string3|filt0|Add2~20_combout  & !\string3|filt0|regq[9]~43 )))

	.dataa(\string3|filt0|Add1~20_combout ),
	.datab(\string3|filt0|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[9]~43 ),
	.combout(\string3|filt0|regq[10]~44_combout ),
	.cout(\string3|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \string3|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
fiftyfivenm_lcell_comb \string3|filt0|regq[11]~46 (
// Equation(s):
// \string3|filt0|regq[11]~46_combout  = (\string3|filt0|Add2~22_combout  & ((\string3|filt0|Add1~22_combout  & (\string3|filt0|regq[10]~45  & VCC)) # (!\string3|filt0|Add1~22_combout  & (!\string3|filt0|regq[10]~45 )))) # (!\string3|filt0|Add2~22_combout  & 
// ((\string3|filt0|Add1~22_combout  & (!\string3|filt0|regq[10]~45 )) # (!\string3|filt0|Add1~22_combout  & ((\string3|filt0|regq[10]~45 ) # (GND)))))
// \string3|filt0|regq[11]~47  = CARRY((\string3|filt0|Add2~22_combout  & (!\string3|filt0|Add1~22_combout  & !\string3|filt0|regq[10]~45 )) # (!\string3|filt0|Add2~22_combout  & ((!\string3|filt0|regq[10]~45 ) # (!\string3|filt0|Add1~22_combout ))))

	.dataa(\string3|filt0|Add2~22_combout ),
	.datab(\string3|filt0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[10]~45 ),
	.combout(\string3|filt0|regq[11]~46_combout ),
	.cout(\string3|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \string3|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
fiftyfivenm_lcell_comb \string3|filt0|regq[12]~48 (
// Equation(s):
// \string3|filt0|regq[12]~48_combout  = ((\string3|filt0|Add2~24_combout  $ (\string3|filt0|Add1~24_combout  $ (!\string3|filt0|regq[11]~47 )))) # (GND)
// \string3|filt0|regq[12]~49  = CARRY((\string3|filt0|Add2~24_combout  & ((\string3|filt0|Add1~24_combout ) # (!\string3|filt0|regq[11]~47 ))) # (!\string3|filt0|Add2~24_combout  & (\string3|filt0|Add1~24_combout  & !\string3|filt0|regq[11]~47 )))

	.dataa(\string3|filt0|Add2~24_combout ),
	.datab(\string3|filt0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[11]~47 ),
	.combout(\string3|filt0|regq[12]~48_combout ),
	.cout(\string3|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \string3|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
fiftyfivenm_lcell_comb \string3|filt0|regq[13]~50 (
// Equation(s):
// \string3|filt0|regq[13]~50_combout  = (\string3|filt0|Add1~26_combout  & ((\string3|filt0|Add2~26_combout  & (\string3|filt0|regq[12]~49  & VCC)) # (!\string3|filt0|Add2~26_combout  & (!\string3|filt0|regq[12]~49 )))) # (!\string3|filt0|Add1~26_combout  & 
// ((\string3|filt0|Add2~26_combout  & (!\string3|filt0|regq[12]~49 )) # (!\string3|filt0|Add2~26_combout  & ((\string3|filt0|regq[12]~49 ) # (GND)))))
// \string3|filt0|regq[13]~51  = CARRY((\string3|filt0|Add1~26_combout  & (!\string3|filt0|Add2~26_combout  & !\string3|filt0|regq[12]~49 )) # (!\string3|filt0|Add1~26_combout  & ((!\string3|filt0|regq[12]~49 ) # (!\string3|filt0|Add2~26_combout ))))

	.dataa(\string3|filt0|Add1~26_combout ),
	.datab(\string3|filt0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[12]~49 ),
	.combout(\string3|filt0|regq[13]~50_combout ),
	.cout(\string3|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \string3|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
fiftyfivenm_lcell_comb \string3|filt0|del~14 (
// Equation(s):
// \string3|filt0|del~14_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\string3|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~14 .lut_mask = 16'hF000;
defparam \string3|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N27
dffeas \string3|filt0|del[0][16] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][16] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
fiftyfivenm_lcell_comb \string3|filt0|del~15 (
// Equation(s):
// \string3|filt0|del~15_combout  = (\string3|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[0][16]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~15 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N29
dffeas \string3|filt0|del[1][16] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][16] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
fiftyfivenm_lcell_comb \string3|filt0|Add1~28 (
// Equation(s):
// \string3|filt0|Add1~28_combout  = ((\string3|filt0|del[1][16]~q  $ (\string3|filt0|del[0][16]~q  $ (!\string3|filt0|Add1~27 )))) # (GND)
// \string3|filt0|Add1~29  = CARRY((\string3|filt0|del[1][16]~q  & ((\string3|filt0|del[0][16]~q ) # (!\string3|filt0|Add1~27 ))) # (!\string3|filt0|del[1][16]~q  & (\string3|filt0|del[0][16]~q  & !\string3|filt0|Add1~27 )))

	.dataa(\string3|filt0|del[1][16]~q ),
	.datab(\string3|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~27 ),
	.combout(\string3|filt0|Add1~28_combout ),
	.cout(\string3|filt0|Add1~29 ));
// synopsys translate_off
defparam \string3|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
fiftyfivenm_lcell_comb \string3|filt0|del~58 (
// Equation(s):
// \string3|filt0|del~58_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][16]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~58 .lut_mask = 16'hF000;
defparam \string3|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N17
dffeas \string3|filt0|del[2][16] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][16] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
fiftyfivenm_lcell_comb \string3|filt0|del~59 (
// Equation(s):
// \string3|filt0|del~59_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][16]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~59 .lut_mask = 16'hF000;
defparam \string3|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \string3|filt0|del[3][16] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][16] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
fiftyfivenm_lcell_comb \string3|filt0|Add2~28 (
// Equation(s):
// \string3|filt0|Add2~28_combout  = ((\string3|filt0|del[2][16]~q  $ (\string3|filt0|del[3][16]~q  $ (!\string3|filt0|Add2~27 )))) # (GND)
// \string3|filt0|Add2~29  = CARRY((\string3|filt0|del[2][16]~q  & ((\string3|filt0|del[3][16]~q ) # (!\string3|filt0|Add2~27 ))) # (!\string3|filt0|del[2][16]~q  & (\string3|filt0|del[3][16]~q  & !\string3|filt0|Add2~27 )))

	.dataa(\string3|filt0|del[2][16]~q ),
	.datab(\string3|filt0|del[3][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~27 ),
	.combout(\string3|filt0|Add2~28_combout ),
	.cout(\string3|filt0|Add2~29 ));
// synopsys translate_off
defparam \string3|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
fiftyfivenm_lcell_comb \string3|filt0|regq[14]~52 (
// Equation(s):
// \string3|filt0|regq[14]~52_combout  = ((\string3|filt0|Add1~28_combout  $ (\string3|filt0|Add2~28_combout  $ (!\string3|filt0|regq[13]~51 )))) # (GND)
// \string3|filt0|regq[14]~53  = CARRY((\string3|filt0|Add1~28_combout  & ((\string3|filt0|Add2~28_combout ) # (!\string3|filt0|regq[13]~51 ))) # (!\string3|filt0|Add1~28_combout  & (\string3|filt0|Add2~28_combout  & !\string3|filt0|regq[13]~51 )))

	.dataa(\string3|filt0|Add1~28_combout ),
	.datab(\string3|filt0|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[13]~51 ),
	.combout(\string3|filt0|regq[14]~52_combout ),
	.cout(\string3|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \string3|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
fiftyfivenm_lcell_comb \string3|filt0|del~12 (
// Equation(s):
// \string3|filt0|del~12_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\string3|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~12 .lut_mask = 16'hF000;
defparam \string3|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N15
dffeas \string3|filt0|del[0][17] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][17] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
fiftyfivenm_lcell_comb \string3|filt0|del~13 (
// Equation(s):
// \string3|filt0|del~13_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][17]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][17]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~13 .lut_mask = 16'hF000;
defparam \string3|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \string3|filt0|del[1][17] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][17] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
fiftyfivenm_lcell_comb \string3|filt0|del~56 (
// Equation(s):
// \string3|filt0|del~56_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][17]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[1][17]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~56 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \string3|filt0|del[2][17] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][17] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
fiftyfivenm_lcell_comb \string3|filt0|del~57 (
// Equation(s):
// \string3|filt0|del~57_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][17]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[2][17]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~57 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \string3|filt0|del[3][17] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][17] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
fiftyfivenm_lcell_comb \string3|filt0|Add2~30 (
// Equation(s):
// \string3|filt0|Add2~30_combout  = (\string3|filt0|del[2][17]~q  & ((\string3|filt0|del[3][17]~q  & (\string3|filt0|Add2~29  & VCC)) # (!\string3|filt0|del[3][17]~q  & (!\string3|filt0|Add2~29 )))) # (!\string3|filt0|del[2][17]~q  & 
// ((\string3|filt0|del[3][17]~q  & (!\string3|filt0|Add2~29 )) # (!\string3|filt0|del[3][17]~q  & ((\string3|filt0|Add2~29 ) # (GND)))))
// \string3|filt0|Add2~31  = CARRY((\string3|filt0|del[2][17]~q  & (!\string3|filt0|del[3][17]~q  & !\string3|filt0|Add2~29 )) # (!\string3|filt0|del[2][17]~q  & ((!\string3|filt0|Add2~29 ) # (!\string3|filt0|del[3][17]~q ))))

	.dataa(\string3|filt0|del[2][17]~q ),
	.datab(\string3|filt0|del[3][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~29 ),
	.combout(\string3|filt0|Add2~30_combout ),
	.cout(\string3|filt0|Add2~31 ));
// synopsys translate_off
defparam \string3|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
fiftyfivenm_lcell_comb \string3|filt0|Add1~30 (
// Equation(s):
// \string3|filt0|Add1~30_combout  = (\string3|filt0|del[0][17]~q  & ((\string3|filt0|del[1][17]~q  & (\string3|filt0|Add1~29  & VCC)) # (!\string3|filt0|del[1][17]~q  & (!\string3|filt0|Add1~29 )))) # (!\string3|filt0|del[0][17]~q  & 
// ((\string3|filt0|del[1][17]~q  & (!\string3|filt0|Add1~29 )) # (!\string3|filt0|del[1][17]~q  & ((\string3|filt0|Add1~29 ) # (GND)))))
// \string3|filt0|Add1~31  = CARRY((\string3|filt0|del[0][17]~q  & (!\string3|filt0|del[1][17]~q  & !\string3|filt0|Add1~29 )) # (!\string3|filt0|del[0][17]~q  & ((!\string3|filt0|Add1~29 ) # (!\string3|filt0|del[1][17]~q ))))

	.dataa(\string3|filt0|del[0][17]~q ),
	.datab(\string3|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~29 ),
	.combout(\string3|filt0|Add1~30_combout ),
	.cout(\string3|filt0|Add1~31 ));
// synopsys translate_off
defparam \string3|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
fiftyfivenm_lcell_comb \string3|filt0|regq[15]~54 (
// Equation(s):
// \string3|filt0|regq[15]~54_combout  = (\string3|filt0|Add2~30_combout  & ((\string3|filt0|Add1~30_combout  & (\string3|filt0|regq[14]~53  & VCC)) # (!\string3|filt0|Add1~30_combout  & (!\string3|filt0|regq[14]~53 )))) # (!\string3|filt0|Add2~30_combout  & 
// ((\string3|filt0|Add1~30_combout  & (!\string3|filt0|regq[14]~53 )) # (!\string3|filt0|Add1~30_combout  & ((\string3|filt0|regq[14]~53 ) # (GND)))))
// \string3|filt0|regq[15]~55  = CARRY((\string3|filt0|Add2~30_combout  & (!\string3|filt0|Add1~30_combout  & !\string3|filt0|regq[14]~53 )) # (!\string3|filt0|Add2~30_combout  & ((!\string3|filt0|regq[14]~53 ) # (!\string3|filt0|Add1~30_combout ))))

	.dataa(\string3|filt0|Add2~30_combout ),
	.datab(\string3|filt0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[14]~53 ),
	.combout(\string3|filt0|regq[15]~54_combout ),
	.cout(\string3|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \string3|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
fiftyfivenm_lcell_comb \string3|filt0|Add2~32 (
// Equation(s):
// \string3|filt0|Add2~32_combout  = ((\string3|filt0|del[3][18]~q  $ (\string3|filt0|del[2][18]~q  $ (!\string3|filt0|Add2~31 )))) # (GND)
// \string3|filt0|Add2~33  = CARRY((\string3|filt0|del[3][18]~q  & ((\string3|filt0|del[2][18]~q ) # (!\string3|filt0|Add2~31 ))) # (!\string3|filt0|del[3][18]~q  & (\string3|filt0|del[2][18]~q  & !\string3|filt0|Add2~31 )))

	.dataa(\string3|filt0|del[3][18]~q ),
	.datab(\string3|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~31 ),
	.combout(\string3|filt0|Add2~32_combout ),
	.cout(\string3|filt0|Add2~33 ));
// synopsys translate_off
defparam \string3|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
fiftyfivenm_lcell_comb \string3|filt0|Add1~32 (
// Equation(s):
// \string3|filt0|Add1~32_combout  = ((\string3|filt0|del[0][18]~q  $ (\string3|filt0|del[1][18]~q  $ (!\string3|filt0|Add1~31 )))) # (GND)
// \string3|filt0|Add1~33  = CARRY((\string3|filt0|del[0][18]~q  & ((\string3|filt0|del[1][18]~q ) # (!\string3|filt0|Add1~31 ))) # (!\string3|filt0|del[0][18]~q  & (\string3|filt0|del[1][18]~q  & !\string3|filt0|Add1~31 )))

	.dataa(\string3|filt0|del[0][18]~q ),
	.datab(\string3|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~31 ),
	.combout(\string3|filt0|Add1~32_combout ),
	.cout(\string3|filt0|Add1~33 ));
// synopsys translate_off
defparam \string3|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
fiftyfivenm_lcell_comb \string3|filt0|regq[16]~56 (
// Equation(s):
// \string3|filt0|regq[16]~56_combout  = ((\string3|filt0|Add2~32_combout  $ (\string3|filt0|Add1~32_combout  $ (!\string3|filt0|regq[15]~55 )))) # (GND)
// \string3|filt0|regq[16]~57  = CARRY((\string3|filt0|Add2~32_combout  & ((\string3|filt0|Add1~32_combout ) # (!\string3|filt0|regq[15]~55 ))) # (!\string3|filt0|Add2~32_combout  & (\string3|filt0|Add1~32_combout  & !\string3|filt0|regq[15]~55 )))

	.dataa(\string3|filt0|Add2~32_combout ),
	.datab(\string3|filt0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[15]~55 ),
	.combout(\string3|filt0|regq[16]~56_combout ),
	.cout(\string3|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \string3|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
fiftyfivenm_lcell_comb \string3|filt0|Add1~34 (
// Equation(s):
// \string3|filt0|Add1~34_combout  = (\string3|filt0|del[1][19]~q  & ((\string3|filt0|del[0][19]~q  & (\string3|filt0|Add1~33  & VCC)) # (!\string3|filt0|del[0][19]~q  & (!\string3|filt0|Add1~33 )))) # (!\string3|filt0|del[1][19]~q  & 
// ((\string3|filt0|del[0][19]~q  & (!\string3|filt0|Add1~33 )) # (!\string3|filt0|del[0][19]~q  & ((\string3|filt0|Add1~33 ) # (GND)))))
// \string3|filt0|Add1~35  = CARRY((\string3|filt0|del[1][19]~q  & (!\string3|filt0|del[0][19]~q  & !\string3|filt0|Add1~33 )) # (!\string3|filt0|del[1][19]~q  & ((!\string3|filt0|Add1~33 ) # (!\string3|filt0|del[0][19]~q ))))

	.dataa(\string3|filt0|del[1][19]~q ),
	.datab(\string3|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~33 ),
	.combout(\string3|filt0|Add1~34_combout ),
	.cout(\string3|filt0|Add1~35 ));
// synopsys translate_off
defparam \string3|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
fiftyfivenm_lcell_comb \string3|filt0|Add2~34 (
// Equation(s):
// \string3|filt0|Add2~34_combout  = (\string3|filt0|del[3][19]~q  & ((\string3|filt0|del[2][19]~q  & (\string3|filt0|Add2~33  & VCC)) # (!\string3|filt0|del[2][19]~q  & (!\string3|filt0|Add2~33 )))) # (!\string3|filt0|del[3][19]~q  & 
// ((\string3|filt0|del[2][19]~q  & (!\string3|filt0|Add2~33 )) # (!\string3|filt0|del[2][19]~q  & ((\string3|filt0|Add2~33 ) # (GND)))))
// \string3|filt0|Add2~35  = CARRY((\string3|filt0|del[3][19]~q  & (!\string3|filt0|del[2][19]~q  & !\string3|filt0|Add2~33 )) # (!\string3|filt0|del[3][19]~q  & ((!\string3|filt0|Add2~33 ) # (!\string3|filt0|del[2][19]~q ))))

	.dataa(\string3|filt0|del[3][19]~q ),
	.datab(\string3|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~33 ),
	.combout(\string3|filt0|Add2~34_combout ),
	.cout(\string3|filt0|Add2~35 ));
// synopsys translate_off
defparam \string3|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
fiftyfivenm_lcell_comb \string3|filt0|regq[17]~58 (
// Equation(s):
// \string3|filt0|regq[17]~58_combout  = (\string3|filt0|Add1~34_combout  & ((\string3|filt0|Add2~34_combout  & (\string3|filt0|regq[16]~57  & VCC)) # (!\string3|filt0|Add2~34_combout  & (!\string3|filt0|regq[16]~57 )))) # (!\string3|filt0|Add1~34_combout  & 
// ((\string3|filt0|Add2~34_combout  & (!\string3|filt0|regq[16]~57 )) # (!\string3|filt0|Add2~34_combout  & ((\string3|filt0|regq[16]~57 ) # (GND)))))
// \string3|filt0|regq[17]~59  = CARRY((\string3|filt0|Add1~34_combout  & (!\string3|filt0|Add2~34_combout  & !\string3|filt0|regq[16]~57 )) # (!\string3|filt0|Add1~34_combout  & ((!\string3|filt0|regq[16]~57 ) # (!\string3|filt0|Add2~34_combout ))))

	.dataa(\string3|filt0|Add1~34_combout ),
	.datab(\string3|filt0|Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[16]~57 ),
	.combout(\string3|filt0|regq[17]~58_combout ),
	.cout(\string3|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \string3|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y33_N0
fiftyfivenm_mac_mult \string3|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string3|filt0|regq[17]~58_combout ,\string3|filt0|regq[16]~56_combout ,\string3|filt0|regq[15]~54_combout ,\string3|filt0|regq[14]~52_combout ,\string3|filt0|regq[13]~50_combout ,\string3|filt0|regq[12]~48_combout ,\string3|filt0|regq[11]~46_combout ,
\string3|filt0|regq[10]~44_combout ,\string3|filt0|regq[9]~42_combout ,\string3|filt0|regq[8]~40_combout ,\string3|filt0|regq[7]~38_combout ,\string3|filt0|regq[6]~36_combout ,\string3|filt0|regq[5]~34_combout ,\string3|filt0|regq[4]~32_combout ,
\string3|filt0|regq[3]~30_combout ,\string3|filt0|regq[2]~28_combout ,\string3|filt0|regq[1]~26_combout ,\string3|filt0|regq[0]~24_combout }),
	.datab({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string3|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \string3|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \string3|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \string3|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \string3|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \string3|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y33_N2
fiftyfivenm_mac_out \string3|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string3|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\string3|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\string3|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\string3|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\string3|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\string3|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\string3|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\string3|Mult1|auto_generated|mac_mult1~dataout ,\string3|Mult1|auto_generated|mac_mult1~4 ,\string3|Mult1|auto_generated|mac_mult1~3 ,\string3|Mult1|auto_generated|mac_mult1~2 ,\string3|Mult1|auto_generated|mac_mult1~1 ,
\string3|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string3|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \string3|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~0_combout  = (\string3|Mult1|auto_generated|mac_out2~DATAOUT18  & (\string3|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\string3|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \string3|Mult1|auto_generated|op_1~1  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT18  & \string3|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\string3|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string3|Mult1|auto_generated|op_1~0_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string3|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~2_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT19  & (\string3|Mult1|auto_generated|op_1~1  & VCC)) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT19  
// & (!\string3|Mult1|auto_generated|op_1~1 )))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\string3|Mult1|auto_generated|op_1~1 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((\string3|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \string3|Mult1|auto_generated|op_1~3  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\string3|Mult1|auto_generated|mac_out2~DATAOUT19  & !\string3|Mult1|auto_generated|op_1~1 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((!\string3|Mult1|auto_generated|op_1~1 ) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\string3|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~1 ),
	.combout(\string3|Mult1|auto_generated|op_1~2_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string3|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~4_combout  = ((\string3|Mult1|auto_generated|mac_out4~DATAOUT2  $ (\string3|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\string3|Mult1|auto_generated|op_1~3 )))) # (GND)
// \string3|Mult1|auto_generated|op_1~5  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT2  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\string3|Mult1|auto_generated|op_1~3 ))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT2  & 
// (\string3|Mult1|auto_generated|mac_out2~DATAOUT20  & !\string3|Mult1|auto_generated|op_1~3 )))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\string3|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~3 ),
	.combout(\string3|Mult1|auto_generated|op_1~4_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string3|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~6_combout  = (\string3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT3  & (\string3|Mult1|auto_generated|op_1~5  & VCC)) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\string3|Mult1|auto_generated|op_1~5 )))) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\string3|Mult1|auto_generated|op_1~5 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\string3|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \string3|Mult1|auto_generated|op_1~7  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\string3|Mult1|auto_generated|mac_out4~DATAOUT3  & !\string3|Mult1|auto_generated|op_1~5 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\string3|Mult1|auto_generated|op_1~5 ) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\string3|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~5 ),
	.combout(\string3|Mult1|auto_generated|op_1~6_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string3|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~8_combout  = ((\string3|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\string3|Mult1|auto_generated|mac_out4~DATAOUT4  $ (!\string3|Mult1|auto_generated|op_1~7 )))) # (GND)
// \string3|Mult1|auto_generated|op_1~9  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT4 ) # (!\string3|Mult1|auto_generated|op_1~7 ))) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\string3|Mult1|auto_generated|mac_out4~DATAOUT4  & !\string3|Mult1|auto_generated|op_1~7 )))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\string3|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~7 ),
	.combout(\string3|Mult1|auto_generated|op_1~8_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string3|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~10_combout  = (\string3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT5  & (\string3|Mult1|auto_generated|op_1~9  & VCC)) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT5  
// & (!\string3|Mult1|auto_generated|op_1~9 )))) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\string3|Mult1|auto_generated|op_1~9 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\string3|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \string3|Mult1|auto_generated|op_1~11  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\string3|Mult1|auto_generated|mac_out4~DATAOUT5  & !\string3|Mult1|auto_generated|op_1~9 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\string3|Mult1|auto_generated|op_1~9 ) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\string3|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~9 ),
	.combout(\string3|Mult1|auto_generated|op_1~10_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string3|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~12_combout  = ((\string3|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\string3|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\string3|Mult1|auto_generated|op_1~11 )))) # (GND)
// \string3|Mult1|auto_generated|op_1~13  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\string3|Mult1|auto_generated|op_1~11 ))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\string3|Mult1|auto_generated|mac_out2~DATAOUT24  & !\string3|Mult1|auto_generated|op_1~11 )))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\string3|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~11 ),
	.combout(\string3|Mult1|auto_generated|op_1~12_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string3|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~14_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT25  & (\string3|Mult1|auto_generated|op_1~13  & VCC)) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT25 
//  & (!\string3|Mult1|auto_generated|op_1~13 )))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\string3|Mult1|auto_generated|op_1~13 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\string3|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \string3|Mult1|auto_generated|op_1~15  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\string3|Mult1|auto_generated|mac_out2~DATAOUT25  & !\string3|Mult1|auto_generated|op_1~13 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\string3|Mult1|auto_generated|op_1~13 ) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\string3|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~13 ),
	.combout(\string3|Mult1|auto_generated|op_1~14_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string3|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~16_combout  = ((\string3|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\string3|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\string3|Mult1|auto_generated|op_1~15 )))) # (GND)
// \string3|Mult1|auto_generated|op_1~17  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\string3|Mult1|auto_generated|op_1~15 ))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\string3|Mult1|auto_generated|mac_out2~DATAOUT26  & !\string3|Mult1|auto_generated|op_1~15 )))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\string3|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~15 ),
	.combout(\string3|Mult1|auto_generated|op_1~16_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string3|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~16_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))

	.dataa(gnd),
	.datab(\string3|KP_state.10~q ),
	.datac(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datad(\string3|Mult1|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 16'hFC30;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N9
dffeas \string3|d[14] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[14] .is_wysiwyg = "true";
defparam \string3|d[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string3|d [14],\string3|d [13],\string3|d [12],\string3|d [11],\string3|d [10],\string3|d [9],\string3|d [8],\string3|d [7],\string3|d [6]}),
	.portaaddr({\string3|wr_ptr [9],\string3|wr_ptr [8],\string3|wr_ptr [7],\string3|wr_ptr [6],\string3|wr_ptr [5],\string3|wr_ptr [4],\string3|wr_ptr [3],\string3|wr_ptr [2],\string3|wr_ptr [1],\string3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string3|wr_ptr [9],\string3|wr_ptr [8],\string3|wr_ptr [7],\string3|wr_ptr [6],\string3|wr_ptr [5],\string3|wr_ptr [4],\string3|wr_ptr [3],\string3|wr_ptr [2],\string3|wr_ptr [1],\string3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
fiftyfivenm_lcell_comb \string3|filt0|del~18 (
// Equation(s):
// \string3|filt0|del~18_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~18 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \string3|filt0|del[0][14] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][14] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
fiftyfivenm_lcell_comb \string3|filt0|del~19 (
// Equation(s):
// \string3|filt0|del~19_combout  = (\string3|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|filt0|del[0][14]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~19 .lut_mask = 16'hF000;
defparam \string3|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \string3|filt0|del[1][14] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][14] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
fiftyfivenm_lcell_comb \string3|filt0|del~62 (
// Equation(s):
// \string3|filt0|del~62_combout  = (\string3|filt0|del[1][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|filt0|del[1][14]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~62 .lut_mask = 16'hF000;
defparam \string3|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \string3|filt0|del[2][14] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][14] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
fiftyfivenm_lcell_comb \string3|filt0|del~63 (
// Equation(s):
// \string3|filt0|del~63_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][14]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string3|filt0|del[2][14]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~63 .lut_mask = 16'hCC00;
defparam \string3|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \string3|filt0|del[3][14] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][14] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~18_combout  = (\string3|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT27  & (\string3|Mult1|auto_generated|op_1~17  & VCC)) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT27 
//  & (!\string3|Mult1|auto_generated|op_1~17 )))) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\string3|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\string3|Mult1|auto_generated|op_1~17 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\string3|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \string3|Mult1|auto_generated|op_1~19  = CARRY((\string3|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\string3|Mult1|auto_generated|mac_out2~DATAOUT27  & !\string3|Mult1|auto_generated|op_1~17 )) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((!\string3|Mult1|auto_generated|op_1~17 ) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\string3|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~17 ),
	.combout(\string3|Mult1|auto_generated|op_1~18_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string3|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~20_combout  = ((\string3|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\string3|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\string3|Mult1|auto_generated|op_1~19 )))) # (GND)
// \string3|Mult1|auto_generated|op_1~21  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\string3|Mult1|auto_generated|op_1~19 ))) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\string3|Mult1|auto_generated|mac_out4~DATAOUT10  & !\string3|Mult1|auto_generated|op_1~19 )))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\string3|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~19 ),
	.combout(\string3|Mult1|auto_generated|op_1~20_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string3|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~22_combout  = (\string3|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT11  & (\string3|Mult1|auto_generated|op_1~21  & VCC)) # 
// (!\string3|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string3|Mult1|auto_generated|op_1~21 )))) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string3|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string3|Mult1|auto_generated|op_1~21 )) # 
// (!\string3|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\string3|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \string3|Mult1|auto_generated|op_1~23  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\string3|Mult1|auto_generated|mac_out4~DATAOUT11  & !\string3|Mult1|auto_generated|op_1~21 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\string3|Mult1|auto_generated|op_1~21 ) # (!\string3|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\string3|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~21 ),
	.combout(\string3|Mult1|auto_generated|op_1~22_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string3|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~24_combout  = ((\string3|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\string3|Mult1|auto_generated|op_2~0_combout  $ (\string3|Mult1|auto_generated|op_1~23 )))) # (GND)
// \string3|Mult1|auto_generated|op_1~25  = CARRY((\string3|Mult1|auto_generated|mac_out2~DATAOUT30  & (\string3|Mult1|auto_generated|op_2~0_combout  & !\string3|Mult1|auto_generated|op_1~23 )) # (!\string3|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\string3|Mult1|auto_generated|op_2~0_combout ) # (!\string3|Mult1|auto_generated|op_1~23 ))))

	.dataa(\string3|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\string3|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~23 ),
	.combout(\string3|Mult1|auto_generated|op_1~24_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \string3|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
fiftyfivenm_lcell_comb \string3|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \string3|Mult1|auto_generated|op_1~26_combout  = (\string3|Mult1|auto_generated|op_2~2_combout  & (\string3|Mult1|auto_generated|op_1~25  & VCC)) # (!\string3|Mult1|auto_generated|op_2~2_combout  & (!\string3|Mult1|auto_generated|op_1~25 ))
// \string3|Mult1|auto_generated|op_1~27  = CARRY((!\string3|Mult1|auto_generated|op_2~2_combout  & !\string3|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\string3|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|Mult1|auto_generated|op_1~25 ),
	.combout(\string3|Mult1|auto_generated|op_1~26_combout ),
	.cout(\string3|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string3|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \string3|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~28_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ))

	.dataa(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.datab(gnd),
	.datac(\string3|KP_state.10~q ),
	.datad(\string3|Mult1|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .lut_mask = 16'hFA0A;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \string3|d[20] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[20] .is_wysiwyg = "true";
defparam \string3|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
fiftyfivenm_lcell_comb \string3|filt0|del~10 (
// Equation(s):
// \string3|filt0|del~10_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\string3|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~10 .lut_mask = 16'hF000;
defparam \string3|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \string3|filt0|del[0][18] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][18] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
fiftyfivenm_lcell_comb \string3|filt0|del~11 (
// Equation(s):
// \string3|filt0|del~11_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][18]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][18]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~11 .lut_mask = 16'hF000;
defparam \string3|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \string3|filt0|del[1][18] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][18] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
fiftyfivenm_lcell_comb \string3|filt0|del~54 (
// Equation(s):
// \string3|filt0|del~54_combout  = (\string3|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|filt0|del[1][18]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~54 .lut_mask = 16'hC0C0;
defparam \string3|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \string3|filt0|del[2][18] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][18] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
fiftyfivenm_lcell_comb \string3|filt0|del~55 (
// Equation(s):
// \string3|filt0|del~55_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][18]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][18]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~55 .lut_mask = 16'hF000;
defparam \string3|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N15
dffeas \string3|filt0|del[3][18] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][18] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
fiftyfivenm_lcell_comb \string3|filt0|Add2~36 (
// Equation(s):
// \string3|filt0|Add2~36_combout  = ((\string3|filt0|del[2][20]~q  $ (\string3|filt0|del[3][20]~q  $ (!\string3|filt0|Add2~35 )))) # (GND)
// \string3|filt0|Add2~37  = CARRY((\string3|filt0|del[2][20]~q  & ((\string3|filt0|del[3][20]~q ) # (!\string3|filt0|Add2~35 ))) # (!\string3|filt0|del[2][20]~q  & (\string3|filt0|del[3][20]~q  & !\string3|filt0|Add2~35 )))

	.dataa(\string3|filt0|del[2][20]~q ),
	.datab(\string3|filt0|del[3][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~35 ),
	.combout(\string3|filt0|Add2~36_combout ),
	.cout(\string3|filt0|Add2~37 ));
// synopsys translate_off
defparam \string3|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
fiftyfivenm_lcell_comb \string3|filt0|Add2~38 (
// Equation(s):
// \string3|filt0|Add2~38_combout  = (\string3|filt0|del[3][21]~q  & ((\string3|filt0|del[2][21]~q  & (\string3|filt0|Add2~37  & VCC)) # (!\string3|filt0|del[2][21]~q  & (!\string3|filt0|Add2~37 )))) # (!\string3|filt0|del[3][21]~q  & 
// ((\string3|filt0|del[2][21]~q  & (!\string3|filt0|Add2~37 )) # (!\string3|filt0|del[2][21]~q  & ((\string3|filt0|Add2~37 ) # (GND)))))
// \string3|filt0|Add2~39  = CARRY((\string3|filt0|del[3][21]~q  & (!\string3|filt0|del[2][21]~q  & !\string3|filt0|Add2~37 )) # (!\string3|filt0|del[3][21]~q  & ((!\string3|filt0|Add2~37 ) # (!\string3|filt0|del[2][21]~q ))))

	.dataa(\string3|filt0|del[3][21]~q ),
	.datab(\string3|filt0|del[2][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~37 ),
	.combout(\string3|filt0|Add2~38_combout ),
	.cout(\string3|filt0|Add2~39 ));
// synopsys translate_off
defparam \string3|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
fiftyfivenm_lcell_comb \string3|filt0|Add2~40 (
// Equation(s):
// \string3|filt0|Add2~40_combout  = ((\string3|filt0|del[2][22]~q  $ (\string3|filt0|del[3][22]~q  $ (!\string3|filt0|Add2~39 )))) # (GND)
// \string3|filt0|Add2~41  = CARRY((\string3|filt0|del[2][22]~q  & ((\string3|filt0|del[3][22]~q ) # (!\string3|filt0|Add2~39 ))) # (!\string3|filt0|del[2][22]~q  & (\string3|filt0|del[3][22]~q  & !\string3|filt0|Add2~39 )))

	.dataa(\string3|filt0|del[2][22]~q ),
	.datab(\string3|filt0|del[3][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~39 ),
	.combout(\string3|filt0|Add2~40_combout ),
	.cout(\string3|filt0|Add2~41 ));
// synopsys translate_off
defparam \string3|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \string3|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
fiftyfivenm_lcell_comb \string3|filt0|Add2~42 (
// Equation(s):
// \string3|filt0|Add2~42_combout  = (\string3|filt0|del[3][23]~q  & ((\string3|filt0|del[2][23]~q  & (\string3|filt0|Add2~41  & VCC)) # (!\string3|filt0|del[2][23]~q  & (!\string3|filt0|Add2~41 )))) # (!\string3|filt0|del[3][23]~q  & 
// ((\string3|filt0|del[2][23]~q  & (!\string3|filt0|Add2~41 )) # (!\string3|filt0|del[2][23]~q  & ((\string3|filt0|Add2~41 ) # (GND)))))
// \string3|filt0|Add2~43  = CARRY((\string3|filt0|del[3][23]~q  & (!\string3|filt0|del[2][23]~q  & !\string3|filt0|Add2~41 )) # (!\string3|filt0|del[3][23]~q  & ((!\string3|filt0|Add2~41 ) # (!\string3|filt0|del[2][23]~q ))))

	.dataa(\string3|filt0|del[3][23]~q ),
	.datab(\string3|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add2~41 ),
	.combout(\string3|filt0|Add2~42_combout ),
	.cout(\string3|filt0|Add2~43 ));
// synopsys translate_off
defparam \string3|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \string3|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
fiftyfivenm_lcell_comb \string3|filt0|Add2~44 (
// Equation(s):
// \string3|filt0|Add2~44_combout  = \string3|filt0|del[3][23]~q  $ (\string3|filt0|Add2~43  $ (!\string3|filt0|del[2][23]~q ))

	.dataa(\string3|filt0|del[3][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[2][23]~q ),
	.cin(\string3|filt0|Add2~43 ),
	.combout(\string3|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|Add2~44 .lut_mask = 16'h5AA5;
defparam \string3|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
fiftyfivenm_lcell_comb \string3|filt0|Add1~38 (
// Equation(s):
// \string3|filt0|Add1~38_combout  = (\string3|filt0|del[1][21]~q  & ((\string3|filt0|del[0][21]~q  & (\string3|filt0|Add1~37  & VCC)) # (!\string3|filt0|del[0][21]~q  & (!\string3|filt0|Add1~37 )))) # (!\string3|filt0|del[1][21]~q  & 
// ((\string3|filt0|del[0][21]~q  & (!\string3|filt0|Add1~37 )) # (!\string3|filt0|del[0][21]~q  & ((\string3|filt0|Add1~37 ) # (GND)))))
// \string3|filt0|Add1~39  = CARRY((\string3|filt0|del[1][21]~q  & (!\string3|filt0|del[0][21]~q  & !\string3|filt0|Add1~37 )) # (!\string3|filt0|del[1][21]~q  & ((!\string3|filt0|Add1~37 ) # (!\string3|filt0|del[0][21]~q ))))

	.dataa(\string3|filt0|del[1][21]~q ),
	.datab(\string3|filt0|del[0][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~37 ),
	.combout(\string3|filt0|Add1~38_combout ),
	.cout(\string3|filt0|Add1~39 ));
// synopsys translate_off
defparam \string3|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
fiftyfivenm_lcell_comb \string3|filt0|Add1~36 (
// Equation(s):
// \string3|filt0|Add1~36_combout  = ((\string3|filt0|del[1][20]~q  $ (\string3|filt0|del[0][20]~q  $ (!\string3|filt0|Add1~35 )))) # (GND)
// \string3|filt0|Add1~37  = CARRY((\string3|filt0|del[1][20]~q  & ((\string3|filt0|del[0][20]~q ) # (!\string3|filt0|Add1~35 ))) # (!\string3|filt0|del[1][20]~q  & (\string3|filt0|del[0][20]~q  & !\string3|filt0|Add1~35 )))

	.dataa(\string3|filt0|del[1][20]~q ),
	.datab(\string3|filt0|del[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~35 ),
	.combout(\string3|filt0|Add1~36_combout ),
	.cout(\string3|filt0|Add1~37 ));
// synopsys translate_off
defparam \string3|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
fiftyfivenm_lcell_comb \string3|filt0|regq[18]~60 (
// Equation(s):
// \string3|filt0|regq[18]~60_combout  = ((\string3|filt0|Add2~36_combout  $ (\string3|filt0|Add1~36_combout  $ (!\string3|filt0|regq[17]~59 )))) # (GND)
// \string3|filt0|regq[18]~61  = CARRY((\string3|filt0|Add2~36_combout  & ((\string3|filt0|Add1~36_combout ) # (!\string3|filt0|regq[17]~59 ))) # (!\string3|filt0|Add2~36_combout  & (\string3|filt0|Add1~36_combout  & !\string3|filt0|regq[17]~59 )))

	.dataa(\string3|filt0|Add2~36_combout ),
	.datab(\string3|filt0|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[17]~59 ),
	.combout(\string3|filt0|regq[18]~60_combout ),
	.cout(\string3|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \string3|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
fiftyfivenm_lcell_comb \string3|filt0|regq[19]~62 (
// Equation(s):
// \string3|filt0|regq[19]~62_combout  = (\string3|filt0|Add2~38_combout  & ((\string3|filt0|Add1~38_combout  & (\string3|filt0|regq[18]~61  & VCC)) # (!\string3|filt0|Add1~38_combout  & (!\string3|filt0|regq[18]~61 )))) # (!\string3|filt0|Add2~38_combout  & 
// ((\string3|filt0|Add1~38_combout  & (!\string3|filt0|regq[18]~61 )) # (!\string3|filt0|Add1~38_combout  & ((\string3|filt0|regq[18]~61 ) # (GND)))))
// \string3|filt0|regq[19]~63  = CARRY((\string3|filt0|Add2~38_combout  & (!\string3|filt0|Add1~38_combout  & !\string3|filt0|regq[18]~61 )) # (!\string3|filt0|Add2~38_combout  & ((!\string3|filt0|regq[18]~61 ) # (!\string3|filt0|Add1~38_combout ))))

	.dataa(\string3|filt0|Add2~38_combout ),
	.datab(\string3|filt0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[18]~61 ),
	.combout(\string3|filt0|regq[19]~62_combout ),
	.cout(\string3|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \string3|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
fiftyfivenm_lcell_comb \string3|filt0|regq[20]~64 (
// Equation(s):
// \string3|filt0|regq[20]~64_combout  = ((\string3|filt0|Add1~40_combout  $ (\string3|filt0|Add2~40_combout  $ (!\string3|filt0|regq[19]~63 )))) # (GND)
// \string3|filt0|regq[20]~65  = CARRY((\string3|filt0|Add1~40_combout  & ((\string3|filt0|Add2~40_combout ) # (!\string3|filt0|regq[19]~63 ))) # (!\string3|filt0|Add1~40_combout  & (\string3|filt0|Add2~40_combout  & !\string3|filt0|regq[19]~63 )))

	.dataa(\string3|filt0|Add1~40_combout ),
	.datab(\string3|filt0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[19]~63 ),
	.combout(\string3|filt0|regq[20]~64_combout ),
	.cout(\string3|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \string3|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
fiftyfivenm_lcell_comb \string3|filt0|regq[21]~66 (
// Equation(s):
// \string3|filt0|regq[21]~66_combout  = (\string3|filt0|Add1~42_combout  & ((\string3|filt0|Add2~42_combout  & (\string3|filt0|regq[20]~65  & VCC)) # (!\string3|filt0|Add2~42_combout  & (!\string3|filt0|regq[20]~65 )))) # (!\string3|filt0|Add1~42_combout  & 
// ((\string3|filt0|Add2~42_combout  & (!\string3|filt0|regq[20]~65 )) # (!\string3|filt0|Add2~42_combout  & ((\string3|filt0|regq[20]~65 ) # (GND)))))
// \string3|filt0|regq[21]~67  = CARRY((\string3|filt0|Add1~42_combout  & (!\string3|filt0|Add2~42_combout  & !\string3|filt0|regq[20]~65 )) # (!\string3|filt0|Add1~42_combout  & ((!\string3|filt0|regq[20]~65 ) # (!\string3|filt0|Add2~42_combout ))))

	.dataa(\string3|filt0|Add1~42_combout ),
	.datab(\string3|filt0|Add2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[20]~65 ),
	.combout(\string3|filt0|regq[21]~66_combout ),
	.cout(\string3|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \string3|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \string3|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
fiftyfivenm_lcell_comb \string3|filt0|regq[22]~68 (
// Equation(s):
// \string3|filt0|regq[22]~68_combout  = ((\string3|filt0|Add1~44_combout  $ (\string3|filt0|Add2~44_combout  $ (!\string3|filt0|regq[21]~67 )))) # (GND)
// \string3|filt0|regq[22]~69  = CARRY((\string3|filt0|Add1~44_combout  & ((\string3|filt0|Add2~44_combout ) # (!\string3|filt0|regq[21]~67 ))) # (!\string3|filt0|Add1~44_combout  & (\string3|filt0|Add2~44_combout  & !\string3|filt0|regq[21]~67 )))

	.dataa(\string3|filt0|Add1~44_combout ),
	.datab(\string3|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|regq[21]~67 ),
	.combout(\string3|filt0|regq[22]~68_combout ),
	.cout(\string3|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \string3|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \string3|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
fiftyfivenm_lcell_comb \string3|filt0|regq[23]~70 (
// Equation(s):
// \string3|filt0|regq[23]~70_combout  = \string3|filt0|Add1~46_combout  $ (\string3|filt0|regq[22]~69  $ (\string3|filt0|Add2~44_combout ))

	.dataa(gnd),
	.datab(\string3|filt0|Add1~46_combout ),
	.datac(gnd),
	.datad(\string3|filt0|Add2~44_combout ),
	.cin(\string3|filt0|regq[22]~69 ),
	.combout(\string3|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|regq[23]~70 .lut_mask = 16'hC33C;
defparam \string3|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~26_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(\string3|Mult1|auto_generated|op_1~26_combout ),
	.datac(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hD8D8;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N19
dffeas \string3|d[19] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[19] .is_wysiwyg = "true";
defparam \string3|d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
fiftyfivenm_lcell_comb \string3|filt0|del~8 (
// Equation(s):
// \string3|filt0|del~8_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\string3|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~8 .lut_mask = 16'hF000;
defparam \string3|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N19
dffeas \string3|filt0|del[0][19] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][19] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
fiftyfivenm_lcell_comb \string3|filt0|del~9 (
// Equation(s):
// \string3|filt0|del~9_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][19]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][19]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~9 .lut_mask = 16'hF000;
defparam \string3|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \string3|filt0|del[1][19] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][19] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
fiftyfivenm_lcell_comb \string3|filt0|Add1~40 (
// Equation(s):
// \string3|filt0|Add1~40_combout  = ((\string3|filt0|del[0][22]~q  $ (\string3|filt0|del[1][22]~q  $ (!\string3|filt0|Add1~39 )))) # (GND)
// \string3|filt0|Add1~41  = CARRY((\string3|filt0|del[0][22]~q  & ((\string3|filt0|del[1][22]~q ) # (!\string3|filt0|Add1~39 ))) # (!\string3|filt0|del[0][22]~q  & (\string3|filt0|del[1][22]~q  & !\string3|filt0|Add1~39 )))

	.dataa(\string3|filt0|del[0][22]~q ),
	.datab(\string3|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~39 ),
	.combout(\string3|filt0|Add1~40_combout ),
	.cout(\string3|filt0|Add1~41 ));
// synopsys translate_off
defparam \string3|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \string3|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
fiftyfivenm_lcell_comb \string3|filt0|Add1~42 (
// Equation(s):
// \string3|filt0|Add1~42_combout  = (\string3|filt0|del[1][23]~q  & ((\string3|filt0|del[0][23]~q  & (\string3|filt0|Add1~41  & VCC)) # (!\string3|filt0|del[0][23]~q  & (!\string3|filt0|Add1~41 )))) # (!\string3|filt0|del[1][23]~q  & 
// ((\string3|filt0|del[0][23]~q  & (!\string3|filt0|Add1~41 )) # (!\string3|filt0|del[0][23]~q  & ((\string3|filt0|Add1~41 ) # (GND)))))
// \string3|filt0|Add1~43  = CARRY((\string3|filt0|del[1][23]~q  & (!\string3|filt0|del[0][23]~q  & !\string3|filt0|Add1~41 )) # (!\string3|filt0|del[1][23]~q  & ((!\string3|filt0|Add1~41 ) # (!\string3|filt0|del[0][23]~q ))))

	.dataa(\string3|filt0|del[1][23]~q ),
	.datab(\string3|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string3|filt0|Add1~41 ),
	.combout(\string3|filt0|Add1~42_combout ),
	.cout(\string3|filt0|Add1~43 ));
// synopsys translate_off
defparam \string3|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \string3|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~14_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(\string3|KP_state.10~q ),
	.datad(\string3|Mult1|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'hFA0A;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \string3|d[13] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[13] .is_wysiwyg = "true";
defparam \string3|d[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
fiftyfivenm_lcell_comb \string3|filt0|del~20 (
// Equation(s):
// \string3|filt0|del~20_combout  = (\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~20 .lut_mask = 16'hF000;
defparam \string3|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \string3|filt0|del[0][13] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][13] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
fiftyfivenm_lcell_comb \string3|filt0|del~21 (
// Equation(s):
// \string3|filt0|del~21_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string3|filt0|del[0][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~21 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \string3|filt0|del[1][13] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][13] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
fiftyfivenm_lcell_comb \string3|filt0|del~64 (
// Equation(s):
// \string3|filt0|del~64_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[1][13]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~64 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \string3|filt0|del[2][13] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][13] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
fiftyfivenm_lcell_comb \string3|filt0|del~65 (
// Equation(s):
// \string3|filt0|del~65_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][13]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~65 .lut_mask = 16'hF000;
defparam \string3|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N31
dffeas \string3|filt0|del[3][13] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][13] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~24_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ))

	.dataa(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\string3|Mult1|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(\string3|KP_state.10~q ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 16'hCCAA;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N21
dffeas \string3|d[18] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[18] .is_wysiwyg = "true";
defparam \string3|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
fiftyfivenm_lcell_comb \string3|filt0|del~0 (
// Equation(s):
// \string3|filt0|del~0_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\string3|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~0 .lut_mask = 16'hF000;
defparam \string3|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \string3|filt0|del[0][23] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][23] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
fiftyfivenm_lcell_comb \string3|filt0|del~1 (
// Equation(s):
// \string3|filt0|del~1_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][23]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~1 .lut_mask = 16'hF000;
defparam \string3|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \string3|filt0|del[1][23] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][23] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~12_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))

	.dataa(\string3|Mult1|auto_generated|op_1~12_combout ),
	.datab(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(\string3|KP_state.10~q ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .lut_mask = 16'hAACC;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N1
dffeas \string3|d[12] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[12] .is_wysiwyg = "true";
defparam \string3|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N24
fiftyfivenm_lcell_comb \string3|filt0|del~24 (
// Equation(s):
// \string3|filt0|del~24_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\string3|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~24 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N25
dffeas \string3|filt0|del[0][11] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][11] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~10_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult1|auto_generated|op_1~10_combout ),
	.datad(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'hF5A0;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N15
dffeas \string3|d[11] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[11] .is_wysiwyg = "true";
defparam \string3|d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N16
fiftyfivenm_lcell_comb \string3|filt0|del~26 (
// Equation(s):
// \string3|filt0|del~26_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\string3|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~26 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N17
dffeas \string3|filt0|del[0][10] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][10] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N6
fiftyfivenm_lcell_comb \string3|filt0|del~27 (
// Equation(s):
// \string3|filt0|del~27_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][10]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[0][10]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~27 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N7
dffeas \string3|filt0|del[1][10] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][10] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N0
fiftyfivenm_lcell_comb \string3|filt0|del~70 (
// Equation(s):
// \string3|filt0|del~70_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][10]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[1][10]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~70 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N1
dffeas \string3|filt0|del[2][10] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][10] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
fiftyfivenm_lcell_comb \string3|filt0|del~71 (
// Equation(s):
// \string3|filt0|del~71_combout  = (\string3|filt0|del[2][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|filt0|del[2][10]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~71 .lut_mask = 16'hC0C0;
defparam \string3|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N1
dffeas \string3|filt0|del[3][10] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][10] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~8_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(\string3|Mult1|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 16'hDD88;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N29
dffeas \string3|d[10] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[10] .is_wysiwyg = "true";
defparam \string3|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N12
fiftyfivenm_lcell_comb \string3|filt0|del~28 (
// Equation(s):
// \string3|filt0|del~28_combout  = (\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [9] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~28 .lut_mask = 16'hF000;
defparam \string3|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N13
dffeas \string3|filt0|del[0][9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][9] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~6_combout ))) # (!\string3|KP_state.10~q  & 
// (\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datad(\string3|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'hFA50;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N11
dffeas \string3|d[9] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[9] .is_wysiwyg = "true";
defparam \string3|d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N4
fiftyfivenm_lcell_comb \string3|filt0|del~30 (
// Equation(s):
// \string3|filt0|del~30_combout  = (\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [8] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [8]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~30 .lut_mask = 16'hF000;
defparam \string3|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N5
dffeas \string3|filt0|del[0][8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][8] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N26
fiftyfivenm_lcell_comb \string3|filt0|del~31 (
// Equation(s):
// \string3|filt0|del~31_combout  = (\string3|filt0|del[0][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string3|filt0|del[0][8]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~31 .lut_mask = 16'hF000;
defparam \string3|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N27
dffeas \string3|filt0|del[1][8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][8] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~22_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult1|auto_generated|op_1~22_combout ),
	.datad(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'hF5A0;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N27
dffeas \string3|d[17] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[17] .is_wysiwyg = "true";
defparam \string3|d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
fiftyfivenm_lcell_comb \string3|filt0|del~2 (
// Equation(s):
// \string3|filt0|del~2_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\string3|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~2 .lut_mask = 16'hF000;
defparam \string3|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N17
dffeas \string3|filt0|del[0][22] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][22] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~4_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult1|auto_generated|op_1~4_combout ),
	.datad(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .lut_mask = 16'hF5A0;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N3
dffeas \string3|d[8] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[8] .is_wysiwyg = "true";
defparam \string3|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N20
fiftyfivenm_lcell_comb \string3|filt0|del~32 (
// Equation(s):
// \string3|filt0|del~32_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [7])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\string3|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~32 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N21
dffeas \string3|filt0|del[0][7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][7] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
fiftyfivenm_lcell_comb \string3|filt0|del~33 (
// Equation(s):
// \string3|filt0|del~33_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][7]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~33 .lut_mask = 16'hF000;
defparam \string3|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \string3|filt0|del[1][7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][7] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~20_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )))

	.dataa(gnd),
	.datab(\string3|Mult1|auto_generated|op_1~20_combout ),
	.datac(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datad(\string3|KP_state.10~q ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .lut_mask = 16'hCCF0;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N25
dffeas \string3|d[16] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[16] .is_wysiwyg = "true";
defparam \string3|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
fiftyfivenm_lcell_comb \string3|filt0|del~4 (
// Equation(s):
// \string3|filt0|del~4_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\string3|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~4 .lut_mask = 16'hF000;
defparam \string3|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \string3|filt0|del[0][21] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][21] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
fiftyfivenm_lcell_comb \string3|filt0|del~5 (
// Equation(s):
// \string3|filt0|del~5_combout  = (\string3|filt0|del[0][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|filt0|del[0][21]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~5 .lut_mask = 16'hC0C0;
defparam \string3|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \string3|filt0|del[1][21] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][21] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
fiftyfivenm_lcell_comb \string3|filt0|del~48 (
// Equation(s):
// \string3|filt0|del~48_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][21]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~48 .lut_mask = 16'hF000;
defparam \string3|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \string3|filt0|del[2][21] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][21] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
fiftyfivenm_lcell_comb \string3|filt0|del~49 (
// Equation(s):
// \string3|filt0|del~49_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][21]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~49 .lut_mask = 16'hF000;
defparam \string3|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \string3|filt0|del[3][21] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][21] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|op_1~18_combout )) # (!\string3|KP_state.10~q  & 
// ((\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout )))

	.dataa(gnd),
	.datab(\string3|KP_state.10~q ),
	.datac(\string3|Mult1|auto_generated|op_1~18_combout ),
	.datad(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'hF3C0;
defparam \string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \string3|d[15] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[15] .is_wysiwyg = "true";
defparam \string3|d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
fiftyfivenm_lcell_comb \string3|filt0|del~6 (
// Equation(s):
// \string3|filt0|del~6_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\string3|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~6 .lut_mask = 16'hF000;
defparam \string3|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \string3|filt0|del[0][20] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][20] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
fiftyfivenm_lcell_comb \string3|filt0|del~7 (
// Equation(s):
// \string3|filt0|del~7_combout  = (\string3|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~7 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N9
dffeas \string3|filt0|del[1][20] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][20] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
fiftyfivenm_lcell_comb \string3|filt0|del~50 (
// Equation(s):
// \string3|filt0|del~50_combout  = (\string3|filt0|del[1][20]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|filt0|del[1][20]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~50 .lut_mask = 16'hC0C0;
defparam \string3|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N13
dffeas \string3|filt0|del[2][20] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][20] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
fiftyfivenm_lcell_comb \string3|d~0 (
// Equation(s):
// \string3|d~0_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~2_combout ))) # (!\string3|KP_state.10~q  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\string3|KP_state.10~q ),
	.datab(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(\string3|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\string3|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~0 .lut_mask = 16'hEE44;
defparam \string3|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \string3|d[7] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[7] .is_wysiwyg = "true";
defparam \string3|d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
fiftyfivenm_lcell_comb \string3|filt0|del~34 (
// Equation(s):
// \string3|filt0|del~34_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\string3|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~34 .lut_mask = 16'hF000;
defparam \string3|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \string3|filt0|del[0][6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][6] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
fiftyfivenm_lcell_comb \string3|filt0|del~35 (
// Equation(s):
// \string3|filt0|del~35_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][6]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~35 .lut_mask = 16'hF000;
defparam \string3|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \string3|filt0|del[1][6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][6] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
fiftyfivenm_lcell_comb \string3|d~2 (
// Equation(s):
// \string3|d~2_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|w212w [17])) # (!\string3|KP_state.10~q  & ((\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout )))

	.dataa(\string3|KP_state.10~q ),
	.datab(\string3|Mult1|auto_generated|w212w [17]),
	.datac(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~2 .lut_mask = 16'hD8D8;
defparam \string3|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N3
dffeas \string3|d[5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[5] .is_wysiwyg = "true";
defparam \string3|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string3|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\string3|d [5],\string3|d [4],\string3|d [3],\string3|d [2]}),
	.portaaddr({\string3|wr_ptr [9],\string3|wr_ptr [8],\string3|wr_ptr [7],\string3|wr_ptr [6],\string3|wr_ptr [5],\string3|wr_ptr [4],\string3|wr_ptr [3],\string3|wr_ptr [2],\string3|wr_ptr [1],\string3|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string3|wr_ptr [9],\string3|wr_ptr [8],\string3|wr_ptr [7],\string3|wr_ptr [6],\string3|wr_ptr [5],\string3|wr_ptr [4],\string3|wr_ptr [3],\string3|wr_ptr [2],\string3|wr_ptr [1],\string3|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \string3|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N14
fiftyfivenm_lcell_comb \string3|filt0|del~36 (
// Equation(s):
// \string3|filt0|del~36_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [5])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\string3|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~36 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N15
dffeas \string3|filt0|del[0][5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][5] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
fiftyfivenm_lcell_comb \string3|filt0|del~37 (
// Equation(s):
// \string3|filt0|del~37_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][5]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~37 .lut_mask = 16'hF000;
defparam \string3|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \string3|filt0|del[1][5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][5] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N10
fiftyfivenm_lcell_comb \string3|filt0|del~80 (
// Equation(s):
// \string3|filt0|del~80_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][5]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[1][5]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~80 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N11
dffeas \string3|filt0|del[2][5] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][5] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
fiftyfivenm_lcell_comb \string3|d~3 (
// Equation(s):
// \string3|d~3_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|w212w [16]))) # (!\string3|KP_state.10~q  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\string3|KP_state.10~q ),
	.datab(gnd),
	.datac(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datad(\string3|Mult1|auto_generated|w212w [16]),
	.cin(gnd),
	.combout(\string3|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~3 .lut_mask = 16'hFA50;
defparam \string3|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \string3|d[4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[4] .is_wysiwyg = "true";
defparam \string3|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
fiftyfivenm_lcell_comb \string3|filt0|del~38 (
// Equation(s):
// \string3|filt0|del~38_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\string3|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~38 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \string3|filt0|del[0][4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][4] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
fiftyfivenm_lcell_comb \string3|filt0|del~39 (
// Equation(s):
// \string3|filt0|del~39_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][4]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string3|filt0|del[0][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~39 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \string3|filt0|del[1][4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][4] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
fiftyfivenm_lcell_comb \string3|filt0|del~82 (
// Equation(s):
// \string3|filt0|del~82_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][4]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string3|filt0|del[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~82 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \string3|filt0|del[2][4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][4] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
fiftyfivenm_lcell_comb \string3|filt0|del~83 (
// Equation(s):
// \string3|filt0|del~83_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][4]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~83 .lut_mask = 16'hF000;
defparam \string3|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N5
dffeas \string3|filt0|del[3][4] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][4] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
fiftyfivenm_lcell_comb \string3|Mult0|mult_core|romout[0][3]~26 (
// Equation(s):
// \string3|Mult0|mult_core|romout[0][3]~26_combout  = \noise|out24ref_3 [11] $ (((\noise|out24ref_3 [8]) # ((\noise|out24ref_3 [9]) # (\noise|out24ref_3 [10]))))

	.dataa(\noise|out24ref_3 [8]),
	.datab(\noise|out24ref_3 [9]),
	.datac(\noise|out24ref_3 [10]),
	.datad(\noise|out24ref_3 [11]),
	.cin(gnd),
	.combout(\string3|Mult0|mult_core|romout[0][3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \string3|Mult0|mult_core|romout[0][3]~26 .lut_mask = 16'h01FE;
defparam \string3|Mult0|mult_core|romout[0][3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
fiftyfivenm_lcell_comb \string3|d~4 (
// Equation(s):
// \string3|d~4_combout  = (\string3|KP_state.10~q  & (\string3|Mult1|auto_generated|w212w [15])) # (!\string3|KP_state.10~q  & ((\string3|Mult0|mult_core|romout[0][3]~26_combout )))

	.dataa(\string3|Mult1|auto_generated|w212w [15]),
	.datab(gnd),
	.datac(\string3|Mult0|mult_core|romout[0][3]~26_combout ),
	.datad(\string3|KP_state.10~q ),
	.cin(gnd),
	.combout(\string3|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~4 .lut_mask = 16'hAAF0;
defparam \string3|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \string3|d[3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[3] .is_wysiwyg = "true";
defparam \string3|d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
fiftyfivenm_lcell_comb \string3|filt0|del~40 (
// Equation(s):
// \string3|filt0|del~40_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\string3|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~40 .lut_mask = 16'hF000;
defparam \string3|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N9
dffeas \string3|filt0|del[0][3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][3] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N18
fiftyfivenm_lcell_comb \string3|filt0|del~41 (
// Equation(s):
// \string3|filt0|del~41_combout  = (\string3|filt0|del[0][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string3|filt0|del[0][3]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~41 .lut_mask = 16'hC0C0;
defparam \string3|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N19
dffeas \string3|filt0|del[1][3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][3] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
fiftyfivenm_lcell_comb \string3|filt0|del~84 (
// Equation(s):
// \string3|filt0|del~84_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[1][3]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~84 .lut_mask = 16'hF000;
defparam \string3|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N11
dffeas \string3|filt0|del[2][3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][3] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
fiftyfivenm_lcell_comb \string3|filt0|del~85 (
// Equation(s):
// \string3|filt0|del~85_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[2][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[2][3]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~85 .lut_mask = 16'hF000;
defparam \string3|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N13
dffeas \string3|filt0|del[3][3] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[3][3] .is_wysiwyg = "true";
defparam \string3|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
fiftyfivenm_lcell_comb \string3|d~5 (
// Equation(s):
// \string3|d~5_combout  = (!\string3|KP_state.10~q  & (\noise|out24ref_3 [10] $ (((\noise|out24ref_3 [9]) # (\noise|out24ref_3 [8])))))

	.dataa(\noise|out24ref_3 [10]),
	.datab(\noise|out24ref_3 [9]),
	.datac(\string3|KP_state.10~q ),
	.datad(\noise|out24ref_3 [8]),
	.cin(gnd),
	.combout(\string3|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~5 .lut_mask = 16'h0506;
defparam \string3|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
fiftyfivenm_lcell_comb \string3|d~6 (
// Equation(s):
// \string3|d~6_combout  = (\string3|d~5_combout ) # ((\string3|Mult1|auto_generated|w212w [14] & \string3|KP_state.10~q ))

	.dataa(\string3|Mult1|auto_generated|w212w [14]),
	.datab(gnd),
	.datac(\string3|KP_state.10~q ),
	.datad(\string3|d~5_combout ),
	.cin(gnd),
	.combout(\string3|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~6 .lut_mask = 16'hFFA0;
defparam \string3|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N3
dffeas \string3|d[2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[2] .is_wysiwyg = "true";
defparam \string3|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
fiftyfivenm_lcell_comb \string3|filt0|del~42 (
// Equation(s):
// \string3|filt0|del~42_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\string3|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~42 .lut_mask = 16'hF000;
defparam \string3|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \string3|filt0|del[0][2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][2] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
fiftyfivenm_lcell_comb \string3|filt0|del~43 (
// Equation(s):
// \string3|filt0|del~43_combout  = (\string3|filt0|del[0][2]~q  & \RESET_DELAY_n~q )

	.dataa(\string3|filt0|del[0][2]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string3|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~43 .lut_mask = 16'hA0A0;
defparam \string3|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N27
dffeas \string3|filt0|del[1][2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][2] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
fiftyfivenm_lcell_comb \string3|filt0|del~86 (
// Equation(s):
// \string3|filt0|del~86_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[1][2]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string3|filt0|del[1][2]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~86 .lut_mask = 16'hAA00;
defparam \string3|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \string3|filt0|del[2][2] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[2][2] .is_wysiwyg = "true";
defparam \string3|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
fiftyfivenm_lcell_comb \string3|d~1 (
// Equation(s):
// \string3|d~1_combout  = (\string3|KP_state.10~q  & ((\string3|Mult1|auto_generated|op_1~0_combout ))) # (!\string3|KP_state.10~q  & (\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\string3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(\string3|KP_state.10~q ),
	.datad(\string3|Mult1|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\string3|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \string3|d~1 .lut_mask = 16'hFA0A;
defparam \string3|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \string3|d[6] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string3|d[6] .is_wysiwyg = "true";
defparam \string3|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
fiftyfivenm_lcell_comb \string3|filt0|del~22 (
// Equation(s):
// \string3|filt0|del~22_combout  = (\RESET_DELAY_n~q  & \string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\string3|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~22 .lut_mask = 16'hF000;
defparam \string3|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N17
dffeas \string3|filt0|del[0][12] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[0][12] .is_wysiwyg = "true";
defparam \string3|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
fiftyfivenm_lcell_comb \string3|filt0|del~23 (
// Equation(s):
// \string3|filt0|del~23_combout  = (\RESET_DELAY_n~q  & \string3|filt0|del[0][12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string3|filt0|del[0][12]~q ),
	.cin(gnd),
	.combout(\string3|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \string3|filt0|del~23 .lut_mask = 16'hF000;
defparam \string3|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \string3|filt0|del[1][12] (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|del[1][12] .is_wysiwyg = "true";
defparam \string3|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N29
dffeas \string3|filt0|regq[10]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N27
dffeas \string4|filt0|regq[9]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N27
dffeas \string3|filt0|regq[9]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N25
dffeas \string4|filt0|regq[8]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N25
dffeas \string3|filt0|regq[8]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N23
dffeas \string3|filt0|regq[7]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N23
dffeas \string4|filt0|regq[7]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N21
dffeas \string4|filt0|regq[6]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N21
dffeas \string3|filt0|regq[6]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N19
dffeas \string4|filt0|regq[5]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N19
dffeas \string3|filt0|regq[5]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N17
dffeas \string4|filt0|regq[4]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N17
dffeas \string3|filt0|regq[4]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N15
dffeas \string3|filt0|regq[3]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N15
dffeas \string4|filt0|regq[3]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N13
dffeas \string4|filt0|regq[2]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N13
dffeas \string3|filt0|regq[2]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
fiftyfivenm_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = (\string4|filt0|regq[2]~_Duplicate_1_q  & (\string3|filt0|regq[2]~_Duplicate_1_q  $ (VCC))) # (!\string4|filt0|regq[2]~_Duplicate_1_q  & (\string3|filt0|regq[2]~_Duplicate_1_q  & VCC))
// \Add8~1  = CARRY((\string4|filt0|regq[2]~_Duplicate_1_q  & \string3|filt0|regq[2]~_Duplicate_1_q ))

	.dataa(\string4|filt0|regq[2]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h6688;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
fiftyfivenm_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (\string3|filt0|regq[3]~_Duplicate_1_q  & ((\string4|filt0|regq[3]~_Duplicate_1_q  & (\Add8~1  & VCC)) # (!\string4|filt0|regq[3]~_Duplicate_1_q  & (!\Add8~1 )))) # (!\string3|filt0|regq[3]~_Duplicate_1_q  & 
// ((\string4|filt0|regq[3]~_Duplicate_1_q  & (!\Add8~1 )) # (!\string4|filt0|regq[3]~_Duplicate_1_q  & ((\Add8~1 ) # (GND)))))
// \Add8~3  = CARRY((\string3|filt0|regq[3]~_Duplicate_1_q  & (!\string4|filt0|regq[3]~_Duplicate_1_q  & !\Add8~1 )) # (!\string3|filt0|regq[3]~_Duplicate_1_q  & ((!\Add8~1 ) # (!\string4|filt0|regq[3]~_Duplicate_1_q ))))

	.dataa(\string3|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\string4|filt0|regq[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h9617;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
fiftyfivenm_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = ((\string4|filt0|regq[4]~_Duplicate_1_q  $ (\string3|filt0|regq[4]~_Duplicate_1_q  $ (!\Add8~3 )))) # (GND)
// \Add8~5  = CARRY((\string4|filt0|regq[4]~_Duplicate_1_q  & ((\string3|filt0|regq[4]~_Duplicate_1_q ) # (!\Add8~3 ))) # (!\string4|filt0|regq[4]~_Duplicate_1_q  & (\string3|filt0|regq[4]~_Duplicate_1_q  & !\Add8~3 )))

	.dataa(\string4|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'h698E;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
fiftyfivenm_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (\string4|filt0|regq[5]~_Duplicate_1_q  & ((\string3|filt0|regq[5]~_Duplicate_1_q  & (\Add8~5  & VCC)) # (!\string3|filt0|regq[5]~_Duplicate_1_q  & (!\Add8~5 )))) # (!\string4|filt0|regq[5]~_Duplicate_1_q  & 
// ((\string3|filt0|regq[5]~_Duplicate_1_q  & (!\Add8~5 )) # (!\string3|filt0|regq[5]~_Duplicate_1_q  & ((\Add8~5 ) # (GND)))))
// \Add8~7  = CARRY((\string4|filt0|regq[5]~_Duplicate_1_q  & (!\string3|filt0|regq[5]~_Duplicate_1_q  & !\Add8~5 )) # (!\string4|filt0|regq[5]~_Duplicate_1_q  & ((!\Add8~5 ) # (!\string3|filt0|regq[5]~_Duplicate_1_q ))))

	.dataa(\string4|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h9617;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
fiftyfivenm_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = ((\string4|filt0|regq[6]~_Duplicate_1_q  $ (\string3|filt0|regq[6]~_Duplicate_1_q  $ (!\Add8~7 )))) # (GND)
// \Add8~9  = CARRY((\string4|filt0|regq[6]~_Duplicate_1_q  & ((\string3|filt0|regq[6]~_Duplicate_1_q ) # (!\Add8~7 ))) # (!\string4|filt0|regq[6]~_Duplicate_1_q  & (\string3|filt0|regq[6]~_Duplicate_1_q  & !\Add8~7 )))

	.dataa(\string4|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout(\Add8~9 ));
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'h698E;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
fiftyfivenm_lcell_comb \Add8~10 (
// Equation(s):
// \Add8~10_combout  = (\string3|filt0|regq[7]~_Duplicate_1_q  & ((\string4|filt0|regq[7]~_Duplicate_1_q  & (\Add8~9  & VCC)) # (!\string4|filt0|regq[7]~_Duplicate_1_q  & (!\Add8~9 )))) # (!\string3|filt0|regq[7]~_Duplicate_1_q  & 
// ((\string4|filt0|regq[7]~_Duplicate_1_q  & (!\Add8~9 )) # (!\string4|filt0|regq[7]~_Duplicate_1_q  & ((\Add8~9 ) # (GND)))))
// \Add8~11  = CARRY((\string3|filt0|regq[7]~_Duplicate_1_q  & (!\string4|filt0|regq[7]~_Duplicate_1_q  & !\Add8~9 )) # (!\string3|filt0|regq[7]~_Duplicate_1_q  & ((!\Add8~9 ) # (!\string4|filt0|regq[7]~_Duplicate_1_q ))))

	.dataa(\string3|filt0|regq[7]~_Duplicate_1_q ),
	.datab(\string4|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~9 ),
	.combout(\Add8~10_combout ),
	.cout(\Add8~11 ));
// synopsys translate_off
defparam \Add8~10 .lut_mask = 16'h9617;
defparam \Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
fiftyfivenm_lcell_comb \Add8~12 (
// Equation(s):
// \Add8~12_combout  = ((\string4|filt0|regq[8]~_Duplicate_1_q  $ (\string3|filt0|regq[8]~_Duplicate_1_q  $ (!\Add8~11 )))) # (GND)
// \Add8~13  = CARRY((\string4|filt0|regq[8]~_Duplicate_1_q  & ((\string3|filt0|regq[8]~_Duplicate_1_q ) # (!\Add8~11 ))) # (!\string4|filt0|regq[8]~_Duplicate_1_q  & (\string3|filt0|regq[8]~_Duplicate_1_q  & !\Add8~11 )))

	.dataa(\string4|filt0|regq[8]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~11 ),
	.combout(\Add8~12_combout ),
	.cout(\Add8~13 ));
// synopsys translate_off
defparam \Add8~12 .lut_mask = 16'h698E;
defparam \Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
fiftyfivenm_lcell_comb \Add8~14 (
// Equation(s):
// \Add8~14_combout  = (\string4|filt0|regq[9]~_Duplicate_1_q  & ((\string3|filt0|regq[9]~_Duplicate_1_q  & (\Add8~13  & VCC)) # (!\string3|filt0|regq[9]~_Duplicate_1_q  & (!\Add8~13 )))) # (!\string4|filt0|regq[9]~_Duplicate_1_q  & 
// ((\string3|filt0|regq[9]~_Duplicate_1_q  & (!\Add8~13 )) # (!\string3|filt0|regq[9]~_Duplicate_1_q  & ((\Add8~13 ) # (GND)))))
// \Add8~15  = CARRY((\string4|filt0|regq[9]~_Duplicate_1_q  & (!\string3|filt0|regq[9]~_Duplicate_1_q  & !\Add8~13 )) # (!\string4|filt0|regq[9]~_Duplicate_1_q  & ((!\Add8~13 ) # (!\string3|filt0|regq[9]~_Duplicate_1_q ))))

	.dataa(\string4|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~13 ),
	.combout(\Add8~14_combout ),
	.cout(\Add8~15 ));
// synopsys translate_off
defparam \Add8~14 .lut_mask = 16'h9617;
defparam \Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
fiftyfivenm_lcell_comb \Add8~16 (
// Equation(s):
// \Add8~16_combout  = ((\string4|filt0|regq[10]~_Duplicate_1_q  $ (\string3|filt0|regq[10]~_Duplicate_1_q  $ (!\Add8~15 )))) # (GND)
// \Add8~17  = CARRY((\string4|filt0|regq[10]~_Duplicate_1_q  & ((\string3|filt0|regq[10]~_Duplicate_1_q ) # (!\Add8~15 ))) # (!\string4|filt0|regq[10]~_Duplicate_1_q  & (\string3|filt0|regq[10]~_Duplicate_1_q  & !\Add8~15 )))

	.dataa(\string4|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~15 ),
	.combout(\Add8~16_combout ),
	.cout(\Add8~17 ));
// synopsys translate_off
defparam \Add8~16 .lut_mask = 16'h698E;
defparam \Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N28
fiftyfivenm_lcell_comb \div|time_base_counter3~0 (
// Equation(s):
// \div|time_base_counter3~0_combout  = !\div|time_base_counter3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\div|time_base_counter3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div|time_base_counter3~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter3~0 .lut_mask = 16'h0F0F;
defparam \div|time_base_counter3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N16
fiftyfivenm_lcell_comb \div|time_base_counter3~feeder (
// Equation(s):
// \div|time_base_counter3~feeder_combout  = \div|time_base_counter3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter3~0_combout ),
	.cin(gnd),
	.combout(\div|time_base_counter3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter3~feeder .lut_mask = 16'hFF00;
defparam \div|time_base_counter3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N17
dffeas \div|time_base_counter3 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\div|time_base_counter3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|time_base_counter3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|time_base_counter3 .is_wysiwyg = "true";
defparam \div|time_base_counter3 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|time_base_counter3~q }),
	.clkselect({gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ));
// synopsys translate_off
defparam \string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .clock_type = "global clock";
defparam \string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \string5|count[0]~11 (
// Equation(s):
// \string5|count[0]~11_combout  = \string5|count [0] $ (VCC)
// \string5|count[0]~12  = CARRY(\string5|count [0])

	.dataa(gnd),
	.datab(\string5|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|count[0]~11_combout ),
	.cout(\string5|count[0]~12 ));
// synopsys translate_off
defparam \string5|count[0]~11 .lut_mask = 16'h33CC;
defparam \string5|count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \string5|count[9]~32 (
// Equation(s):
// \string5|count[9]~32_combout  = (\string5|count [9] & (!\string5|count[8]~31 )) # (!\string5|count [9] & ((\string5|count[8]~31 ) # (GND)))
// \string5|count[9]~33  = CARRY((!\string5|count[8]~31 ) # (!\string5|count [9]))

	.dataa(gnd),
	.datab(\string5|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[8]~31 ),
	.combout(\string5|count[9]~32_combout ),
	.cout(\string5|count[9]~33 ));
// synopsys translate_off
defparam \string5|count[9]~32 .lut_mask = 16'h3C3F;
defparam \string5|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \string5|count[10]~34 (
// Equation(s):
// \string5|count[10]~34_combout  = \string5|count [10] $ (!\string5|count[9]~33 )

	.dataa(\string5|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string5|count[9]~33 ),
	.combout(\string5|count[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \string5|count[10]~34 .lut_mask = 16'hA5A5;
defparam \string5|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \string5|count[10] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[10] .is_wysiwyg = "true";
defparam \string5|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N30
fiftyfivenm_lcell_comb \string5|count[8]~14 (
// Equation(s):
// \string5|count[8]~14_combout  = ((!\string5|count [10] & (\string5|KP_state.10~q  & \string5|LessThan1~0_combout ))) # (!\string5|KP_state.00~q )

	.dataa(\string5|KP_state.00~q ),
	.datab(\string5|count [10]),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\string5|count[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string5|count[8]~14 .lut_mask = 16'h7555;
defparam \string5|count[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .listen_to_nsleep_signal = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N2
fiftyfivenm_lcell_comb \string5|trig_sync_0~0 (
// Equation(s):
// \string5|trig_sync_0~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\string5|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \string5|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N3
dffeas \string5|trig_sync_0 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|trig_sync_0 .is_wysiwyg = "true";
defparam \string5|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N14
fiftyfivenm_lcell_comb \string5|trig_sync_1~feeder (
// Equation(s):
// \string5|trig_sync_1~feeder_combout  = \string5|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|trig_sync_0~q ),
	.cin(gnd),
	.combout(\string5|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|trig_sync_1~feeder .lut_mask = 16'hFF00;
defparam \string5|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N15
dffeas \string5|trig_sync_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|trig_sync_1 .is_wysiwyg = "true";
defparam \string5|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N0
fiftyfivenm_lcell_comb \string5|trig_cnt~0 (
// Equation(s):
// \string5|trig_cnt~0_combout  = (\string5|trig_cnt [0] & (!\string5|trig_cnt [1] & (\string5|trig_sync_1~q  $ (\string5|trig_now~q )))) # (!\string5|trig_cnt [0] & (\string5|trig_cnt [1] & (\string5|trig_sync_1~q  $ (\string5|trig_now~q ))))

	.dataa(\string5|trig_cnt [0]),
	.datab(\string5|trig_sync_1~q ),
	.datac(\string5|trig_cnt [1]),
	.datad(\string5|trig_now~q ),
	.cin(gnd),
	.combout(\string5|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|trig_cnt~0 .lut_mask = 16'h1248;
defparam \string5|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N1
dffeas \string5|trig_cnt[1] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|trig_cnt[1] .is_wysiwyg = "true";
defparam \string5|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N28
fiftyfivenm_lcell_comb \string5|trig_now~0 (
// Equation(s):
// \string5|trig_now~0_combout  = (\string5|trig_cnt [0] & ((\string5|trig_cnt [1] & (\string5|trig_sync_1~q )) # (!\string5|trig_cnt [1] & ((\string5|trig_now~q ))))) # (!\string5|trig_cnt [0] & (((\string5|trig_now~q ))))

	.dataa(\string5|trig_cnt [0]),
	.datab(\string5|trig_sync_1~q ),
	.datac(\string5|trig_now~q ),
	.datad(\string5|trig_cnt [1]),
	.cin(gnd),
	.combout(\string5|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|trig_now~0 .lut_mask = 16'hD8F0;
defparam \string5|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N29
dffeas \string5|trig_now (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|trig_now .is_wysiwyg = "true";
defparam \string5|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N10
fiftyfivenm_lcell_comb \string5|trig_cnt~1 (
// Equation(s):
// \string5|trig_cnt~1_combout  = (!\string5|trig_cnt [0] & (\string5|trig_sync_1~q  $ (\string5|trig_now~q )))

	.dataa(gnd),
	.datab(\string5|trig_sync_1~q ),
	.datac(\string5|trig_cnt [0]),
	.datad(\string5|trig_now~q ),
	.cin(gnd),
	.combout(\string5|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \string5|trig_cnt~1 .lut_mask = 16'h030C;
defparam \string5|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N11
dffeas \string5|trig_cnt[0] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|trig_cnt[0] .is_wysiwyg = "true";
defparam \string5|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N22
fiftyfivenm_lcell_comb \string5|trig_pulse~0 (
// Equation(s):
// \string5|trig_pulse~0_combout  = (\string5|trig_cnt [0] & (\string5|trig_cnt [1] & (\string5|trig_sync_1~q  & !\string5|trig_now~q )))

	.dataa(\string5|trig_cnt [0]),
	.datab(\string5|trig_cnt [1]),
	.datac(\string5|trig_sync_1~q ),
	.datad(\string5|trig_now~q ),
	.cin(gnd),
	.combout(\string5|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|trig_pulse~0 .lut_mask = 16'h0080;
defparam \string5|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N8
fiftyfivenm_lcell_comb \string5|count[8]~13 (
// Equation(s):
// \string5|count[8]~13_combout  = (\string5|LessThan1~0_combout  & (\string5|KP_state.01~q  & !\string5|count [10]))

	.dataa(gnd),
	.datab(\string5|LessThan1~0_combout ),
	.datac(\string5|KP_state.01~q ),
	.datad(\string5|count [10]),
	.cin(gnd),
	.combout(\string5|count[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string5|count[8]~13 .lut_mask = 16'h00C0;
defparam \string5|count[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N16
fiftyfivenm_lcell_comb \string5|count[8]~15 (
// Equation(s):
// \string5|count[8]~15_combout  = (\RESET_DELAY_n~q  & (!\string5|count[8]~13_combout  & ((\string5|trig_pulse~0_combout ) # (!\string5|count[8]~14_combout ))))

	.dataa(\RESET_DELAY_n~q ),
	.datab(\string5|count[8]~14_combout ),
	.datac(\string5|trig_pulse~0_combout ),
	.datad(\string5|count[8]~13_combout ),
	.cin(gnd),
	.combout(\string5|count[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string5|count[8]~15 .lut_mask = 16'h00A2;
defparam \string5|count[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \string5|count[0] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[0] .is_wysiwyg = "true";
defparam \string5|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \string5|count[1]~16 (
// Equation(s):
// \string5|count[1]~16_combout  = (\string5|count [1] & (!\string5|count[0]~12 )) # (!\string5|count [1] & ((\string5|count[0]~12 ) # (GND)))
// \string5|count[1]~17  = CARRY((!\string5|count[0]~12 ) # (!\string5|count [1]))

	.dataa(gnd),
	.datab(\string5|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[0]~12 ),
	.combout(\string5|count[1]~16_combout ),
	.cout(\string5|count[1]~17 ));
// synopsys translate_off
defparam \string5|count[1]~16 .lut_mask = 16'h3C3F;
defparam \string5|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \string5|count[1] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[1] .is_wysiwyg = "true";
defparam \string5|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \string5|count[2]~18 (
// Equation(s):
// \string5|count[2]~18_combout  = (\string5|count [2] & (\string5|count[1]~17  $ (GND))) # (!\string5|count [2] & (!\string5|count[1]~17  & VCC))
// \string5|count[2]~19  = CARRY((\string5|count [2] & !\string5|count[1]~17 ))

	.dataa(\string5|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[1]~17 ),
	.combout(\string5|count[2]~18_combout ),
	.cout(\string5|count[2]~19 ));
// synopsys translate_off
defparam \string5|count[2]~18 .lut_mask = 16'hA50A;
defparam \string5|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \string5|count[2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[2] .is_wysiwyg = "true";
defparam \string5|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \string5|count[3]~20 (
// Equation(s):
// \string5|count[3]~20_combout  = (\string5|count [3] & (!\string5|count[2]~19 )) # (!\string5|count [3] & ((\string5|count[2]~19 ) # (GND)))
// \string5|count[3]~21  = CARRY((!\string5|count[2]~19 ) # (!\string5|count [3]))

	.dataa(gnd),
	.datab(\string5|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[2]~19 ),
	.combout(\string5|count[3]~20_combout ),
	.cout(\string5|count[3]~21 ));
// synopsys translate_off
defparam \string5|count[3]~20 .lut_mask = 16'h3C3F;
defparam \string5|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \string5|count[3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[3] .is_wysiwyg = "true";
defparam \string5|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \string5|count[4]~22 (
// Equation(s):
// \string5|count[4]~22_combout  = (\string5|count [4] & (\string5|count[3]~21  $ (GND))) # (!\string5|count [4] & (!\string5|count[3]~21  & VCC))
// \string5|count[4]~23  = CARRY((\string5|count [4] & !\string5|count[3]~21 ))

	.dataa(\string5|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[3]~21 ),
	.combout(\string5|count[4]~22_combout ),
	.cout(\string5|count[4]~23 ));
// synopsys translate_off
defparam \string5|count[4]~22 .lut_mask = 16'hA50A;
defparam \string5|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \string5|count[4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[4] .is_wysiwyg = "true";
defparam \string5|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \string5|count[5]~24 (
// Equation(s):
// \string5|count[5]~24_combout  = (\string5|count [5] & (!\string5|count[4]~23 )) # (!\string5|count [5] & ((\string5|count[4]~23 ) # (GND)))
// \string5|count[5]~25  = CARRY((!\string5|count[4]~23 ) # (!\string5|count [5]))

	.dataa(\string5|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[4]~23 ),
	.combout(\string5|count[5]~24_combout ),
	.cout(\string5|count[5]~25 ));
// synopsys translate_off
defparam \string5|count[5]~24 .lut_mask = 16'h5A5F;
defparam \string5|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \string5|count[5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[5] .is_wysiwyg = "true";
defparam \string5|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \string5|count[6]~26 (
// Equation(s):
// \string5|count[6]~26_combout  = (\string5|count [6] & (\string5|count[5]~25  $ (GND))) # (!\string5|count [6] & (!\string5|count[5]~25  & VCC))
// \string5|count[6]~27  = CARRY((\string5|count [6] & !\string5|count[5]~25 ))

	.dataa(gnd),
	.datab(\string5|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[5]~25 ),
	.combout(\string5|count[6]~26_combout ),
	.cout(\string5|count[6]~27 ));
// synopsys translate_off
defparam \string5|count[6]~26 .lut_mask = 16'hC30C;
defparam \string5|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \string5|count[6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[6] .is_wysiwyg = "true";
defparam \string5|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \string5|count[7]~28 (
// Equation(s):
// \string5|count[7]~28_combout  = (\string5|count [7] & (!\string5|count[6]~27 )) # (!\string5|count [7] & ((\string5|count[6]~27 ) # (GND)))
// \string5|count[7]~29  = CARRY((!\string5|count[6]~27 ) # (!\string5|count [7]))

	.dataa(gnd),
	.datab(\string5|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[6]~27 ),
	.combout(\string5|count[7]~28_combout ),
	.cout(\string5|count[7]~29 ));
// synopsys translate_off
defparam \string5|count[7]~28 .lut_mask = 16'h3C3F;
defparam \string5|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \string5|count[7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[7] .is_wysiwyg = "true";
defparam \string5|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \string5|count[8]~30 (
// Equation(s):
// \string5|count[8]~30_combout  = (\string5|count [8] & (\string5|count[7]~29  $ (GND))) # (!\string5|count [8] & (!\string5|count[7]~29  & VCC))
// \string5|count[8]~31  = CARRY((\string5|count [8] & !\string5|count[7]~29 ))

	.dataa(gnd),
	.datab(\string5|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|count[7]~29 ),
	.combout(\string5|count[8]~30_combout ),
	.cout(\string5|count[8]~31 ));
// synopsys translate_off
defparam \string5|count[8]~30 .lut_mask = 16'hC30C;
defparam \string5|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \string5|count[8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[8] .is_wysiwyg = "true";
defparam \string5|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \string5|count[9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string5|count[8]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|count[9] .is_wysiwyg = "true";
defparam \string5|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N20
fiftyfivenm_lcell_comb \string5|LessThan1~0 (
// Equation(s):
// \string5|LessThan1~0_combout  = (((!\string5|count [7]) # (!\string5|count [6])) # (!\string5|count [8])) # (!\string5|count [9])

	.dataa(\string5|count [9]),
	.datab(\string5|count [8]),
	.datac(\string5|count [6]),
	.datad(\string5|count [7]),
	.cin(gnd),
	.combout(\string5|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \string5|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N6
fiftyfivenm_lcell_comb \string5|KP_state~10 (
// Equation(s):
// \string5|KP_state~10_combout  = (\string5|KP_state.10~q  & (((\string5|trig_pulse~0_combout )))) # (!\string5|KP_state.10~q  & (\string5|LessThan1~0_combout  & ((!\string5|count [10]))))

	.dataa(\string5|KP_state.10~q ),
	.datab(\string5|LessThan1~0_combout ),
	.datac(\string5|trig_pulse~0_combout ),
	.datad(\string5|count [10]),
	.cin(gnd),
	.combout(\string5|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \string5|KP_state~10 .lut_mask = 16'hA0E4;
defparam \string5|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \string5|KP_state~11 (
// Equation(s):
// \string5|KP_state~11_combout  = (\string5|KP_state~8_combout  & ((\string5|KP_state.00~q  & (!\string5|KP_state~10_combout )) # (!\string5|KP_state.00~q  & ((\string5|trig_pulse~0_combout )))))

	.dataa(\string5|KP_state~10_combout ),
	.datab(\string5|KP_state~8_combout ),
	.datac(\string5|KP_state.00~q ),
	.datad(\string5|trig_pulse~0_combout ),
	.cin(gnd),
	.combout(\string5|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \string5|KP_state~11 .lut_mask = 16'h4C40;
defparam \string5|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \string5|KP_state.10 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|KP_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|KP_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|KP_state.10 .is_wysiwyg = "true";
defparam \string5|KP_state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \string5|KP_state~12 (
// Equation(s):
// \string5|KP_state~12_combout  = (\string5|KP_state~8_combout  & ((\string5|count[8]~13_combout ) # ((\string5|KP_state.10~q  & \string5|trig_pulse~0_combout ))))

	.dataa(\string5|KP_state.10~q ),
	.datab(\string5|trig_pulse~0_combout ),
	.datac(\string5|count[8]~13_combout ),
	.datad(\string5|KP_state~8_combout ),
	.cin(gnd),
	.combout(\string5|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \string5|KP_state~12 .lut_mask = 16'hF800;
defparam \string5|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \string5|KP_state.01 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|KP_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|KP_state.01 .is_wysiwyg = "true";
defparam \string5|KP_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \string5|KP_state~8 (
// Equation(s):
// \string5|KP_state~8_combout  = (\RESET_DELAY_n~q  & ((\string5|KP_state.01~q  & (\string5|KP_state.00~q  & !\string5|KP_state.10~q )) # (!\string5|KP_state.01~q  & (\string5|KP_state.00~q  $ (!\string5|KP_state.10~q )))))

	.dataa(\string5|KP_state.01~q ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string5|KP_state.00~q ),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|KP_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \string5|KP_state~8 .lut_mask = 16'h4084;
defparam \string5|KP_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \string5|KP_state~9 (
// Equation(s):
// \string5|KP_state~9_combout  = (\string5|KP_state~8_combout  & ((\string5|KP_state.00~q ) # (\string5|trig_pulse~0_combout )))

	.dataa(gnd),
	.datab(\string5|KP_state~8_combout ),
	.datac(\string5|KP_state.00~q ),
	.datad(\string5|trig_pulse~0_combout ),
	.cin(gnd),
	.combout(\string5|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \string5|KP_state~9 .lut_mask = 16'hCCC0;
defparam \string5|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \string5|KP_state.00 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|KP_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|KP_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|KP_state.00 .is_wysiwyg = "true";
defparam \string5|KP_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
fiftyfivenm_lcell_comb \string5|rden~0 (
// Equation(s):
// \string5|rden~0_combout  = (\RESET_DELAY_n~q  & \string5|KP_state.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|KP_state.00~q ),
	.cin(gnd),
	.combout(\string5|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|rden~0 .lut_mask = 16'hF000;
defparam \string5|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N13
dffeas \string5|rden (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|rden .is_wysiwyg = "true";
defparam \string5|rden .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][2]~9 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][2]~9_combout  = \noise|out24ref_5 [14] $ (((\noise|out24ref_5 [13]) # (\noise|out24ref_5 [12])))

	.dataa(\noise|out24ref_5 [14]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][2]~9 .lut_mask = 16'h5656;
defparam \string5|Mult0|mult_core|romout[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[0][6]~10 (
// Equation(s):
// \string5|Mult0|mult_core|romout[0][6]~10_combout  = (\noise|out24ref_5 [9]) # ((\noise|out24ref_5 [10]) # ((\noise|out24ref_5 [11]) # (\noise|out24ref_5 [8])))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\noise|out24ref_5 [11]),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[0][6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[0][6]~10 .lut_mask = 16'hFFFE;
defparam \string5|Mult0|mult_core|romout[0][6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][9]~11 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][9]~11_combout  = \noise|out24ref_5 [13] $ (\noise|out24ref_5 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_5 [13]),
	.datad(\noise|out24ref_5 [12]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][9]~11 .lut_mask = 16'h0FF0;
defparam \string5|Mult0|mult_core|romout[1][9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\noise|out24ref_5 [12] & (\string5|Mult0|mult_core|romout[0][6]~10_combout  $ (VCC))) # (!\noise|out24ref_5 [12] & (\string5|Mult0|mult_core|romout[0][6]~10_combout  & VCC))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\noise|out24ref_5 [12] & \string5|Mult0|mult_core|romout[0][6]~10_combout ))

	.dataa(\noise|out24ref_5 [12]),
	.datab(\string5|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\string5|Mult0|mult_core|romout[1][9]~11_combout  & ((\string5|Mult0|mult_core|romout[0][6]~10_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\string5|Mult0|mult_core|romout[0][6]~10_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\string5|Mult0|mult_core|romout[1][9]~11_combout  & ((\string5|Mult0|mult_core|romout[0][6]~10_combout  & 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\string5|Mult0|mult_core|romout[0][6]~10_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\string5|Mult0|mult_core|romout[1][9]~11_combout  & (!\string5|Mult0|mult_core|romout[0][6]~10_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\string5|Mult0|mult_core|romout[1][9]~11_combout  & ((!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\string5|Mult0|mult_core|romout[0][6]~10_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[1][9]~11_combout ),
	.datab(\string5|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\string5|Mult0|mult_core|romout[1][2]~9_combout  $ (\string5|Mult0|mult_core|romout[0][6]~10_combout  $ (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\string5|Mult0|mult_core|romout[1][2]~9_combout  & ((\string5|Mult0|mult_core|romout[0][6]~10_combout ) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\string5|Mult0|mult_core|romout[1][2]~9_combout  & (\string5|Mult0|mult_core|romout[0][6]~10_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string5|Mult0|mult_core|romout[1][2]~9_combout ),
	.datab(\string5|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
fiftyfivenm_lcell_comb \string5|d~5 (
// Equation(s):
// \string5|d~5_combout  = (!\string5|KP_state.10~q  & (\noise|out24ref_5 [10] $ (((\noise|out24ref_5 [9]) # (\noise|out24ref_5 [8])))))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\string5|KP_state.10~q ),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\string5|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~5 .lut_mask = 16'h0306;
defparam \string5|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \string5|wr_ptr[0] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\string5|count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[0] .is_wysiwyg = "true";
defparam \string5|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \string5|wr_ptr[1]~feeder (
// Equation(s):
// \string5|wr_ptr[1]~feeder_combout  = \string5|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \string5|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \string5|wr_ptr[1] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[1] .is_wysiwyg = "true";
defparam \string5|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \string5|wr_ptr[2]~feeder (
// Equation(s):
// \string5|wr_ptr[2]~feeder_combout  = \string5|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|count [2]),
	.cin(gnd),
	.combout(\string5|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \string5|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \string5|wr_ptr[2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[2] .is_wysiwyg = "true";
defparam \string5|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \string5|wr_ptr[3]~feeder (
// Equation(s):
// \string5|wr_ptr[3]~feeder_combout  = \string5|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \string5|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \string5|wr_ptr[3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[3] .is_wysiwyg = "true";
defparam \string5|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \string5|wr_ptr[4]~feeder (
// Equation(s):
// \string5|wr_ptr[4]~feeder_combout  = \string5|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|count [4]),
	.cin(gnd),
	.combout(\string5|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \string5|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \string5|wr_ptr[4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[4] .is_wysiwyg = "true";
defparam \string5|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \string5|wr_ptr[5]~feeder (
// Equation(s):
// \string5|wr_ptr[5]~feeder_combout  = \string5|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|count [5]),
	.cin(gnd),
	.combout(\string5|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \string5|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \string5|wr_ptr[5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[5] .is_wysiwyg = "true";
defparam \string5|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N18
fiftyfivenm_lcell_comb \string5|wr_ptr[6]~feeder (
// Equation(s):
// \string5|wr_ptr[6]~feeder_combout  = \string5|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[6]~feeder .lut_mask = 16'hF0F0;
defparam \string5|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N19
dffeas \string5|wr_ptr[6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[6] .is_wysiwyg = "true";
defparam \string5|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N4
fiftyfivenm_lcell_comb \string5|wr_ptr[7]~feeder (
// Equation(s):
// \string5|wr_ptr[7]~feeder_combout  = \string5|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|count [7]),
	.cin(gnd),
	.combout(\string5|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \string5|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N5
dffeas \string5|wr_ptr[7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[7] .is_wysiwyg = "true";
defparam \string5|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N26
fiftyfivenm_lcell_comb \string5|wr_ptr[8]~feeder (
// Equation(s):
// \string5|wr_ptr[8]~feeder_combout  = \string5|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|count [8]),
	.cin(gnd),
	.combout(\string5|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[8]~feeder .lut_mask = 16'hFF00;
defparam \string5|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N27
dffeas \string5|wr_ptr[8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[8] .is_wysiwyg = "true";
defparam \string5|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N24
fiftyfivenm_lcell_comb \string5|wr_ptr[9]~feeder (
// Equation(s):
// \string5|wr_ptr[9]~feeder_combout  = \string5|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|wr_ptr[9]~feeder .lut_mask = 16'hF0F0;
defparam \string5|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N25
dffeas \string5|wr_ptr[9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|wr_ptr[9] .is_wysiwyg = "true";
defparam \string5|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][3]~combout  = \noise|out24ref_5 [15] $ (((\noise|out24ref_5 [12]) # ((\noise|out24ref_5 [13]) # (\noise|out24ref_5 [14]))))

	.dataa(\noise|out24ref_5 [12]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [14]),
	.datad(\noise|out24ref_5 [15]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][3] .lut_mask = 16'h01FE;
defparam \string5|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \string5|Mult0|mult_core|romout[0][7]~8_combout  = (!\noise|out24ref_5 [8] & ((\noise|out24ref_5 [9]) # ((\noise|out24ref_5 [10]) # (\noise|out24ref_5 [11]))))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\noise|out24ref_5 [8]),
	.datad(\noise|out24ref_5 [11]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'h0F0E;
defparam \string5|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\string5|Mult0|mult_core|romout[1][3]~combout  & ((\string5|Mult0|mult_core|romout[0][7]~8_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\string5|Mult0|mult_core|romout[0][7]~8_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\string5|Mult0|mult_core|romout[1][3]~combout  & ((\string5|Mult0|mult_core|romout[0][7]~8_combout  & 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\string5|Mult0|mult_core|romout[0][7]~8_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\string5|Mult0|mult_core|romout[1][3]~combout  & (!\string5|Mult0|mult_core|romout[0][7]~8_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\string5|Mult0|mult_core|romout[1][3]~combout  & ((!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\string5|Mult0|mult_core|romout[0][7]~8_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[1][3]~combout ),
	.datab(\string5|Mult0|mult_core|romout[0][7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \string5|Mult0|mult_core|romout[0][8]~7_combout  = (\noise|out24ref_5 [9] & (((\noise|out24ref_5 [8])))) # (!\noise|out24ref_5 [9] & (!\noise|out24ref_5 [8] & ((\noise|out24ref_5 [10]) # (\noise|out24ref_5 [11]))))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\noise|out24ref_5 [11]),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'hAA54;
defparam \string5|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][6]~4_combout  = (\noise|out24ref_5 [12]) # ((\noise|out24ref_5 [13]) # ((\noise|out24ref_5 [14]) # (\noise|out24ref_5 [15])))

	.dataa(\noise|out24ref_5 [12]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [14]),
	.datad(\noise|out24ref_5 [15]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'hFFFE;
defparam \string5|Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\string5|Mult0|mult_core|romout[0][8]~7_combout  $ (\string5|Mult0|mult_core|romout[1][6]~4_combout  $ (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\string5|Mult0|mult_core|romout[0][8]~7_combout  & ((\string5|Mult0|mult_core|romout[1][6]~4_combout ) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\string5|Mult0|mult_core|romout[0][8]~7_combout  & (\string5|Mult0|mult_core|romout[1][6]~4_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string5|Mult0|mult_core|romout[0][8]~7_combout ),
	.datab(\string5|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\noise|out24ref_5 [16] & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\noise|out24ref_5 [16] & 
// (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\noise|out24ref_5 [16] & \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\noise|out24ref_5 [16]),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][9]~25 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][9]~25_combout  = \noise|out24ref_5 [16] $ (\noise|out24ref_5 [17])

	.dataa(\noise|out24ref_5 [16]),
	.datab(gnd),
	.datac(\noise|out24ref_5 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][9]~25 .lut_mask = 16'h5A5A;
defparam \string5|Mult0|mult_core|romout[2][9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \string5|Mult0|mult_core|romout[0][9]~6_combout  = (\noise|out24ref_5 [9] & (\noise|out24ref_5 [10])) # (!\noise|out24ref_5 [9] & ((\noise|out24ref_5 [10] & ((\noise|out24ref_5 [8]))) # (!\noise|out24ref_5 [10] & (\noise|out24ref_5 [11] & 
// !\noise|out24ref_5 [8]))))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\noise|out24ref_5 [11]),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hCC98;
defparam \string5|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\string5|Mult0|mult_core|romout[0][9]~6_combout  & ((\string5|Mult0|mult_core|romout[1][6]~4_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\string5|Mult0|mult_core|romout[1][6]~4_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\string5|Mult0|mult_core|romout[0][9]~6_combout  & ((\string5|Mult0|mult_core|romout[1][6]~4_combout  & 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\string5|Mult0|mult_core|romout[1][6]~4_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\string5|Mult0|mult_core|romout[0][9]~6_combout  & (!\string5|Mult0|mult_core|romout[1][6]~4_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\string5|Mult0|mult_core|romout[0][9]~6_combout  & ((!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\string5|Mult0|mult_core|romout[1][6]~4_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[0][9]~6_combout ),
	.datab(\string5|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\string5|Mult0|mult_core|romout[2][9]~25_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\string5|Mult0|mult_core|romout[2][9]~25_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\string5|Mult0|mult_core|romout[2][9]~25_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\string5|Mult0|mult_core|romout[2][9]~25_combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[2][9]~25_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][3] (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][3]~combout  = \noise|out24ref_5 [19] $ (((\noise|out24ref_5 [18]) # ((\noise|out24ref_5 [17]) # (\noise|out24ref_5 [16]))))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][3] .lut_mask = 16'h01FE;
defparam \string5|Mult0|mult_core|romout[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][7]~3_combout  = (!\noise|out24ref_5 [12] & ((\noise|out24ref_5 [13]) # ((\noise|out24ref_5 [14]) # (\noise|out24ref_5 [15]))))

	.dataa(\noise|out24ref_5 [12]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [14]),
	.datad(\noise|out24ref_5 [15]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'h5554;
defparam \string5|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \string5|Mult0|mult_core|romout[0][10]~5_combout  = (\noise|out24ref_5 [11] & ((\noise|out24ref_5 [9]) # ((\noise|out24ref_5 [10]) # (\noise|out24ref_5 [8]))))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\noise|out24ref_5 [11]),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hF0E0;
defparam \string5|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\string5|Mult0|mult_core|romout[0][10]~5_combout  $ (\string5|Mult0|mult_core|romout[1][6]~4_combout  $ (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # 
// (GND)
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\string5|Mult0|mult_core|romout[0][10]~5_combout  & ((\string5|Mult0|mult_core|romout[1][6]~4_combout ) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\string5|Mult0|mult_core|romout[0][10]~5_combout  & (\string5|Mult0|mult_core|romout[1][6]~4_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string5|Mult0|mult_core|romout[0][10]~5_combout ),
	.datab(\string5|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\string5|Mult0|mult_core|romout[1][7]~3_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\string5|Mult0|mult_core|romout[1][7]~3_combout  & 
// ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\string5|Mult0|mult_core|romout[1][7]~3_combout ))

	.dataa(\string5|Mult0|mult_core|romout[1][7]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][2]~24 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][2]~24_combout  = \noise|out24ref_5 [18] $ (((\noise|out24ref_5 [17]) # (\noise|out24ref_5 [16])))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][2]~24 .lut_mask = 16'h5656;
defparam \string5|Mult0|mult_core|romout[2][2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\string5|Mult0|mult_core|romout[2][2]~24_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\string5|Mult0|mult_core|romout[2][2]~24_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\string5|Mult0|mult_core|romout[2][2]~24_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\string5|Mult0|mult_core|romout[2][2]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\string5|Mult0|mult_core|romout[2][3]~combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\string5|Mult0|mult_core|romout[2][3]~combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\string5|Mult0|mult_core|romout[2][3]~combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\string5|Mult0|mult_core|romout[2][3]~combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[2][3]~combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][6]~22 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][6]~22_combout  = (\noise|out24ref_5 [18]) # ((\noise|out24ref_5 [17]) # ((\noise|out24ref_5 [16]) # (\noise|out24ref_5 [19])))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][6]~22 .lut_mask = 16'hFFFE;
defparam \string5|Mult0|mult_core|romout[2][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][1]~23 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][1]~23_combout  = \noise|out24ref_5 [20] $ (\noise|out24ref_5 [21])

	.dataa(gnd),
	.datab(\noise|out24ref_5 [20]),
	.datac(\noise|out24ref_5 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][1]~23 .lut_mask = 16'h3C3C;
defparam \string5|Mult0|mult_core|romout[3][1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\string5|Mult0|mult_core|romout[2][6]~22_combout  & (\noise|out24ref_5 [20] $ (VCC))) # (!\string5|Mult0|mult_core|romout[2][6]~22_combout  & (\noise|out24ref_5 [20] & VCC))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\string5|Mult0|mult_core|romout[2][6]~22_combout  & \noise|out24ref_5 [20]))

	.dataa(\string5|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\noise|out24ref_5 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = (\string5|Mult0|mult_core|romout[2][6]~22_combout  & ((\string5|Mult0|mult_core|romout[3][1]~23_combout  & (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  & VCC)) # 
// (!\string5|Mult0|mult_core|romout[3][1]~23_combout  & (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )))) # (!\string5|Mult0|mult_core|romout[2][6]~22_combout  & ((\string5|Mult0|mult_core|romout[3][1]~23_combout  & 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # (!\string5|Mult0|mult_core|romout[3][1]~23_combout  & ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (GND)))))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\string5|Mult0|mult_core|romout[2][6]~22_combout  & (!\string5|Mult0|mult_core|romout[3][1]~23_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # 
// (!\string5|Mult0|mult_core|romout[2][6]~22_combout  & ((!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (!\string5|Mult0|mult_core|romout[3][1]~23_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\string5|Mult0|mult_core|romout[3][1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][9]~1_combout  = (\noise|out24ref_5 [12] & (((\noise|out24ref_5 [14])))) # (!\noise|out24ref_5 [12] & ((\noise|out24ref_5 [13] & (\noise|out24ref_5 [14])) # (!\noise|out24ref_5 [13] & (!\noise|out24ref_5 [14] & 
// \noise|out24ref_5 [15]))))

	.dataa(\noise|out24ref_5 [12]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [14]),
	.datad(\noise|out24ref_5 [15]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'hE1E0;
defparam \string5|Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][8]~2_combout  = (\noise|out24ref_5 [13] & (((\noise|out24ref_5 [12])))) # (!\noise|out24ref_5 [13] & (!\noise|out24ref_5 [12] & ((\noise|out24ref_5 [14]) # (\noise|out24ref_5 [15]))))

	.dataa(\noise|out24ref_5 [14]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [15]),
	.datad(\noise|out24ref_5 [12]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'hCC32;
defparam \string5|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\string5|Mult0|mult_core|romout[1][8]~2_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\string5|Mult0|mult_core|romout[1][8]~2_combout  
// & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\string5|Mult0|mult_core|romout[1][8]~2_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|romout[1][8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\string5|Mult0|mult_core|romout[1][9]~1_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\string5|Mult0|mult_core|romout[1][9]~1_combout  & 
// ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\string5|Mult0|mult_core|romout[1][9]~1_combout ))

	.dataa(\string5|Mult0|mult_core|romout[1][9]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h5A5F;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ))))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][6]~15 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][6]~15_combout  = (!\noise|out24ref_5 [23] & ((\noise|out24ref_5 [22]) # ((\noise|out24ref_5 [20]) # (\noise|out24ref_5 [21]))))

	.dataa(\noise|out24ref_5 [22]),
	.datab(\noise|out24ref_5 [20]),
	.datac(\noise|out24ref_5 [21]),
	.datad(\noise|out24ref_5 [23]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][6]~15 .lut_mask = 16'h00FE;
defparam \string5|Mult0|mult_core|romout[3][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][9]~17 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][9]~17_combout  = (\noise|out24ref_5 [18] & ((\noise|out24ref_5 [17]) # ((\noise|out24ref_5 [16])))) # (!\noise|out24ref_5 [18] & (!\noise|out24ref_5 [17] & (!\noise|out24ref_5 [16] & \noise|out24ref_5 [19])))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][9]~17 .lut_mask = 16'hA9A8;
defparam \string5|Mult0|mult_core|romout[2][9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][8]~18 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][8]~18_combout  = (\noise|out24ref_5 [17] & (((\noise|out24ref_5 [16])))) # (!\noise|out24ref_5 [17] & (!\noise|out24ref_5 [16] & ((\noise|out24ref_5 [18]) # (\noise|out24ref_5 [19]))))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][8]~18 .lut_mask = 16'hC3C2;
defparam \string5|Mult0|mult_core|romout[2][8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][3]~19 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][3]~19_combout  = \noise|out24ref_5 [23] $ (((\noise|out24ref_5 [20]) # ((\noise|out24ref_5 [22]) # (\noise|out24ref_5 [21]))))

	.dataa(\noise|out24ref_5 [20]),
	.datab(\noise|out24ref_5 [23]),
	.datac(\noise|out24ref_5 [22]),
	.datad(\noise|out24ref_5 [21]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][3]~19 .lut_mask = 16'h3336;
defparam \string5|Mult0|mult_core|romout[3][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][7]~20 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][7]~20_combout  = (!\noise|out24ref_5 [16] & ((\noise|out24ref_5 [18]) # ((\noise|out24ref_5 [17]) # (\noise|out24ref_5 [19]))))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][7]~20 .lut_mask = 16'h0F0E;
defparam \string5|Mult0|mult_core|romout[2][7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][2]~21 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][2]~21_combout  = \noise|out24ref_5 [22] $ (((\noise|out24ref_5 [20]) # (\noise|out24ref_5 [21])))

	.dataa(\noise|out24ref_5 [22]),
	.datab(\noise|out24ref_5 [20]),
	.datac(\noise|out24ref_5 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][2]~21 .lut_mask = 16'h5656;
defparam \string5|Mult0|mult_core|romout[3][2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = ((\string5|Mult0|mult_core|romout[2][6]~22_combout  $ (\string5|Mult0|mult_core|romout[3][2]~21_combout  $ (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))) # 
// (GND)
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\string5|Mult0|mult_core|romout[2][6]~22_combout  & ((\string5|Mult0|mult_core|romout[3][2]~21_combout ) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))) # 
// (!\string5|Mult0|mult_core|romout[2][6]~22_combout  & (\string5|Mult0|mult_core|romout[3][2]~21_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))

	.dataa(\string5|Mult0|mult_core|romout[2][6]~22_combout ),
	.datab(\string5|Mult0|mult_core|romout[3][2]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\string5|Mult0|mult_core|romout[3][3]~19_combout  & ((\string5|Mult0|mult_core|romout[2][7]~20_combout  & (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  & VCC)) # 
// (!\string5|Mult0|mult_core|romout[2][7]~20_combout  & (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )))) # (!\string5|Mult0|mult_core|romout[3][3]~19_combout  & ((\string5|Mult0|mult_core|romout[2][7]~20_combout  & 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\string5|Mult0|mult_core|romout[2][7]~20_combout  & ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((\string5|Mult0|mult_core|romout[3][3]~19_combout  & (!\string5|Mult0|mult_core|romout[2][7]~20_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # 
// (!\string5|Mult0|mult_core|romout[3][3]~19_combout  & ((!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\string5|Mult0|mult_core|romout[2][7]~20_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[3][3]~19_combout ),
	.datab(\string5|Mult0|mult_core|romout[2][7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = ((\string5|Mult0|mult_core|romout[3][6]~15_combout  $ (\string5|Mult0|mult_core|romout[2][8]~18_combout  $ (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))) # 
// (GND)
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\string5|Mult0|mult_core|romout[3][6]~15_combout  & ((\string5|Mult0|mult_core|romout[2][8]~18_combout ) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))) # 
// (!\string5|Mult0|mult_core|romout[3][6]~15_combout  & (\string5|Mult0|mult_core|romout[2][8]~18_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))

	.dataa(\string5|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string5|Mult0|mult_core|romout[2][8]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\string5|Mult0|mult_core|romout[3][6]~15_combout  & ((\string5|Mult0|mult_core|romout[2][9]~17_combout  & (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  & VCC)) 
// # (!\string5|Mult0|mult_core|romout[2][9]~17_combout  & (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )))) # (!\string5|Mult0|mult_core|romout[3][6]~15_combout  & ((\string5|Mult0|mult_core|romout[2][9]~17_combout  & 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\string5|Mult0|mult_core|romout[2][9]~17_combout  & ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((\string5|Mult0|mult_core|romout[3][6]~15_combout  & (!\string5|Mult0|mult_core|romout[2][9]~17_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # 
// (!\string5|Mult0|mult_core|romout[3][6]~15_combout  & ((!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\string5|Mult0|mult_core|romout[2][9]~17_combout ))))

	.dataa(\string5|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string5|Mult0|mult_core|romout[2][9]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[1][10]~0 (
// Equation(s):
// \string5|Mult0|mult_core|romout[1][10]~0_combout  = (\noise|out24ref_5 [15] & ((\noise|out24ref_5 [12]) # ((\noise|out24ref_5 [13]) # (\noise|out24ref_5 [14]))))

	.dataa(\noise|out24ref_5 [12]),
	.datab(\noise|out24ref_5 [13]),
	.datac(\noise|out24ref_5 [14]),
	.datad(\noise|out24ref_5 [15]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[1][10]~0 .lut_mask = 16'hFE00;
defparam \string5|Mult0|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = (\string5|Mult0|mult_core|romout[1][10]~0_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (GND))) # 
// (!\string5|Mult0|mult_core|romout[1][10]~0_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  & VCC))
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\string5|Mult0|mult_core|romout[1][10]~0_combout  & !\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|romout[1][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hC30C;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'hF0F0;
defparam \string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )))) # 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  $ (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \string5|filt0|del~45 (
// Equation(s):
// \string5|filt0|del~45_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][23]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string5|filt0|del[2][23]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~45 .lut_mask = 16'hCC00;
defparam \string5|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \string5|filt0|del[3][23] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][23] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
fiftyfivenm_lcell_comb \string5|filt0|del~46 (
// Equation(s):
// \string5|filt0|del~46_combout  = (\string5|filt0|del[1][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string5|filt0|del[1][22]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~46 .lut_mask = 16'hC0C0;
defparam \string5|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \string5|filt0|del[2][22] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][22] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \string5|filt0|del~47 (
// Equation(s):
// \string5|filt0|del~47_combout  = (\string5|filt0|del[2][22]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|filt0|del[2][22]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~47 .lut_mask = 16'hF000;
defparam \string5|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \string5|filt0|del[3][22] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][22] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
fiftyfivenm_lcell_comb \string5|filt0|del~48 (
// Equation(s):
// \string5|filt0|del~48_combout  = (\string5|filt0|del[1][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|filt0|del[1][21]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~48 .lut_mask = 16'hF000;
defparam \string5|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \string5|filt0|del[2][21] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][21] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
fiftyfivenm_lcell_comb \string5|filt0|del~49 (
// Equation(s):
// \string5|filt0|del~49_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][21]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~49 .lut_mask = 16'hF000;
defparam \string5|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N21
dffeas \string5|filt0|del[3][21] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][21] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
fiftyfivenm_lcell_comb \string5|filt0|del~50 (
// Equation(s):
// \string5|filt0|del~50_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][20]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~50 .lut_mask = 16'hF000;
defparam \string5|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \string5|filt0|del[2][20] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][20] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
fiftyfivenm_lcell_comb \string5|filt0|del~51 (
// Equation(s):
// \string5|filt0|del~51_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][20]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~51 .lut_mask = 16'hF000;
defparam \string5|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \string5|filt0|del[3][20] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][20] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
fiftyfivenm_lcell_comb \string5|filt0|del~52 (
// Equation(s):
// \string5|filt0|del~52_combout  = (\string5|filt0|del[1][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|filt0|del[1][19]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~52 .lut_mask = 16'hF000;
defparam \string5|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \string5|filt0|del[2][19] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][19] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \string5|filt0|del~53 (
// Equation(s):
// \string5|filt0|del~53_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][19]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[2][19]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~53 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \string5|filt0|del[3][19] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][19] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X48_Y35_N0
fiftyfivenm_mac_mult \string5|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\string5|filt0|regq[23]~70_combout ,\string5|filt0|regq[22]~68_combout ,\string5|filt0|regq[21]~66_combout ,\string5|filt0|regq[20]~64_combout ,\string5|filt0|regq[19]~62_combout ,\string5|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string5|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \string5|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \string5|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \string5|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \string5|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \string5|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y35_N2
fiftyfivenm_mac_out \string5|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string5|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\string5|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\string5|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\string5|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\string5|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\string5|Mult1|auto_generated|mac_mult3~dataout ,\string5|Mult1|auto_generated|mac_mult3~16 ,
\string5|Mult1|auto_generated|mac_mult3~15 ,\string5|Mult1|auto_generated|mac_mult3~14 ,\string5|Mult1|auto_generated|mac_mult3~13 ,\string5|Mult1|auto_generated|mac_mult3~12 ,\string5|Mult1|auto_generated|mac_mult3~11 ,
\string5|Mult1|auto_generated|mac_mult3~10 ,\string5|Mult1|auto_generated|mac_mult3~9 ,\string5|Mult1|auto_generated|mac_mult3~8 ,\string5|Mult1|auto_generated|mac_mult3~7 ,\string5|Mult1|auto_generated|mac_mult3~6 ,\string5|Mult1|auto_generated|mac_mult3~5 ,
\string5|Mult1|auto_generated|mac_mult3~4 ,\string5|Mult1|auto_generated|mac_mult3~3 ,\string5|Mult1|auto_generated|mac_mult3~2 ,\string5|Mult1|auto_generated|mac_mult3~1 ,\string5|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string5|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \string5|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \string5|Mult1|auto_generated|op_2~0_combout  = \string5|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \string5|Mult1|auto_generated|op_2~1  = CARRY(\string5|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(\string5|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|Mult1|auto_generated|op_2~0_combout ),
	.cout(\string5|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_2~0 .lut_mask = 16'h55AA;
defparam \string5|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \string5|Mult1|auto_generated|op_2~2_combout  = (\string5|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\string5|Mult1|auto_generated|op_2~1 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\string5|Mult1|auto_generated|op_2~1 ) # (GND)))
// \string5|Mult1|auto_generated|op_2~3  = CARRY((!\string5|Mult1|auto_generated|op_2~1 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_2~1 ),
	.combout(\string5|Mult1|auto_generated|op_2~2_combout ),
	.cout(\string5|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \string5|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \string5|Mult1|auto_generated|op_2~4_combout  = (\string5|Mult1|auto_generated|mac_out4~DATAOUT14  & (\string5|Mult1|auto_generated|op_2~3  $ (GND))) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\string5|Mult1|auto_generated|op_2~3  & VCC))
// \string5|Mult1|auto_generated|op_2~5  = CARRY((\string5|Mult1|auto_generated|mac_out4~DATAOUT14  & !\string5|Mult1|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_2~3 ),
	.combout(\string5|Mult1|auto_generated|op_2~4_combout ),
	.cout(\string5|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \string5|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \string5|Mult1|auto_generated|op_2~6_combout  = (\string5|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\string5|Mult1|auto_generated|op_2~5 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\string5|Mult1|auto_generated|op_2~5 ) # (GND)))
// \string5|Mult1|auto_generated|op_2~7  = CARRY((!\string5|Mult1|auto_generated|op_2~5 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(gnd),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_2~5 ),
	.combout(\string5|Mult1|auto_generated|op_2~6_combout ),
	.cout(\string5|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_2~6 .lut_mask = 16'h3C3F;
defparam \string5|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \string5|Mult1|auto_generated|op_2~8_combout  = (\string5|Mult1|auto_generated|mac_out4~DATAOUT16  & (\string5|Mult1|auto_generated|op_2~7  $ (GND))) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\string5|Mult1|auto_generated|op_2~7  & VCC))
// \string5|Mult1|auto_generated|op_2~9  = CARRY((\string5|Mult1|auto_generated|mac_out4~DATAOUT16  & !\string5|Mult1|auto_generated|op_2~7 ))

	.dataa(\string5|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_2~7 ),
	.combout(\string5|Mult1|auto_generated|op_2~8_combout ),
	.cout(\string5|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \string5|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~30_combout  = (\string5|Mult1|auto_generated|op_2~6_combout  & (\string5|Mult1|auto_generated|op_1~29  & VCC)) # (!\string5|Mult1|auto_generated|op_2~6_combout  & (!\string5|Mult1|auto_generated|op_1~29 ))
// \string5|Mult1|auto_generated|op_1~31  = CARRY((!\string5|Mult1|auto_generated|op_2~6_combout  & !\string5|Mult1|auto_generated|op_1~29 ))

	.dataa(gnd),
	.datab(\string5|Mult1|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~29 ),
	.combout(\string5|Mult1|auto_generated|op_1~30_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~30 .lut_mask = 16'hC303;
defparam \string5|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~32_combout  = (\string5|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\string5|Mult1|auto_generated|op_1~31 ))) # (!\string5|Mult1|auto_generated|op_2~8_combout  & (\string5|Mult1|auto_generated|op_1~31  $ (GND)))
// \string5|Mult1|auto_generated|op_1~33  = CARRY((\string5|Mult1|auto_generated|op_2~8_combout ) # (!\string5|Mult1|auto_generated|op_1~31 ))

	.dataa(\string5|Mult1|auto_generated|op_2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~31 ),
	.combout(\string5|Mult1|auto_generated|op_1~32_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~32 .lut_mask = 16'h5AAF;
defparam \string5|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][9]~12 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][9]~12_combout  = (\noise|out24ref_5 [22] & ((\noise|out24ref_5 [20]) # ((\noise|out24ref_5 [21]) # (\noise|out24ref_5 [23]))))

	.dataa(\noise|out24ref_5 [22]),
	.datab(\noise|out24ref_5 [20]),
	.datac(\noise|out24ref_5 [21]),
	.datad(\noise|out24ref_5 [23]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][9]~12 .lut_mask = 16'hAAA8;
defparam \string5|Mult0|mult_core|romout[3][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][8]~13 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][8]~13_combout  = (\noise|out24ref_5 [20] & (((\noise|out24ref_5 [21])))) # (!\noise|out24ref_5 [20] & ((\noise|out24ref_5 [21] & ((\noise|out24ref_5 [23]))) # (!\noise|out24ref_5 [21] & (\noise|out24ref_5 [22] & 
// !\noise|out24ref_5 [23]))))

	.dataa(\noise|out24ref_5 [22]),
	.datab(\noise|out24ref_5 [20]),
	.datac(\noise|out24ref_5 [21]),
	.datad(\noise|out24ref_5 [23]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][8]~13 .lut_mask = 16'hF0C2;
defparam \string5|Mult0|mult_core|romout[3][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[3][7]~14 (
// Equation(s):
// \string5|Mult0|mult_core|romout[3][7]~14_combout  = (\noise|out24ref_5 [20] & (((\noise|out24ref_5 [23])))) # (!\noise|out24ref_5 [20] & (!\noise|out24ref_5 [23] & ((\noise|out24ref_5 [22]) # (\noise|out24ref_5 [21]))))

	.dataa(\noise|out24ref_5 [22]),
	.datab(\noise|out24ref_5 [20]),
	.datac(\noise|out24ref_5 [21]),
	.datad(\noise|out24ref_5 [23]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[3][7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[3][7]~14 .lut_mask = 16'hCC32;
defparam \string5|Mult0|mult_core|romout[3][7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[2][10]~16 (
// Equation(s):
// \string5|Mult0|mult_core|romout[2][10]~16_combout  = (\noise|out24ref_5 [19] & ((\noise|out24ref_5 [18]) # ((\noise|out24ref_5 [17]) # (\noise|out24ref_5 [16]))))

	.dataa(\noise|out24ref_5 [18]),
	.datab(\noise|out24ref_5 [17]),
	.datac(\noise|out24ref_5 [16]),
	.datad(\noise|out24ref_5 [19]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[2][10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[2][10]~16 .lut_mask = 16'hFE00;
defparam \string5|Mult0|mult_core|romout[2][10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = ((\string5|Mult0|mult_core|romout[3][6]~15_combout  $ (\string5|Mult0|mult_core|romout[2][10]~16_combout  $ (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))) # 
// (GND)
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\string5|Mult0|mult_core|romout[3][6]~15_combout  & ((\string5|Mult0|mult_core|romout[2][10]~16_combout ) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))) # 
// (!\string5|Mult0|mult_core|romout[3][6]~15_combout  & (\string5|Mult0|mult_core|romout[2][10]~16_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))

	.dataa(\string5|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string5|Mult0|mult_core|romout[2][10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = (\string5|Mult0|mult_core|romout[3][7]~14_combout  & (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 )) # (!\string5|Mult0|mult_core|romout[3][7]~14_combout  & 
// ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (GND)))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  = CARRY((!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (!\string5|Mult0|mult_core|romout[3][7]~14_combout ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|romout[3][7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  = (\string5|Mult0|mult_core|romout[3][8]~13_combout  & (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  $ (GND))) # 
// (!\string5|Mult0|mult_core|romout[3][8]~13_combout  & (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  & VCC))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  = CARRY((\string5|Mult0|mult_core|romout[3][8]~13_combout  & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ))

	.dataa(\string5|Mult0|mult_core|romout[3][8]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  = (\string5|Mult0|mult_core|romout[3][9]~12_combout  & (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 )) # (!\string5|Mult0|mult_core|romout[3][9]~12_combout  & 
// ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (GND)))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  = CARRY((!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (!\string5|Mult0|mult_core|romout[3][9]~12_combout ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|romout[3][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  = (\noise|out24ref_5 [23] & (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  $ (GND))) # (!\noise|out24ref_5 [23] & 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  & VCC))
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  = CARRY((\noise|out24ref_5 [23] & !\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ))

	.dataa(\noise|out24ref_5 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.cout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  $ (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )))) # 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  $ (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  & VCC)) # (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )))) # 
// (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # 
// (!\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  $ (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # (!\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~32_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~32_combout ),
	.datab(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.datac(gnd),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 16'hAACC;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \string5|d[22] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[22] .is_wysiwyg = "true";
defparam \string5|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 (
// Equation(s):
// \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  = \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  $ (\noise|out24ref_5 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\noise|out24ref_5 [23]),
	.cin(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ),
	.combout(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = \string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  $ (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  $ 
// (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cin(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'hC33C;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \string5|Mult1|auto_generated|op_2~10_combout  = \string5|Mult1|auto_generated|op_2~9  $ (\string5|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\string5|Mult1|auto_generated|op_2~9 ),
	.combout(\string5|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \string5|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~34_combout  = \string5|Mult1|auto_generated|op_1~33  $ (!\string5|Mult1|auto_generated|op_2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|Mult1|auto_generated|op_2~10_combout ),
	.cin(\string5|Mult1|auto_generated|op_1~33 ),
	.combout(\string5|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~34 .lut_mask = 16'hF00F;
defparam \string5|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~34_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ))

	.dataa(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.datab(gnd),
	.datac(\string5|Mult1|auto_generated|op_1~34_combout ),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'hF0AA;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \string5|d[23] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[23] .is_wysiwyg = "true";
defparam \string5|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string5|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string5|d [23],\string5|d [22],\string5|d [21],\string5|d [20],\string5|d [19],\string5|d [18],\string5|d [17],\string5|d [16],\string5|d [15]}),
	.portaaddr({\string5|wr_ptr [9],\string5|wr_ptr [8],\string5|wr_ptr [7],\string5|wr_ptr [6],\string5|wr_ptr [5],\string5|wr_ptr [4],\string5|wr_ptr [3],\string5|wr_ptr [2],\string5|wr_ptr [1],\string5|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string5|wr_ptr [9],\string5|wr_ptr [8],\string5|wr_ptr [7],\string5|wr_ptr [6],\string5|wr_ptr [5],\string5|wr_ptr [4],\string5|wr_ptr [3],\string5|wr_ptr [2],\string5|wr_ptr [1],\string5|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
fiftyfivenm_lcell_comb \string5|filt0|del~14 (
// Equation(s):
// \string5|filt0|del~14_combout  = (\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [16] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~14 .lut_mask = 16'hF000;
defparam \string5|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \string5|filt0|del[0][16] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][16] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
fiftyfivenm_lcell_comb \string5|filt0|del~15 (
// Equation(s):
// \string5|filt0|del~15_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][16]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~15 .lut_mask = 16'hF000;
defparam \string5|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \string5|filt0|del[1][16] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][16] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
fiftyfivenm_lcell_comb \string5|filt0|del~58 (
// Equation(s):
// \string5|filt0|del~58_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][16]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~58 .lut_mask = 16'hF000;
defparam \string5|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \string5|filt0|del[2][16] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][16] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \string5|filt0|del~59 (
// Equation(s):
// \string5|filt0|del~59_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][16]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string5|filt0|del[2][16]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~59 .lut_mask = 16'hCC00;
defparam \string5|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \string5|filt0|del[3][16] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][16] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
fiftyfivenm_lcell_comb \string5|filt0|del~63 (
// Equation(s):
// \string5|filt0|del~63_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][14]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~63 .lut_mask = 16'hF000;
defparam \string5|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N29
dffeas \string5|filt0|del[3][14] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][14] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \string5|filt0|del~67 (
// Equation(s):
// \string5|filt0|del~67_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][12]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[2][12]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~67 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \string5|filt0|del[3][12] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][12] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \string5|filt0|del~25 (
// Equation(s):
// \string5|filt0|del~25_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][11]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~25 .lut_mask = 16'hF000;
defparam \string5|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \string5|filt0|del[1][11] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][11] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \string5|filt0|del~68 (
// Equation(s):
// \string5|filt0|del~68_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][11]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~68 .lut_mask = 16'hF000;
defparam \string5|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \string5|filt0|del[2][11] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][11] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \string5|filt0|del~69 (
// Equation(s):
// \string5|filt0|del~69_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][11]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~69 .lut_mask = 16'hF000;
defparam \string5|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \string5|filt0|del[3][11] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][11] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \string5|filt0|del~27 (
// Equation(s):
// \string5|filt0|del~27_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][10]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][10]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~27 .lut_mask = 16'hF000;
defparam \string5|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N7
dffeas \string5|filt0|del[1][10] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][10] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \string5|filt0|del~70 (
// Equation(s):
// \string5|filt0|del~70_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][10]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[1][10]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~70 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \string5|filt0|del[2][10] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][10] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \string5|filt0|del~71 (
// Equation(s):
// \string5|filt0|del~71_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][10]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[2][10]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~71 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \string5|filt0|del[3][10] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][10] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
fiftyfivenm_lcell_comb \string5|filt0|del~72 (
// Equation(s):
// \string5|filt0|del~72_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][9]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~72 .lut_mask = 16'hF000;
defparam \string5|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \string5|filt0|del[2][9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][9] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \string5|filt0|del~73 (
// Equation(s):
// \string5|filt0|del~73_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][9]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~73 .lut_mask = 16'hF000;
defparam \string5|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N31
dffeas \string5|filt0|del[3][9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][9] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
fiftyfivenm_lcell_comb \string5|filt0|del~31 (
// Equation(s):
// \string5|filt0|del~31_combout  = (\string5|filt0|del[0][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string5|filt0|del[0][8]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~31 .lut_mask = 16'hC0C0;
defparam \string5|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \string5|filt0|del[1][8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][8] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \string5|filt0|del~74 (
// Equation(s):
// \string5|filt0|del~74_combout  = (\string5|filt0|del[1][8]~q  & \RESET_DELAY_n~q )

	.dataa(\string5|filt0|del[1][8]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~74 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \string5|filt0|del[2][8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][8] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \string5|filt0|del~75 (
// Equation(s):
// \string5|filt0|del~75_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][8]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[2][8]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~75 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \string5|filt0|del[3][8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][8] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \string5|filt0|del~77 (
// Equation(s):
// \string5|filt0|del~77_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][7]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~77 .lut_mask = 16'hF000;
defparam \string5|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \string5|filt0|del[3][7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][7] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
fiftyfivenm_lcell_comb \string5|filt0|del~78 (
// Equation(s):
// \string5|filt0|del~78_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][6]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~78 .lut_mask = 16'hF000;
defparam \string5|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \string5|filt0|del[2][6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][6] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
fiftyfivenm_lcell_comb \string5|filt0|del~79 (
// Equation(s):
// \string5|filt0|del~79_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][6]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[2][6]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~79 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \string5|filt0|del[3][6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][6] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \string5|filt0|del~80 (
// Equation(s):
// \string5|filt0|del~80_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][5]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~80 .lut_mask = 16'hF000;
defparam \string5|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N5
dffeas \string5|filt0|del[2][5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][5] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \string5|filt0|del~81 (
// Equation(s):
// \string5|filt0|del~81_combout  = (\string5|filt0|del[2][5]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string5|filt0|del[2][5]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~81 .lut_mask = 16'hC0C0;
defparam \string5|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N7
dffeas \string5|filt0|del[3][5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][5] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
fiftyfivenm_lcell_comb \string5|filt0|del~39 (
// Equation(s):
// \string5|filt0|del~39_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][4]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][4]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~39 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \string5|filt0|del[1][4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][4] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
fiftyfivenm_lcell_comb \string5|filt0|del~82 (
// Equation(s):
// \string5|filt0|del~82_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][4]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|filt0|del[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~82 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \string5|filt0|del[2][4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][4] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
fiftyfivenm_lcell_comb \string5|filt0|del~83 (
// Equation(s):
// \string5|filt0|del~83_combout  = (\string5|filt0|del[2][4]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string5|filt0|del[2][4]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~83 .lut_mask = 16'hC0C0;
defparam \string5|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \string5|filt0|del[3][4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][4] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
fiftyfivenm_lcell_comb \string5|filt0|del~84 (
// Equation(s):
// \string5|filt0|del~84_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][3]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~84 .lut_mask = 16'hF000;
defparam \string5|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \string5|filt0|del[2][3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][3] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \string5|filt0|del~85 (
// Equation(s):
// \string5|filt0|del~85_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][3]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~85 .lut_mask = 16'hF000;
defparam \string5|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N3
dffeas \string5|filt0|del[3][3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][3] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
fiftyfivenm_lcell_comb \string5|filt0|del~86 (
// Equation(s):
// \string5|filt0|del~86_combout  = (\string5|filt0|del[1][2]~q  & \RESET_DELAY_n~q )

	.dataa(\string5|filt0|del[1][2]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~86 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \string5|filt0|del[2][2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][2] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
fiftyfivenm_lcell_comb \string5|filt0|del~87 (
// Equation(s):
// \string5|filt0|del~87_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][2]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~87 .lut_mask = 16'hF000;
defparam \string5|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \string5|filt0|del[3][2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][2] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \string5|filt0|Add2~0 (
// Equation(s):
// \string5|filt0|Add2~0_combout  = (\string5|filt0|del[3][2]~q  & (\string5|filt0|del[2][2]~q  $ (VCC))) # (!\string5|filt0|del[3][2]~q  & (\string5|filt0|del[2][2]~q  & VCC))
// \string5|filt0|Add2~1  = CARRY((\string5|filt0|del[3][2]~q  & \string5|filt0|del[2][2]~q ))

	.dataa(\string5|filt0|del[3][2]~q ),
	.datab(\string5|filt0|del[2][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|filt0|Add2~0_combout ),
	.cout(\string5|filt0|Add2~1 ));
// synopsys translate_off
defparam \string5|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \string5|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \string5|filt0|Add2~2 (
// Equation(s):
// \string5|filt0|Add2~2_combout  = (\string5|filt0|del[3][3]~q  & ((\string5|filt0|del[2][3]~q  & (\string5|filt0|Add2~1  & VCC)) # (!\string5|filt0|del[2][3]~q  & (!\string5|filt0|Add2~1 )))) # (!\string5|filt0|del[3][3]~q  & ((\string5|filt0|del[2][3]~q  
// & (!\string5|filt0|Add2~1 )) # (!\string5|filt0|del[2][3]~q  & ((\string5|filt0|Add2~1 ) # (GND)))))
// \string5|filt0|Add2~3  = CARRY((\string5|filt0|del[3][3]~q  & (!\string5|filt0|del[2][3]~q  & !\string5|filt0|Add2~1 )) # (!\string5|filt0|del[3][3]~q  & ((!\string5|filt0|Add2~1 ) # (!\string5|filt0|del[2][3]~q ))))

	.dataa(\string5|filt0|del[3][3]~q ),
	.datab(\string5|filt0|del[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~1 ),
	.combout(\string5|filt0|Add2~2_combout ),
	.cout(\string5|filt0|Add2~3 ));
// synopsys translate_off
defparam \string5|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \string5|filt0|Add2~4 (
// Equation(s):
// \string5|filt0|Add2~4_combout  = ((\string5|filt0|del[3][4]~q  $ (\string5|filt0|del[2][4]~q  $ (!\string5|filt0|Add2~3 )))) # (GND)
// \string5|filt0|Add2~5  = CARRY((\string5|filt0|del[3][4]~q  & ((\string5|filt0|del[2][4]~q ) # (!\string5|filt0|Add2~3 ))) # (!\string5|filt0|del[3][4]~q  & (\string5|filt0|del[2][4]~q  & !\string5|filt0|Add2~3 )))

	.dataa(\string5|filt0|del[3][4]~q ),
	.datab(\string5|filt0|del[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~3 ),
	.combout(\string5|filt0|Add2~4_combout ),
	.cout(\string5|filt0|Add2~5 ));
// synopsys translate_off
defparam \string5|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \string5|filt0|Add2~6 (
// Equation(s):
// \string5|filt0|Add2~6_combout  = (\string5|filt0|del[3][5]~q  & ((\string5|filt0|del[2][5]~q  & (\string5|filt0|Add2~5  & VCC)) # (!\string5|filt0|del[2][5]~q  & (!\string5|filt0|Add2~5 )))) # (!\string5|filt0|del[3][5]~q  & ((\string5|filt0|del[2][5]~q  
// & (!\string5|filt0|Add2~5 )) # (!\string5|filt0|del[2][5]~q  & ((\string5|filt0|Add2~5 ) # (GND)))))
// \string5|filt0|Add2~7  = CARRY((\string5|filt0|del[3][5]~q  & (!\string5|filt0|del[2][5]~q  & !\string5|filt0|Add2~5 )) # (!\string5|filt0|del[3][5]~q  & ((!\string5|filt0|Add2~5 ) # (!\string5|filt0|del[2][5]~q ))))

	.dataa(\string5|filt0|del[3][5]~q ),
	.datab(\string5|filt0|del[2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~5 ),
	.combout(\string5|filt0|Add2~6_combout ),
	.cout(\string5|filt0|Add2~7 ));
// synopsys translate_off
defparam \string5|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \string5|filt0|Add2~8 (
// Equation(s):
// \string5|filt0|Add2~8_combout  = ((\string5|filt0|del[2][6]~q  $ (\string5|filt0|del[3][6]~q  $ (!\string5|filt0|Add2~7 )))) # (GND)
// \string5|filt0|Add2~9  = CARRY((\string5|filt0|del[2][6]~q  & ((\string5|filt0|del[3][6]~q ) # (!\string5|filt0|Add2~7 ))) # (!\string5|filt0|del[2][6]~q  & (\string5|filt0|del[3][6]~q  & !\string5|filt0|Add2~7 )))

	.dataa(\string5|filt0|del[2][6]~q ),
	.datab(\string5|filt0|del[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~7 ),
	.combout(\string5|filt0|Add2~8_combout ),
	.cout(\string5|filt0|Add2~9 ));
// synopsys translate_off
defparam \string5|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \string5|filt0|Add2~10 (
// Equation(s):
// \string5|filt0|Add2~10_combout  = (\string5|filt0|del[2][7]~q  & ((\string5|filt0|del[3][7]~q  & (\string5|filt0|Add2~9  & VCC)) # (!\string5|filt0|del[3][7]~q  & (!\string5|filt0|Add2~9 )))) # (!\string5|filt0|del[2][7]~q  & ((\string5|filt0|del[3][7]~q  
// & (!\string5|filt0|Add2~9 )) # (!\string5|filt0|del[3][7]~q  & ((\string5|filt0|Add2~9 ) # (GND)))))
// \string5|filt0|Add2~11  = CARRY((\string5|filt0|del[2][7]~q  & (!\string5|filt0|del[3][7]~q  & !\string5|filt0|Add2~9 )) # (!\string5|filt0|del[2][7]~q  & ((!\string5|filt0|Add2~9 ) # (!\string5|filt0|del[3][7]~q ))))

	.dataa(\string5|filt0|del[2][7]~q ),
	.datab(\string5|filt0|del[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~9 ),
	.combout(\string5|filt0|Add2~10_combout ),
	.cout(\string5|filt0|Add2~11 ));
// synopsys translate_off
defparam \string5|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \string5|filt0|Add2~12 (
// Equation(s):
// \string5|filt0|Add2~12_combout  = ((\string5|filt0|del[2][8]~q  $ (\string5|filt0|del[3][8]~q  $ (!\string5|filt0|Add2~11 )))) # (GND)
// \string5|filt0|Add2~13  = CARRY((\string5|filt0|del[2][8]~q  & ((\string5|filt0|del[3][8]~q ) # (!\string5|filt0|Add2~11 ))) # (!\string5|filt0|del[2][8]~q  & (\string5|filt0|del[3][8]~q  & !\string5|filt0|Add2~11 )))

	.dataa(\string5|filt0|del[2][8]~q ),
	.datab(\string5|filt0|del[3][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~11 ),
	.combout(\string5|filt0|Add2~12_combout ),
	.cout(\string5|filt0|Add2~13 ));
// synopsys translate_off
defparam \string5|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \string5|filt0|Add2~14 (
// Equation(s):
// \string5|filt0|Add2~14_combout  = (\string5|filt0|del[3][9]~q  & ((\string5|filt0|del[2][9]~q  & (\string5|filt0|Add2~13  & VCC)) # (!\string5|filt0|del[2][9]~q  & (!\string5|filt0|Add2~13 )))) # (!\string5|filt0|del[3][9]~q  & 
// ((\string5|filt0|del[2][9]~q  & (!\string5|filt0|Add2~13 )) # (!\string5|filt0|del[2][9]~q  & ((\string5|filt0|Add2~13 ) # (GND)))))
// \string5|filt0|Add2~15  = CARRY((\string5|filt0|del[3][9]~q  & (!\string5|filt0|del[2][9]~q  & !\string5|filt0|Add2~13 )) # (!\string5|filt0|del[3][9]~q  & ((!\string5|filt0|Add2~13 ) # (!\string5|filt0|del[2][9]~q ))))

	.dataa(\string5|filt0|del[3][9]~q ),
	.datab(\string5|filt0|del[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~13 ),
	.combout(\string5|filt0|Add2~14_combout ),
	.cout(\string5|filt0|Add2~15 ));
// synopsys translate_off
defparam \string5|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \string5|filt0|Add2~16 (
// Equation(s):
// \string5|filt0|Add2~16_combout  = ((\string5|filt0|del[2][10]~q  $ (\string5|filt0|del[3][10]~q  $ (!\string5|filt0|Add2~15 )))) # (GND)
// \string5|filt0|Add2~17  = CARRY((\string5|filt0|del[2][10]~q  & ((\string5|filt0|del[3][10]~q ) # (!\string5|filt0|Add2~15 ))) # (!\string5|filt0|del[2][10]~q  & (\string5|filt0|del[3][10]~q  & !\string5|filt0|Add2~15 )))

	.dataa(\string5|filt0|del[2][10]~q ),
	.datab(\string5|filt0|del[3][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~15 ),
	.combout(\string5|filt0|Add2~16_combout ),
	.cout(\string5|filt0|Add2~17 ));
// synopsys translate_off
defparam \string5|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \string5|filt0|Add2~18 (
// Equation(s):
// \string5|filt0|Add2~18_combout  = (\string5|filt0|del[3][11]~q  & ((\string5|filt0|del[2][11]~q  & (\string5|filt0|Add2~17  & VCC)) # (!\string5|filt0|del[2][11]~q  & (!\string5|filt0|Add2~17 )))) # (!\string5|filt0|del[3][11]~q  & 
// ((\string5|filt0|del[2][11]~q  & (!\string5|filt0|Add2~17 )) # (!\string5|filt0|del[2][11]~q  & ((\string5|filt0|Add2~17 ) # (GND)))))
// \string5|filt0|Add2~19  = CARRY((\string5|filt0|del[3][11]~q  & (!\string5|filt0|del[2][11]~q  & !\string5|filt0|Add2~17 )) # (!\string5|filt0|del[3][11]~q  & ((!\string5|filt0|Add2~17 ) # (!\string5|filt0|del[2][11]~q ))))

	.dataa(\string5|filt0|del[3][11]~q ),
	.datab(\string5|filt0|del[2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~17 ),
	.combout(\string5|filt0|Add2~18_combout ),
	.cout(\string5|filt0|Add2~19 ));
// synopsys translate_off
defparam \string5|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \string5|filt0|Add2~20 (
// Equation(s):
// \string5|filt0|Add2~20_combout  = ((\string5|filt0|del[2][12]~q  $ (\string5|filt0|del[3][12]~q  $ (!\string5|filt0|Add2~19 )))) # (GND)
// \string5|filt0|Add2~21  = CARRY((\string5|filt0|del[2][12]~q  & ((\string5|filt0|del[3][12]~q ) # (!\string5|filt0|Add2~19 ))) # (!\string5|filt0|del[2][12]~q  & (\string5|filt0|del[3][12]~q  & !\string5|filt0|Add2~19 )))

	.dataa(\string5|filt0|del[2][12]~q ),
	.datab(\string5|filt0|del[3][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~19 ),
	.combout(\string5|filt0|Add2~20_combout ),
	.cout(\string5|filt0|Add2~21 ));
// synopsys translate_off
defparam \string5|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
fiftyfivenm_lcell_comb \string5|filt0|Add2~22 (
// Equation(s):
// \string5|filt0|Add2~22_combout  = (\string5|filt0|del[3][13]~q  & ((\string5|filt0|del[2][13]~q  & (\string5|filt0|Add2~21  & VCC)) # (!\string5|filt0|del[2][13]~q  & (!\string5|filt0|Add2~21 )))) # (!\string5|filt0|del[3][13]~q  & 
// ((\string5|filt0|del[2][13]~q  & (!\string5|filt0|Add2~21 )) # (!\string5|filt0|del[2][13]~q  & ((\string5|filt0|Add2~21 ) # (GND)))))
// \string5|filt0|Add2~23  = CARRY((\string5|filt0|del[3][13]~q  & (!\string5|filt0|del[2][13]~q  & !\string5|filt0|Add2~21 )) # (!\string5|filt0|del[3][13]~q  & ((!\string5|filt0|Add2~21 ) # (!\string5|filt0|del[2][13]~q ))))

	.dataa(\string5|filt0|del[3][13]~q ),
	.datab(\string5|filt0|del[2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~21 ),
	.combout(\string5|filt0|Add2~22_combout ),
	.cout(\string5|filt0|Add2~23 ));
// synopsys translate_off
defparam \string5|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \string5|filt0|Add2~24 (
// Equation(s):
// \string5|filt0|Add2~24_combout  = ((\string5|filt0|del[2][14]~q  $ (\string5|filt0|del[3][14]~q  $ (!\string5|filt0|Add2~23 )))) # (GND)
// \string5|filt0|Add2~25  = CARRY((\string5|filt0|del[2][14]~q  & ((\string5|filt0|del[3][14]~q ) # (!\string5|filt0|Add2~23 ))) # (!\string5|filt0|del[2][14]~q  & (\string5|filt0|del[3][14]~q  & !\string5|filt0|Add2~23 )))

	.dataa(\string5|filt0|del[2][14]~q ),
	.datab(\string5|filt0|del[3][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~23 ),
	.combout(\string5|filt0|Add2~24_combout ),
	.cout(\string5|filt0|Add2~25 ));
// synopsys translate_off
defparam \string5|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \string5|filt0|Add2~26 (
// Equation(s):
// \string5|filt0|Add2~26_combout  = (\string5|filt0|del[3][15]~q  & ((\string5|filt0|del[2][15]~q  & (\string5|filt0|Add2~25  & VCC)) # (!\string5|filt0|del[2][15]~q  & (!\string5|filt0|Add2~25 )))) # (!\string5|filt0|del[3][15]~q  & 
// ((\string5|filt0|del[2][15]~q  & (!\string5|filt0|Add2~25 )) # (!\string5|filt0|del[2][15]~q  & ((\string5|filt0|Add2~25 ) # (GND)))))
// \string5|filt0|Add2~27  = CARRY((\string5|filt0|del[3][15]~q  & (!\string5|filt0|del[2][15]~q  & !\string5|filt0|Add2~25 )) # (!\string5|filt0|del[3][15]~q  & ((!\string5|filt0|Add2~25 ) # (!\string5|filt0|del[2][15]~q ))))

	.dataa(\string5|filt0|del[3][15]~q ),
	.datab(\string5|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~25 ),
	.combout(\string5|filt0|Add2~26_combout ),
	.cout(\string5|filt0|Add2~27 ));
// synopsys translate_off
defparam \string5|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \string5|filt0|Add2~28 (
// Equation(s):
// \string5|filt0|Add2~28_combout  = ((\string5|filt0|del[3][16]~q  $ (\string5|filt0|del[2][16]~q  $ (!\string5|filt0|Add2~27 )))) # (GND)
// \string5|filt0|Add2~29  = CARRY((\string5|filt0|del[3][16]~q  & ((\string5|filt0|del[2][16]~q ) # (!\string5|filt0|Add2~27 ))) # (!\string5|filt0|del[3][16]~q  & (\string5|filt0|del[2][16]~q  & !\string5|filt0|Add2~27 )))

	.dataa(\string5|filt0|del[3][16]~q ),
	.datab(\string5|filt0|del[2][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~27 ),
	.combout(\string5|filt0|Add2~28_combout ),
	.cout(\string5|filt0|Add2~29 ));
// synopsys translate_off
defparam \string5|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
fiftyfivenm_lcell_comb \string5|filt0|Add1~0 (
// Equation(s):
// \string5|filt0|Add1~0_combout  = (\string5|filt0|del[1][2]~q  & (\string5|filt0|del[0][2]~q  $ (VCC))) # (!\string5|filt0|del[1][2]~q  & (\string5|filt0|del[0][2]~q  & VCC))
// \string5|filt0|Add1~1  = CARRY((\string5|filt0|del[1][2]~q  & \string5|filt0|del[0][2]~q ))

	.dataa(\string5|filt0|del[1][2]~q ),
	.datab(\string5|filt0|del[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|filt0|Add1~0_combout ),
	.cout(\string5|filt0|Add1~1 ));
// synopsys translate_off
defparam \string5|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \string5|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
fiftyfivenm_lcell_comb \string5|filt0|Add1~2 (
// Equation(s):
// \string5|filt0|Add1~2_combout  = (\string5|filt0|del[1][3]~q  & ((\string5|filt0|del[0][3]~q  & (\string5|filt0|Add1~1  & VCC)) # (!\string5|filt0|del[0][3]~q  & (!\string5|filt0|Add1~1 )))) # (!\string5|filt0|del[1][3]~q  & ((\string5|filt0|del[0][3]~q  
// & (!\string5|filt0|Add1~1 )) # (!\string5|filt0|del[0][3]~q  & ((\string5|filt0|Add1~1 ) # (GND)))))
// \string5|filt0|Add1~3  = CARRY((\string5|filt0|del[1][3]~q  & (!\string5|filt0|del[0][3]~q  & !\string5|filt0|Add1~1 )) # (!\string5|filt0|del[1][3]~q  & ((!\string5|filt0|Add1~1 ) # (!\string5|filt0|del[0][3]~q ))))

	.dataa(\string5|filt0|del[1][3]~q ),
	.datab(\string5|filt0|del[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~1 ),
	.combout(\string5|filt0|Add1~2_combout ),
	.cout(\string5|filt0|Add1~3 ));
// synopsys translate_off
defparam \string5|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
fiftyfivenm_lcell_comb \string5|filt0|Add1~4 (
// Equation(s):
// \string5|filt0|Add1~4_combout  = ((\string5|filt0|del[0][4]~q  $ (\string5|filt0|del[1][4]~q  $ (!\string5|filt0|Add1~3 )))) # (GND)
// \string5|filt0|Add1~5  = CARRY((\string5|filt0|del[0][4]~q  & ((\string5|filt0|del[1][4]~q ) # (!\string5|filt0|Add1~3 ))) # (!\string5|filt0|del[0][4]~q  & (\string5|filt0|del[1][4]~q  & !\string5|filt0|Add1~3 )))

	.dataa(\string5|filt0|del[0][4]~q ),
	.datab(\string5|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~3 ),
	.combout(\string5|filt0|Add1~4_combout ),
	.cout(\string5|filt0|Add1~5 ));
// synopsys translate_off
defparam \string5|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
fiftyfivenm_lcell_comb \string5|filt0|Add1~6 (
// Equation(s):
// \string5|filt0|Add1~6_combout  = (\string5|filt0|del[1][5]~q  & ((\string5|filt0|del[0][5]~q  & (\string5|filt0|Add1~5  & VCC)) # (!\string5|filt0|del[0][5]~q  & (!\string5|filt0|Add1~5 )))) # (!\string5|filt0|del[1][5]~q  & ((\string5|filt0|del[0][5]~q  
// & (!\string5|filt0|Add1~5 )) # (!\string5|filt0|del[0][5]~q  & ((\string5|filt0|Add1~5 ) # (GND)))))
// \string5|filt0|Add1~7  = CARRY((\string5|filt0|del[1][5]~q  & (!\string5|filt0|del[0][5]~q  & !\string5|filt0|Add1~5 )) # (!\string5|filt0|del[1][5]~q  & ((!\string5|filt0|Add1~5 ) # (!\string5|filt0|del[0][5]~q ))))

	.dataa(\string5|filt0|del[1][5]~q ),
	.datab(\string5|filt0|del[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~5 ),
	.combout(\string5|filt0|Add1~6_combout ),
	.cout(\string5|filt0|Add1~7 ));
// synopsys translate_off
defparam \string5|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
fiftyfivenm_lcell_comb \string5|filt0|Add1~8 (
// Equation(s):
// \string5|filt0|Add1~8_combout  = ((\string5|filt0|del[1][6]~q  $ (\string5|filt0|del[0][6]~q  $ (!\string5|filt0|Add1~7 )))) # (GND)
// \string5|filt0|Add1~9  = CARRY((\string5|filt0|del[1][6]~q  & ((\string5|filt0|del[0][6]~q ) # (!\string5|filt0|Add1~7 ))) # (!\string5|filt0|del[1][6]~q  & (\string5|filt0|del[0][6]~q  & !\string5|filt0|Add1~7 )))

	.dataa(\string5|filt0|del[1][6]~q ),
	.datab(\string5|filt0|del[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~7 ),
	.combout(\string5|filt0|Add1~8_combout ),
	.cout(\string5|filt0|Add1~9 ));
// synopsys translate_off
defparam \string5|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
fiftyfivenm_lcell_comb \string5|filt0|Add1~10 (
// Equation(s):
// \string5|filt0|Add1~10_combout  = (\string5|filt0|del[1][7]~q  & ((\string5|filt0|del[0][7]~q  & (\string5|filt0|Add1~9  & VCC)) # (!\string5|filt0|del[0][7]~q  & (!\string5|filt0|Add1~9 )))) # (!\string5|filt0|del[1][7]~q  & ((\string5|filt0|del[0][7]~q  
// & (!\string5|filt0|Add1~9 )) # (!\string5|filt0|del[0][7]~q  & ((\string5|filt0|Add1~9 ) # (GND)))))
// \string5|filt0|Add1~11  = CARRY((\string5|filt0|del[1][7]~q  & (!\string5|filt0|del[0][7]~q  & !\string5|filt0|Add1~9 )) # (!\string5|filt0|del[1][7]~q  & ((!\string5|filt0|Add1~9 ) # (!\string5|filt0|del[0][7]~q ))))

	.dataa(\string5|filt0|del[1][7]~q ),
	.datab(\string5|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~9 ),
	.combout(\string5|filt0|Add1~10_combout ),
	.cout(\string5|filt0|Add1~11 ));
// synopsys translate_off
defparam \string5|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
fiftyfivenm_lcell_comb \string5|filt0|Add1~12 (
// Equation(s):
// \string5|filt0|Add1~12_combout  = ((\string5|filt0|del[0][8]~q  $ (\string5|filt0|del[1][8]~q  $ (!\string5|filt0|Add1~11 )))) # (GND)
// \string5|filt0|Add1~13  = CARRY((\string5|filt0|del[0][8]~q  & ((\string5|filt0|del[1][8]~q ) # (!\string5|filt0|Add1~11 ))) # (!\string5|filt0|del[0][8]~q  & (\string5|filt0|del[1][8]~q  & !\string5|filt0|Add1~11 )))

	.dataa(\string5|filt0|del[0][8]~q ),
	.datab(\string5|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~11 ),
	.combout(\string5|filt0|Add1~12_combout ),
	.cout(\string5|filt0|Add1~13 ));
// synopsys translate_off
defparam \string5|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
fiftyfivenm_lcell_comb \string5|filt0|Add1~14 (
// Equation(s):
// \string5|filt0|Add1~14_combout  = (\string5|filt0|del[1][9]~q  & ((\string5|filt0|del[0][9]~q  & (\string5|filt0|Add1~13  & VCC)) # (!\string5|filt0|del[0][9]~q  & (!\string5|filt0|Add1~13 )))) # (!\string5|filt0|del[1][9]~q  & 
// ((\string5|filt0|del[0][9]~q  & (!\string5|filt0|Add1~13 )) # (!\string5|filt0|del[0][9]~q  & ((\string5|filt0|Add1~13 ) # (GND)))))
// \string5|filt0|Add1~15  = CARRY((\string5|filt0|del[1][9]~q  & (!\string5|filt0|del[0][9]~q  & !\string5|filt0|Add1~13 )) # (!\string5|filt0|del[1][9]~q  & ((!\string5|filt0|Add1~13 ) # (!\string5|filt0|del[0][9]~q ))))

	.dataa(\string5|filt0|del[1][9]~q ),
	.datab(\string5|filt0|del[0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~13 ),
	.combout(\string5|filt0|Add1~14_combout ),
	.cout(\string5|filt0|Add1~15 ));
// synopsys translate_off
defparam \string5|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
fiftyfivenm_lcell_comb \string5|filt0|Add1~16 (
// Equation(s):
// \string5|filt0|Add1~16_combout  = ((\string5|filt0|del[0][10]~q  $ (\string5|filt0|del[1][10]~q  $ (!\string5|filt0|Add1~15 )))) # (GND)
// \string5|filt0|Add1~17  = CARRY((\string5|filt0|del[0][10]~q  & ((\string5|filt0|del[1][10]~q ) # (!\string5|filt0|Add1~15 ))) # (!\string5|filt0|del[0][10]~q  & (\string5|filt0|del[1][10]~q  & !\string5|filt0|Add1~15 )))

	.dataa(\string5|filt0|del[0][10]~q ),
	.datab(\string5|filt0|del[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~15 ),
	.combout(\string5|filt0|Add1~16_combout ),
	.cout(\string5|filt0|Add1~17 ));
// synopsys translate_off
defparam \string5|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
fiftyfivenm_lcell_comb \string5|filt0|Add1~18 (
// Equation(s):
// \string5|filt0|Add1~18_combout  = (\string5|filt0|del[0][11]~q  & ((\string5|filt0|del[1][11]~q  & (\string5|filt0|Add1~17  & VCC)) # (!\string5|filt0|del[1][11]~q  & (!\string5|filt0|Add1~17 )))) # (!\string5|filt0|del[0][11]~q  & 
// ((\string5|filt0|del[1][11]~q  & (!\string5|filt0|Add1~17 )) # (!\string5|filt0|del[1][11]~q  & ((\string5|filt0|Add1~17 ) # (GND)))))
// \string5|filt0|Add1~19  = CARRY((\string5|filt0|del[0][11]~q  & (!\string5|filt0|del[1][11]~q  & !\string5|filt0|Add1~17 )) # (!\string5|filt0|del[0][11]~q  & ((!\string5|filt0|Add1~17 ) # (!\string5|filt0|del[1][11]~q ))))

	.dataa(\string5|filt0|del[0][11]~q ),
	.datab(\string5|filt0|del[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~17 ),
	.combout(\string5|filt0|Add1~18_combout ),
	.cout(\string5|filt0|Add1~19 ));
// synopsys translate_off
defparam \string5|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \string5|filt0|Add1~20 (
// Equation(s):
// \string5|filt0|Add1~20_combout  = ((\string5|filt0|del[1][12]~q  $ (\string5|filt0|del[0][12]~q  $ (!\string5|filt0|Add1~19 )))) # (GND)
// \string5|filt0|Add1~21  = CARRY((\string5|filt0|del[1][12]~q  & ((\string5|filt0|del[0][12]~q ) # (!\string5|filt0|Add1~19 ))) # (!\string5|filt0|del[1][12]~q  & (\string5|filt0|del[0][12]~q  & !\string5|filt0|Add1~19 )))

	.dataa(\string5|filt0|del[1][12]~q ),
	.datab(\string5|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~19 ),
	.combout(\string5|filt0|Add1~20_combout ),
	.cout(\string5|filt0|Add1~21 ));
// synopsys translate_off
defparam \string5|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
fiftyfivenm_lcell_comb \string5|filt0|Add1~22 (
// Equation(s):
// \string5|filt0|Add1~22_combout  = (\string5|filt0|del[0][13]~q  & ((\string5|filt0|del[1][13]~q  & (\string5|filt0|Add1~21  & VCC)) # (!\string5|filt0|del[1][13]~q  & (!\string5|filt0|Add1~21 )))) # (!\string5|filt0|del[0][13]~q  & 
// ((\string5|filt0|del[1][13]~q  & (!\string5|filt0|Add1~21 )) # (!\string5|filt0|del[1][13]~q  & ((\string5|filt0|Add1~21 ) # (GND)))))
// \string5|filt0|Add1~23  = CARRY((\string5|filt0|del[0][13]~q  & (!\string5|filt0|del[1][13]~q  & !\string5|filt0|Add1~21 )) # (!\string5|filt0|del[0][13]~q  & ((!\string5|filt0|Add1~21 ) # (!\string5|filt0|del[1][13]~q ))))

	.dataa(\string5|filt0|del[0][13]~q ),
	.datab(\string5|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~21 ),
	.combout(\string5|filt0|Add1~22_combout ),
	.cout(\string5|filt0|Add1~23 ));
// synopsys translate_off
defparam \string5|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \string5|filt0|Add1~24 (
// Equation(s):
// \string5|filt0|Add1~24_combout  = ((\string5|filt0|del[1][14]~q  $ (\string5|filt0|del[0][14]~q  $ (!\string5|filt0|Add1~23 )))) # (GND)
// \string5|filt0|Add1~25  = CARRY((\string5|filt0|del[1][14]~q  & ((\string5|filt0|del[0][14]~q ) # (!\string5|filt0|Add1~23 ))) # (!\string5|filt0|del[1][14]~q  & (\string5|filt0|del[0][14]~q  & !\string5|filt0|Add1~23 )))

	.dataa(\string5|filt0|del[1][14]~q ),
	.datab(\string5|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~23 ),
	.combout(\string5|filt0|Add1~24_combout ),
	.cout(\string5|filt0|Add1~25 ));
// synopsys translate_off
defparam \string5|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \string5|filt0|Add1~26 (
// Equation(s):
// \string5|filt0|Add1~26_combout  = (\string5|filt0|del[1][15]~q  & ((\string5|filt0|del[0][15]~q  & (\string5|filt0|Add1~25  & VCC)) # (!\string5|filt0|del[0][15]~q  & (!\string5|filt0|Add1~25 )))) # (!\string5|filt0|del[1][15]~q  & 
// ((\string5|filt0|del[0][15]~q  & (!\string5|filt0|Add1~25 )) # (!\string5|filt0|del[0][15]~q  & ((\string5|filt0|Add1~25 ) # (GND)))))
// \string5|filt0|Add1~27  = CARRY((\string5|filt0|del[1][15]~q  & (!\string5|filt0|del[0][15]~q  & !\string5|filt0|Add1~25 )) # (!\string5|filt0|del[1][15]~q  & ((!\string5|filt0|Add1~25 ) # (!\string5|filt0|del[0][15]~q ))))

	.dataa(\string5|filt0|del[1][15]~q ),
	.datab(\string5|filt0|del[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~25 ),
	.combout(\string5|filt0|Add1~26_combout ),
	.cout(\string5|filt0|Add1~27 ));
// synopsys translate_off
defparam \string5|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \string5|filt0|Add1~28 (
// Equation(s):
// \string5|filt0|Add1~28_combout  = ((\string5|filt0|del[1][16]~q  $ (\string5|filt0|del[0][16]~q  $ (!\string5|filt0|Add1~27 )))) # (GND)
// \string5|filt0|Add1~29  = CARRY((\string5|filt0|del[1][16]~q  & ((\string5|filt0|del[0][16]~q ) # (!\string5|filt0|Add1~27 ))) # (!\string5|filt0|del[1][16]~q  & (\string5|filt0|del[0][16]~q  & !\string5|filt0|Add1~27 )))

	.dataa(\string5|filt0|del[1][16]~q ),
	.datab(\string5|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~27 ),
	.combout(\string5|filt0|Add1~28_combout ),
	.cout(\string5|filt0|Add1~29 ));
// synopsys translate_off
defparam \string5|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \string5|filt0|regq[0]~24 (
// Equation(s):
// \string5|filt0|regq[0]~24_combout  = (\string5|filt0|Add1~0_combout  & (\string5|filt0|Add2~0_combout  $ (VCC))) # (!\string5|filt0|Add1~0_combout  & (\string5|filt0|Add2~0_combout  & VCC))
// \string5|filt0|regq[0]~25  = CARRY((\string5|filt0|Add1~0_combout  & \string5|filt0|Add2~0_combout ))

	.dataa(\string5|filt0|Add1~0_combout ),
	.datab(\string5|filt0|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|filt0|regq[0]~24_combout ),
	.cout(\string5|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \string5|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \string5|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \string5|filt0|regq[1]~26 (
// Equation(s):
// \string5|filt0|regq[1]~26_combout  = (\string5|filt0|Add1~2_combout  & ((\string5|filt0|Add2~2_combout  & (\string5|filt0|regq[0]~25  & VCC)) # (!\string5|filt0|Add2~2_combout  & (!\string5|filt0|regq[0]~25 )))) # (!\string5|filt0|Add1~2_combout  & 
// ((\string5|filt0|Add2~2_combout  & (!\string5|filt0|regq[0]~25 )) # (!\string5|filt0|Add2~2_combout  & ((\string5|filt0|regq[0]~25 ) # (GND)))))
// \string5|filt0|regq[1]~27  = CARRY((\string5|filt0|Add1~2_combout  & (!\string5|filt0|Add2~2_combout  & !\string5|filt0|regq[0]~25 )) # (!\string5|filt0|Add1~2_combout  & ((!\string5|filt0|regq[0]~25 ) # (!\string5|filt0|Add2~2_combout ))))

	.dataa(\string5|filt0|Add1~2_combout ),
	.datab(\string5|filt0|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[0]~25 ),
	.combout(\string5|filt0|regq[1]~26_combout ),
	.cout(\string5|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \string5|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \string5|filt0|regq[2]~28 (
// Equation(s):
// \string5|filt0|regq[2]~28_combout  = ((\string5|filt0|Add1~4_combout  $ (\string5|filt0|Add2~4_combout  $ (!\string5|filt0|regq[1]~27 )))) # (GND)
// \string5|filt0|regq[2]~29  = CARRY((\string5|filt0|Add1~4_combout  & ((\string5|filt0|Add2~4_combout ) # (!\string5|filt0|regq[1]~27 ))) # (!\string5|filt0|Add1~4_combout  & (\string5|filt0|Add2~4_combout  & !\string5|filt0|regq[1]~27 )))

	.dataa(\string5|filt0|Add1~4_combout ),
	.datab(\string5|filt0|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[1]~27 ),
	.combout(\string5|filt0|regq[2]~28_combout ),
	.cout(\string5|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \string5|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
fiftyfivenm_lcell_comb \string5|filt0|regq[3]~30 (
// Equation(s):
// \string5|filt0|regq[3]~30_combout  = (\string5|filt0|Add1~6_combout  & ((\string5|filt0|Add2~6_combout  & (\string5|filt0|regq[2]~29  & VCC)) # (!\string5|filt0|Add2~6_combout  & (!\string5|filt0|regq[2]~29 )))) # (!\string5|filt0|Add1~6_combout  & 
// ((\string5|filt0|Add2~6_combout  & (!\string5|filt0|regq[2]~29 )) # (!\string5|filt0|Add2~6_combout  & ((\string5|filt0|regq[2]~29 ) # (GND)))))
// \string5|filt0|regq[3]~31  = CARRY((\string5|filt0|Add1~6_combout  & (!\string5|filt0|Add2~6_combout  & !\string5|filt0|regq[2]~29 )) # (!\string5|filt0|Add1~6_combout  & ((!\string5|filt0|regq[2]~29 ) # (!\string5|filt0|Add2~6_combout ))))

	.dataa(\string5|filt0|Add1~6_combout ),
	.datab(\string5|filt0|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[2]~29 ),
	.combout(\string5|filt0|regq[3]~30_combout ),
	.cout(\string5|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \string5|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \string5|filt0|regq[4]~32 (
// Equation(s):
// \string5|filt0|regq[4]~32_combout  = ((\string5|filt0|Add1~8_combout  $ (\string5|filt0|Add2~8_combout  $ (!\string5|filt0|regq[3]~31 )))) # (GND)
// \string5|filt0|regq[4]~33  = CARRY((\string5|filt0|Add1~8_combout  & ((\string5|filt0|Add2~8_combout ) # (!\string5|filt0|regq[3]~31 ))) # (!\string5|filt0|Add1~8_combout  & (\string5|filt0|Add2~8_combout  & !\string5|filt0|regq[3]~31 )))

	.dataa(\string5|filt0|Add1~8_combout ),
	.datab(\string5|filt0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[3]~31 ),
	.combout(\string5|filt0|regq[4]~32_combout ),
	.cout(\string5|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \string5|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \string5|filt0|regq[5]~34 (
// Equation(s):
// \string5|filt0|regq[5]~34_combout  = (\string5|filt0|Add2~10_combout  & ((\string5|filt0|Add1~10_combout  & (\string5|filt0|regq[4]~33  & VCC)) # (!\string5|filt0|Add1~10_combout  & (!\string5|filt0|regq[4]~33 )))) # (!\string5|filt0|Add2~10_combout  & 
// ((\string5|filt0|Add1~10_combout  & (!\string5|filt0|regq[4]~33 )) # (!\string5|filt0|Add1~10_combout  & ((\string5|filt0|regq[4]~33 ) # (GND)))))
// \string5|filt0|regq[5]~35  = CARRY((\string5|filt0|Add2~10_combout  & (!\string5|filt0|Add1~10_combout  & !\string5|filt0|regq[4]~33 )) # (!\string5|filt0|Add2~10_combout  & ((!\string5|filt0|regq[4]~33 ) # (!\string5|filt0|Add1~10_combout ))))

	.dataa(\string5|filt0|Add2~10_combout ),
	.datab(\string5|filt0|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[4]~33 ),
	.combout(\string5|filt0|regq[5]~34_combout ),
	.cout(\string5|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \string5|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \string5|filt0|regq[6]~36 (
// Equation(s):
// \string5|filt0|regq[6]~36_combout  = ((\string5|filt0|Add1~12_combout  $ (\string5|filt0|Add2~12_combout  $ (!\string5|filt0|regq[5]~35 )))) # (GND)
// \string5|filt0|regq[6]~37  = CARRY((\string5|filt0|Add1~12_combout  & ((\string5|filt0|Add2~12_combout ) # (!\string5|filt0|regq[5]~35 ))) # (!\string5|filt0|Add1~12_combout  & (\string5|filt0|Add2~12_combout  & !\string5|filt0|regq[5]~35 )))

	.dataa(\string5|filt0|Add1~12_combout ),
	.datab(\string5|filt0|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[5]~35 ),
	.combout(\string5|filt0|regq[6]~36_combout ),
	.cout(\string5|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \string5|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \string5|filt0|regq[7]~38 (
// Equation(s):
// \string5|filt0|regq[7]~38_combout  = (\string5|filt0|Add1~14_combout  & ((\string5|filt0|Add2~14_combout  & (\string5|filt0|regq[6]~37  & VCC)) # (!\string5|filt0|Add2~14_combout  & (!\string5|filt0|regq[6]~37 )))) # (!\string5|filt0|Add1~14_combout  & 
// ((\string5|filt0|Add2~14_combout  & (!\string5|filt0|regq[6]~37 )) # (!\string5|filt0|Add2~14_combout  & ((\string5|filt0|regq[6]~37 ) # (GND)))))
// \string5|filt0|regq[7]~39  = CARRY((\string5|filt0|Add1~14_combout  & (!\string5|filt0|Add2~14_combout  & !\string5|filt0|regq[6]~37 )) # (!\string5|filt0|Add1~14_combout  & ((!\string5|filt0|regq[6]~37 ) # (!\string5|filt0|Add2~14_combout ))))

	.dataa(\string5|filt0|Add1~14_combout ),
	.datab(\string5|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[6]~37 ),
	.combout(\string5|filt0|regq[7]~38_combout ),
	.cout(\string5|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \string5|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \string5|filt0|regq[8]~40 (
// Equation(s):
// \string5|filt0|regq[8]~40_combout  = ((\string5|filt0|Add1~16_combout  $ (\string5|filt0|Add2~16_combout  $ (!\string5|filt0|regq[7]~39 )))) # (GND)
// \string5|filt0|regq[8]~41  = CARRY((\string5|filt0|Add1~16_combout  & ((\string5|filt0|Add2~16_combout ) # (!\string5|filt0|regq[7]~39 ))) # (!\string5|filt0|Add1~16_combout  & (\string5|filt0|Add2~16_combout  & !\string5|filt0|regq[7]~39 )))

	.dataa(\string5|filt0|Add1~16_combout ),
	.datab(\string5|filt0|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[7]~39 ),
	.combout(\string5|filt0|regq[8]~40_combout ),
	.cout(\string5|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \string5|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \string5|filt0|regq[9]~42 (
// Equation(s):
// \string5|filt0|regq[9]~42_combout  = (\string5|filt0|Add1~18_combout  & ((\string5|filt0|Add2~18_combout  & (\string5|filt0|regq[8]~41  & VCC)) # (!\string5|filt0|Add2~18_combout  & (!\string5|filt0|regq[8]~41 )))) # (!\string5|filt0|Add1~18_combout  & 
// ((\string5|filt0|Add2~18_combout  & (!\string5|filt0|regq[8]~41 )) # (!\string5|filt0|Add2~18_combout  & ((\string5|filt0|regq[8]~41 ) # (GND)))))
// \string5|filt0|regq[9]~43  = CARRY((\string5|filt0|Add1~18_combout  & (!\string5|filt0|Add2~18_combout  & !\string5|filt0|regq[8]~41 )) # (!\string5|filt0|Add1~18_combout  & ((!\string5|filt0|regq[8]~41 ) # (!\string5|filt0|Add2~18_combout ))))

	.dataa(\string5|filt0|Add1~18_combout ),
	.datab(\string5|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[8]~41 ),
	.combout(\string5|filt0|regq[9]~42_combout ),
	.cout(\string5|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \string5|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \string5|filt0|regq[10]~44 (
// Equation(s):
// \string5|filt0|regq[10]~44_combout  = ((\string5|filt0|Add2~20_combout  $ (\string5|filt0|Add1~20_combout  $ (!\string5|filt0|regq[9]~43 )))) # (GND)
// \string5|filt0|regq[10]~45  = CARRY((\string5|filt0|Add2~20_combout  & ((\string5|filt0|Add1~20_combout ) # (!\string5|filt0|regq[9]~43 ))) # (!\string5|filt0|Add2~20_combout  & (\string5|filt0|Add1~20_combout  & !\string5|filt0|regq[9]~43 )))

	.dataa(\string5|filt0|Add2~20_combout ),
	.datab(\string5|filt0|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[9]~43 ),
	.combout(\string5|filt0|regq[10]~44_combout ),
	.cout(\string5|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \string5|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \string5|filt0|regq[11]~46 (
// Equation(s):
// \string5|filt0|regq[11]~46_combout  = (\string5|filt0|Add2~22_combout  & ((\string5|filt0|Add1~22_combout  & (\string5|filt0|regq[10]~45  & VCC)) # (!\string5|filt0|Add1~22_combout  & (!\string5|filt0|regq[10]~45 )))) # (!\string5|filt0|Add2~22_combout  & 
// ((\string5|filt0|Add1~22_combout  & (!\string5|filt0|regq[10]~45 )) # (!\string5|filt0|Add1~22_combout  & ((\string5|filt0|regq[10]~45 ) # (GND)))))
// \string5|filt0|regq[11]~47  = CARRY((\string5|filt0|Add2~22_combout  & (!\string5|filt0|Add1~22_combout  & !\string5|filt0|regq[10]~45 )) # (!\string5|filt0|Add2~22_combout  & ((!\string5|filt0|regq[10]~45 ) # (!\string5|filt0|Add1~22_combout ))))

	.dataa(\string5|filt0|Add2~22_combout ),
	.datab(\string5|filt0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[10]~45 ),
	.combout(\string5|filt0|regq[11]~46_combout ),
	.cout(\string5|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \string5|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
fiftyfivenm_lcell_comb \string5|filt0|regq[12]~48 (
// Equation(s):
// \string5|filt0|regq[12]~48_combout  = ((\string5|filt0|Add2~24_combout  $ (\string5|filt0|Add1~24_combout  $ (!\string5|filt0|regq[11]~47 )))) # (GND)
// \string5|filt0|regq[12]~49  = CARRY((\string5|filt0|Add2~24_combout  & ((\string5|filt0|Add1~24_combout ) # (!\string5|filt0|regq[11]~47 ))) # (!\string5|filt0|Add2~24_combout  & (\string5|filt0|Add1~24_combout  & !\string5|filt0|regq[11]~47 )))

	.dataa(\string5|filt0|Add2~24_combout ),
	.datab(\string5|filt0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[11]~47 ),
	.combout(\string5|filt0|regq[12]~48_combout ),
	.cout(\string5|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \string5|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
fiftyfivenm_lcell_comb \string5|filt0|regq[13]~50 (
// Equation(s):
// \string5|filt0|regq[13]~50_combout  = (\string5|filt0|Add2~26_combout  & ((\string5|filt0|Add1~26_combout  & (\string5|filt0|regq[12]~49  & VCC)) # (!\string5|filt0|Add1~26_combout  & (!\string5|filt0|regq[12]~49 )))) # (!\string5|filt0|Add2~26_combout  & 
// ((\string5|filt0|Add1~26_combout  & (!\string5|filt0|regq[12]~49 )) # (!\string5|filt0|Add1~26_combout  & ((\string5|filt0|regq[12]~49 ) # (GND)))))
// \string5|filt0|regq[13]~51  = CARRY((\string5|filt0|Add2~26_combout  & (!\string5|filt0|Add1~26_combout  & !\string5|filt0|regq[12]~49 )) # (!\string5|filt0|Add2~26_combout  & ((!\string5|filt0|regq[12]~49 ) # (!\string5|filt0|Add1~26_combout ))))

	.dataa(\string5|filt0|Add2~26_combout ),
	.datab(\string5|filt0|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[12]~49 ),
	.combout(\string5|filt0|regq[13]~50_combout ),
	.cout(\string5|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \string5|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
fiftyfivenm_lcell_comb \string5|filt0|regq[14]~52 (
// Equation(s):
// \string5|filt0|regq[14]~52_combout  = ((\string5|filt0|Add2~28_combout  $ (\string5|filt0|Add1~28_combout  $ (!\string5|filt0|regq[13]~51 )))) # (GND)
// \string5|filt0|regq[14]~53  = CARRY((\string5|filt0|Add2~28_combout  & ((\string5|filt0|Add1~28_combout ) # (!\string5|filt0|regq[13]~51 ))) # (!\string5|filt0|Add2~28_combout  & (\string5|filt0|Add1~28_combout  & !\string5|filt0|regq[13]~51 )))

	.dataa(\string5|filt0|Add2~28_combout ),
	.datab(\string5|filt0|Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[13]~51 ),
	.combout(\string5|filt0|regq[14]~52_combout ),
	.cout(\string5|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \string5|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \string5|filt0|del~12 (
// Equation(s):
// \string5|filt0|del~12_combout  = (\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [17] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~12 .lut_mask = 16'hF000;
defparam \string5|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \string5|filt0|del[0][17] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][17] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
fiftyfivenm_lcell_comb \string5|filt0|del~13 (
// Equation(s):
// \string5|filt0|del~13_combout  = (\string5|filt0|del[0][17]~q  & \RESET_DELAY_n~q )

	.dataa(\string5|filt0|del[0][17]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~13 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \string5|filt0|del[1][17] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][17] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \string5|filt0|Add1~30 (
// Equation(s):
// \string5|filt0|Add1~30_combout  = (\string5|filt0|del[0][17]~q  & ((\string5|filt0|del[1][17]~q  & (\string5|filt0|Add1~29  & VCC)) # (!\string5|filt0|del[1][17]~q  & (!\string5|filt0|Add1~29 )))) # (!\string5|filt0|del[0][17]~q  & 
// ((\string5|filt0|del[1][17]~q  & (!\string5|filt0|Add1~29 )) # (!\string5|filt0|del[1][17]~q  & ((\string5|filt0|Add1~29 ) # (GND)))))
// \string5|filt0|Add1~31  = CARRY((\string5|filt0|del[0][17]~q  & (!\string5|filt0|del[1][17]~q  & !\string5|filt0|Add1~29 )) # (!\string5|filt0|del[0][17]~q  & ((!\string5|filt0|Add1~29 ) # (!\string5|filt0|del[1][17]~q ))))

	.dataa(\string5|filt0|del[0][17]~q ),
	.datab(\string5|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~29 ),
	.combout(\string5|filt0|Add1~30_combout ),
	.cout(\string5|filt0|Add1~31 ));
// synopsys translate_off
defparam \string5|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \string5|filt0|del~56 (
// Equation(s):
// \string5|filt0|del~56_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][17]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|filt0|del[1][17]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~56 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \string5|filt0|del[2][17] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][17] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \string5|filt0|del~57 (
// Equation(s):
// \string5|filt0|del~57_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][17]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[2][17]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~57 .lut_mask = 16'hF000;
defparam \string5|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \string5|filt0|del[3][17] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][17] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \string5|filt0|Add2~30 (
// Equation(s):
// \string5|filt0|Add2~30_combout  = (\string5|filt0|del[3][17]~q  & ((\string5|filt0|del[2][17]~q  & (\string5|filt0|Add2~29  & VCC)) # (!\string5|filt0|del[2][17]~q  & (!\string5|filt0|Add2~29 )))) # (!\string5|filt0|del[3][17]~q  & 
// ((\string5|filt0|del[2][17]~q  & (!\string5|filt0|Add2~29 )) # (!\string5|filt0|del[2][17]~q  & ((\string5|filt0|Add2~29 ) # (GND)))))
// \string5|filt0|Add2~31  = CARRY((\string5|filt0|del[3][17]~q  & (!\string5|filt0|del[2][17]~q  & !\string5|filt0|Add2~29 )) # (!\string5|filt0|del[3][17]~q  & ((!\string5|filt0|Add2~29 ) # (!\string5|filt0|del[2][17]~q ))))

	.dataa(\string5|filt0|del[3][17]~q ),
	.datab(\string5|filt0|del[2][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~29 ),
	.combout(\string5|filt0|Add2~30_combout ),
	.cout(\string5|filt0|Add2~31 ));
// synopsys translate_off
defparam \string5|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \string5|filt0|regq[15]~54 (
// Equation(s):
// \string5|filt0|regq[15]~54_combout  = (\string5|filt0|Add1~30_combout  & ((\string5|filt0|Add2~30_combout  & (\string5|filt0|regq[14]~53  & VCC)) # (!\string5|filt0|Add2~30_combout  & (!\string5|filt0|regq[14]~53 )))) # (!\string5|filt0|Add1~30_combout  & 
// ((\string5|filt0|Add2~30_combout  & (!\string5|filt0|regq[14]~53 )) # (!\string5|filt0|Add2~30_combout  & ((\string5|filt0|regq[14]~53 ) # (GND)))))
// \string5|filt0|regq[15]~55  = CARRY((\string5|filt0|Add1~30_combout  & (!\string5|filt0|Add2~30_combout  & !\string5|filt0|regq[14]~53 )) # (!\string5|filt0|Add1~30_combout  & ((!\string5|filt0|regq[14]~53 ) # (!\string5|filt0|Add2~30_combout ))))

	.dataa(\string5|filt0|Add1~30_combout ),
	.datab(\string5|filt0|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[14]~53 ),
	.combout(\string5|filt0|regq[15]~54_combout ),
	.cout(\string5|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \string5|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
fiftyfivenm_lcell_comb \string5|filt0|Add1~32 (
// Equation(s):
// \string5|filt0|Add1~32_combout  = ((\string5|filt0|del[1][18]~q  $ (\string5|filt0|del[0][18]~q  $ (!\string5|filt0|Add1~31 )))) # (GND)
// \string5|filt0|Add1~33  = CARRY((\string5|filt0|del[1][18]~q  & ((\string5|filt0|del[0][18]~q ) # (!\string5|filt0|Add1~31 ))) # (!\string5|filt0|del[1][18]~q  & (\string5|filt0|del[0][18]~q  & !\string5|filt0|Add1~31 )))

	.dataa(\string5|filt0|del[1][18]~q ),
	.datab(\string5|filt0|del[0][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~31 ),
	.combout(\string5|filt0|Add1~32_combout ),
	.cout(\string5|filt0|Add1~33 ));
// synopsys translate_off
defparam \string5|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \string5|filt0|del~55 (
// Equation(s):
// \string5|filt0|del~55_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][18]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[2][18]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~55 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
fiftyfivenm_lcell_comb \string5|filt0|del[3][18]~feeder (
// Equation(s):
// \string5|filt0|del[3][18]~feeder_combout  = \string5|filt0|del~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del~55_combout ),
	.cin(gnd),
	.combout(\string5|filt0|del[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del[3][18]~feeder .lut_mask = 16'hFF00;
defparam \string5|filt0|del[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \string5|filt0|del[3][18] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][18] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \string5|filt0|Add2~32 (
// Equation(s):
// \string5|filt0|Add2~32_combout  = ((\string5|filt0|del[2][18]~q  $ (\string5|filt0|del[3][18]~q  $ (!\string5|filt0|Add2~31 )))) # (GND)
// \string5|filt0|Add2~33  = CARRY((\string5|filt0|del[2][18]~q  & ((\string5|filt0|del[3][18]~q ) # (!\string5|filt0|Add2~31 ))) # (!\string5|filt0|del[2][18]~q  & (\string5|filt0|del[3][18]~q  & !\string5|filt0|Add2~31 )))

	.dataa(\string5|filt0|del[2][18]~q ),
	.datab(\string5|filt0|del[3][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~31 ),
	.combout(\string5|filt0|Add2~32_combout ),
	.cout(\string5|filt0|Add2~33 ));
// synopsys translate_off
defparam \string5|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
fiftyfivenm_lcell_comb \string5|filt0|regq[16]~56 (
// Equation(s):
// \string5|filt0|regq[16]~56_combout  = ((\string5|filt0|Add1~32_combout  $ (\string5|filt0|Add2~32_combout  $ (!\string5|filt0|regq[15]~55 )))) # (GND)
// \string5|filt0|regq[16]~57  = CARRY((\string5|filt0|Add1~32_combout  & ((\string5|filt0|Add2~32_combout ) # (!\string5|filt0|regq[15]~55 ))) # (!\string5|filt0|Add1~32_combout  & (\string5|filt0|Add2~32_combout  & !\string5|filt0|regq[15]~55 )))

	.dataa(\string5|filt0|Add1~32_combout ),
	.datab(\string5|filt0|Add2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[15]~55 ),
	.combout(\string5|filt0|regq[16]~56_combout ),
	.cout(\string5|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \string5|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \string5|filt0|Add1~34 (
// Equation(s):
// \string5|filt0|Add1~34_combout  = (\string5|filt0|del[1][19]~q  & ((\string5|filt0|del[0][19]~q  & (\string5|filt0|Add1~33  & VCC)) # (!\string5|filt0|del[0][19]~q  & (!\string5|filt0|Add1~33 )))) # (!\string5|filt0|del[1][19]~q  & 
// ((\string5|filt0|del[0][19]~q  & (!\string5|filt0|Add1~33 )) # (!\string5|filt0|del[0][19]~q  & ((\string5|filt0|Add1~33 ) # (GND)))))
// \string5|filt0|Add1~35  = CARRY((\string5|filt0|del[1][19]~q  & (!\string5|filt0|del[0][19]~q  & !\string5|filt0|Add1~33 )) # (!\string5|filt0|del[1][19]~q  & ((!\string5|filt0|Add1~33 ) # (!\string5|filt0|del[0][19]~q ))))

	.dataa(\string5|filt0|del[1][19]~q ),
	.datab(\string5|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~33 ),
	.combout(\string5|filt0|Add1~34_combout ),
	.cout(\string5|filt0|Add1~35 ));
// synopsys translate_off
defparam \string5|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \string5|filt0|Add2~34 (
// Equation(s):
// \string5|filt0|Add2~34_combout  = (\string5|filt0|del[3][19]~q  & ((\string5|filt0|del[2][19]~q  & (\string5|filt0|Add2~33  & VCC)) # (!\string5|filt0|del[2][19]~q  & (!\string5|filt0|Add2~33 )))) # (!\string5|filt0|del[3][19]~q  & 
// ((\string5|filt0|del[2][19]~q  & (!\string5|filt0|Add2~33 )) # (!\string5|filt0|del[2][19]~q  & ((\string5|filt0|Add2~33 ) # (GND)))))
// \string5|filt0|Add2~35  = CARRY((\string5|filt0|del[3][19]~q  & (!\string5|filt0|del[2][19]~q  & !\string5|filt0|Add2~33 )) # (!\string5|filt0|del[3][19]~q  & ((!\string5|filt0|Add2~33 ) # (!\string5|filt0|del[2][19]~q ))))

	.dataa(\string5|filt0|del[3][19]~q ),
	.datab(\string5|filt0|del[2][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~33 ),
	.combout(\string5|filt0|Add2~34_combout ),
	.cout(\string5|filt0|Add2~35 ));
// synopsys translate_off
defparam \string5|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \string5|filt0|regq[17]~58 (
// Equation(s):
// \string5|filt0|regq[17]~58_combout  = (\string5|filt0|Add1~34_combout  & ((\string5|filt0|Add2~34_combout  & (\string5|filt0|regq[16]~57  & VCC)) # (!\string5|filt0|Add2~34_combout  & (!\string5|filt0|regq[16]~57 )))) # (!\string5|filt0|Add1~34_combout  & 
// ((\string5|filt0|Add2~34_combout  & (!\string5|filt0|regq[16]~57 )) # (!\string5|filt0|Add2~34_combout  & ((\string5|filt0|regq[16]~57 ) # (GND)))))
// \string5|filt0|regq[17]~59  = CARRY((\string5|filt0|Add1~34_combout  & (!\string5|filt0|Add2~34_combout  & !\string5|filt0|regq[16]~57 )) # (!\string5|filt0|Add1~34_combout  & ((!\string5|filt0|regq[16]~57 ) # (!\string5|filt0|Add2~34_combout ))))

	.dataa(\string5|filt0|Add1~34_combout ),
	.datab(\string5|filt0|Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[16]~57 ),
	.combout(\string5|filt0|regq[17]~58_combout ),
	.cout(\string5|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \string5|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y34_N0
fiftyfivenm_mac_mult \string5|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string5|filt0|regq[17]~58_combout ,\string5|filt0|regq[16]~56_combout ,\string5|filt0|regq[15]~54_combout ,\string5|filt0|regq[14]~52_combout ,\string5|filt0|regq[13]~50_combout ,\string5|filt0|regq[12]~48_combout ,\string5|filt0|regq[11]~46_combout ,
\string5|filt0|regq[10]~44_combout ,\string5|filt0|regq[9]~42_combout ,\string5|filt0|regq[8]~40_combout ,\string5|filt0|regq[7]~38_combout ,\string5|filt0|regq[6]~36_combout ,\string5|filt0|regq[5]~34_combout ,\string5|filt0|regq[4]~32_combout ,
\string5|filt0|regq[3]~30_combout ,\string5|filt0|regq[2]~28_combout ,\string5|filt0|regq[1]~26_combout ,\string5|filt0|regq[0]~24_combout }),
	.datab({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string5|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \string5|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \string5|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \string5|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \string5|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \string5|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y34_N2
fiftyfivenm_mac_out \string5|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string5|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\string5|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\string5|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\string5|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\string5|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\string5|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\string5|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\string5|Mult1|auto_generated|mac_mult1~dataout ,\string5|Mult1|auto_generated|mac_mult1~4 ,\string5|Mult1|auto_generated|mac_mult1~3 ,\string5|Mult1|auto_generated|mac_mult1~2 ,\string5|Mult1|auto_generated|mac_mult1~1 ,
\string5|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string5|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \string5|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~0_combout  = (\string5|Mult1|auto_generated|mac_out2~DATAOUT18  & (\string5|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\string5|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \string5|Mult1|auto_generated|op_1~1  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT18  & \string5|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string5|Mult1|auto_generated|op_1~0_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string5|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~2_combout  = (\string5|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT1  & (\string5|Mult1|auto_generated|op_1~1  & VCC)) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\string5|Mult1|auto_generated|op_1~1 )))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\string5|Mult1|auto_generated|op_1~1 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\string5|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \string5|Mult1|auto_generated|op_1~3  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\string5|Mult1|auto_generated|mac_out4~DATAOUT1  & !\string5|Mult1|auto_generated|op_1~1 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\string5|Mult1|auto_generated|op_1~1 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~1 ),
	.combout(\string5|Mult1|auto_generated|op_1~2_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string5|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~4_combout  = ((\string5|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\string5|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\string5|Mult1|auto_generated|op_1~3 )))) # (GND)
// \string5|Mult1|auto_generated|op_1~5  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\string5|Mult1|auto_generated|op_1~3 ))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\string5|Mult1|auto_generated|mac_out4~DATAOUT2  & !\string5|Mult1|auto_generated|op_1~3 )))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~3 ),
	.combout(\string5|Mult1|auto_generated|op_1~4_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string5|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~6_combout  = (\string5|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT3  & (\string5|Mult1|auto_generated|op_1~5  & VCC)) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\string5|Mult1|auto_generated|op_1~5 )))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\string5|Mult1|auto_generated|op_1~5 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\string5|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \string5|Mult1|auto_generated|op_1~7  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\string5|Mult1|auto_generated|mac_out4~DATAOUT3  & !\string5|Mult1|auto_generated|op_1~5 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\string5|Mult1|auto_generated|op_1~5 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~5 ),
	.combout(\string5|Mult1|auto_generated|op_1~6_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string5|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~8_combout  = ((\string5|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\string5|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\string5|Mult1|auto_generated|op_1~7 )))) # (GND)
// \string5|Mult1|auto_generated|op_1~9  = CARRY((\string5|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\string5|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\string5|Mult1|auto_generated|op_1~7 ))) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\string5|Mult1|auto_generated|mac_out2~DATAOUT22  & !\string5|Mult1|auto_generated|op_1~7 )))

	.dataa(\string5|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\string5|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~7 ),
	.combout(\string5|Mult1|auto_generated|op_1~8_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string5|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~10_combout  = (\string5|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT5  & (\string5|Mult1|auto_generated|op_1~9  & VCC)) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT5  
// & (!\string5|Mult1|auto_generated|op_1~9 )))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\string5|Mult1|auto_generated|op_1~9 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\string5|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \string5|Mult1|auto_generated|op_1~11  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\string5|Mult1|auto_generated|mac_out4~DATAOUT5  & !\string5|Mult1|auto_generated|op_1~9 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\string5|Mult1|auto_generated|op_1~9 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~9 ),
	.combout(\string5|Mult1|auto_generated|op_1~10_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string5|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~12_combout  = ((\string5|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\string5|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\string5|Mult1|auto_generated|op_1~11 )))) # (GND)
// \string5|Mult1|auto_generated|op_1~13  = CARRY((\string5|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\string5|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\string5|Mult1|auto_generated|op_1~11 ))) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\string5|Mult1|auto_generated|mac_out2~DATAOUT24  & !\string5|Mult1|auto_generated|op_1~11 )))

	.dataa(\string5|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\string5|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~11 ),
	.combout(\string5|Mult1|auto_generated|op_1~12_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string5|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~14_combout  = (\string5|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string5|Mult1|auto_generated|mac_out2~DATAOUT25  & (\string5|Mult1|auto_generated|op_1~13  & VCC)) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT25 
//  & (!\string5|Mult1|auto_generated|op_1~13 )))) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string5|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\string5|Mult1|auto_generated|op_1~13 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\string5|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \string5|Mult1|auto_generated|op_1~15  = CARRY((\string5|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\string5|Mult1|auto_generated|mac_out2~DATAOUT25  & !\string5|Mult1|auto_generated|op_1~13 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\string5|Mult1|auto_generated|op_1~13 ) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\string5|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~13 ),
	.combout(\string5|Mult1|auto_generated|op_1~14_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string5|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~16_combout  = ((\string5|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\string5|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\string5|Mult1|auto_generated|op_1~15 )))) # (GND)
// \string5|Mult1|auto_generated|op_1~17  = CARRY((\string5|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\string5|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\string5|Mult1|auto_generated|op_1~15 ))) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\string5|Mult1|auto_generated|mac_out2~DATAOUT26  & !\string5|Mult1|auto_generated|op_1~15 )))

	.dataa(\string5|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\string5|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~15 ),
	.combout(\string5|Mult1|auto_generated|op_1~16_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string5|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~18_combout  = (\string5|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT9  & (\string5|Mult1|auto_generated|op_1~17  & VCC)) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT9  
// & (!\string5|Mult1|auto_generated|op_1~17 )))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\string5|Mult1|auto_generated|op_1~17 )) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((\string5|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \string5|Mult1|auto_generated|op_1~19  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\string5|Mult1|auto_generated|mac_out4~DATAOUT9  & !\string5|Mult1|auto_generated|op_1~17 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\string5|Mult1|auto_generated|op_1~17 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~17 ),
	.combout(\string5|Mult1|auto_generated|op_1~18_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string5|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~20_combout  = ((\string5|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\string5|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\string5|Mult1|auto_generated|op_1~19 )))) # (GND)
// \string5|Mult1|auto_generated|op_1~21  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\string5|Mult1|auto_generated|op_1~19 ))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\string5|Mult1|auto_generated|mac_out4~DATAOUT10  & !\string5|Mult1|auto_generated|op_1~19 )))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~19 ),
	.combout(\string5|Mult1|auto_generated|op_1~20_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string5|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~22_combout  = (\string5|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT11  & (\string5|Mult1|auto_generated|op_1~21  & VCC)) # 
// (!\string5|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string5|Mult1|auto_generated|op_1~21 )))) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string5|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string5|Mult1|auto_generated|op_1~21 )) # 
// (!\string5|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\string5|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \string5|Mult1|auto_generated|op_1~23  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\string5|Mult1|auto_generated|mac_out4~DATAOUT11  & !\string5|Mult1|auto_generated|op_1~21 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\string5|Mult1|auto_generated|op_1~21 ) # (!\string5|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\string5|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~21 ),
	.combout(\string5|Mult1|auto_generated|op_1~22_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string5|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~24_combout  = ((\string5|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\string5|Mult1|auto_generated|op_2~0_combout  $ (\string5|Mult1|auto_generated|op_1~23 )))) # (GND)
// \string5|Mult1|auto_generated|op_1~25  = CARRY((\string5|Mult1|auto_generated|mac_out2~DATAOUT30  & (\string5|Mult1|auto_generated|op_2~0_combout  & !\string5|Mult1|auto_generated|op_1~23 )) # (!\string5|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\string5|Mult1|auto_generated|op_2~0_combout ) # (!\string5|Mult1|auto_generated|op_1~23 ))))

	.dataa(\string5|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\string5|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~23 ),
	.combout(\string5|Mult1|auto_generated|op_1~24_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \string5|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~26_combout  = (\string5|Mult1|auto_generated|op_2~2_combout  & (\string5|Mult1|auto_generated|op_1~25  & VCC)) # (!\string5|Mult1|auto_generated|op_2~2_combout  & (!\string5|Mult1|auto_generated|op_1~25 ))
// \string5|Mult1|auto_generated|op_1~27  = CARRY((!\string5|Mult1|auto_generated|op_2~2_combout  & !\string5|Mult1|auto_generated|op_1~25 ))

	.dataa(gnd),
	.datab(\string5|Mult1|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~25 ),
	.combout(\string5|Mult1|auto_generated|op_1~26_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~26 .lut_mask = 16'hC303;
defparam \string5|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \string5|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \string5|Mult1|auto_generated|op_1~28_combout  = (\string5|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\string5|Mult1|auto_generated|op_1~27 ))) # (!\string5|Mult1|auto_generated|op_2~4_combout  & (\string5|Mult1|auto_generated|op_1~27  $ (GND)))
// \string5|Mult1|auto_generated|op_1~29  = CARRY((\string5|Mult1|auto_generated|op_2~4_combout ) # (!\string5|Mult1|auto_generated|op_1~27 ))

	.dataa(\string5|Mult1|auto_generated|op_2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|Mult1|auto_generated|op_1~27 ),
	.combout(\string5|Mult1|auto_generated|op_1~28_combout ),
	.cout(\string5|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string5|Mult1|auto_generated|op_1~28 .lut_mask = 16'h5AAF;
defparam \string5|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~30_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~30_combout ),
	.datab(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'hAACC;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \string5|d[21] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[21] .is_wysiwyg = "true";
defparam \string5|d[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \string5|filt0|del~10 (
// Equation(s):
// \string5|filt0|del~10_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [18])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\string5|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~10 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \string5|filt0|del[0][18] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][18] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \string5|filt0|del~11 (
// Equation(s):
// \string5|filt0|del~11_combout  = (\string5|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|filt0|del[0][18]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~11 .lut_mask = 16'hF000;
defparam \string5|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \string5|filt0|del[1][18] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][18] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
fiftyfivenm_lcell_comb \string5|filt0|del~54 (
// Equation(s):
// \string5|filt0|del~54_combout  = (\string5|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|filt0|del[1][18]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~54 .lut_mask = 16'hF000;
defparam \string5|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \string5|filt0|del[2][18] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][18] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \string5|filt0|Add2~36 (
// Equation(s):
// \string5|filt0|Add2~36_combout  = ((\string5|filt0|del[2][20]~q  $ (\string5|filt0|del[3][20]~q  $ (!\string5|filt0|Add2~35 )))) # (GND)
// \string5|filt0|Add2~37  = CARRY((\string5|filt0|del[2][20]~q  & ((\string5|filt0|del[3][20]~q ) # (!\string5|filt0|Add2~35 ))) # (!\string5|filt0|del[2][20]~q  & (\string5|filt0|del[3][20]~q  & !\string5|filt0|Add2~35 )))

	.dataa(\string5|filt0|del[2][20]~q ),
	.datab(\string5|filt0|del[3][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~35 ),
	.combout(\string5|filt0|Add2~36_combout ),
	.cout(\string5|filt0|Add2~37 ));
// synopsys translate_off
defparam \string5|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \string5|filt0|Add2~38 (
// Equation(s):
// \string5|filt0|Add2~38_combout  = (\string5|filt0|del[2][21]~q  & ((\string5|filt0|del[3][21]~q  & (\string5|filt0|Add2~37  & VCC)) # (!\string5|filt0|del[3][21]~q  & (!\string5|filt0|Add2~37 )))) # (!\string5|filt0|del[2][21]~q  & 
// ((\string5|filt0|del[3][21]~q  & (!\string5|filt0|Add2~37 )) # (!\string5|filt0|del[3][21]~q  & ((\string5|filt0|Add2~37 ) # (GND)))))
// \string5|filt0|Add2~39  = CARRY((\string5|filt0|del[2][21]~q  & (!\string5|filt0|del[3][21]~q  & !\string5|filt0|Add2~37 )) # (!\string5|filt0|del[2][21]~q  & ((!\string5|filt0|Add2~37 ) # (!\string5|filt0|del[3][21]~q ))))

	.dataa(\string5|filt0|del[2][21]~q ),
	.datab(\string5|filt0|del[3][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~37 ),
	.combout(\string5|filt0|Add2~38_combout ),
	.cout(\string5|filt0|Add2~39 ));
// synopsys translate_off
defparam \string5|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \string5|filt0|Add2~40 (
// Equation(s):
// \string5|filt0|Add2~40_combout  = ((\string5|filt0|del[2][22]~q  $ (\string5|filt0|del[3][22]~q  $ (!\string5|filt0|Add2~39 )))) # (GND)
// \string5|filt0|Add2~41  = CARRY((\string5|filt0|del[2][22]~q  & ((\string5|filt0|del[3][22]~q ) # (!\string5|filt0|Add2~39 ))) # (!\string5|filt0|del[2][22]~q  & (\string5|filt0|del[3][22]~q  & !\string5|filt0|Add2~39 )))

	.dataa(\string5|filt0|del[2][22]~q ),
	.datab(\string5|filt0|del[3][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~39 ),
	.combout(\string5|filt0|Add2~40_combout ),
	.cout(\string5|filt0|Add2~41 ));
// synopsys translate_off
defparam \string5|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \string5|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \string5|filt0|Add2~42 (
// Equation(s):
// \string5|filt0|Add2~42_combout  = (\string5|filt0|del[2][23]~q  & ((\string5|filt0|del[3][23]~q  & (\string5|filt0|Add2~41  & VCC)) # (!\string5|filt0|del[3][23]~q  & (!\string5|filt0|Add2~41 )))) # (!\string5|filt0|del[2][23]~q  & 
// ((\string5|filt0|del[3][23]~q  & (!\string5|filt0|Add2~41 )) # (!\string5|filt0|del[3][23]~q  & ((\string5|filt0|Add2~41 ) # (GND)))))
// \string5|filt0|Add2~43  = CARRY((\string5|filt0|del[2][23]~q  & (!\string5|filt0|del[3][23]~q  & !\string5|filt0|Add2~41 )) # (!\string5|filt0|del[2][23]~q  & ((!\string5|filt0|Add2~41 ) # (!\string5|filt0|del[3][23]~q ))))

	.dataa(\string5|filt0|del[2][23]~q ),
	.datab(\string5|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add2~41 ),
	.combout(\string5|filt0|Add2~42_combout ),
	.cout(\string5|filt0|Add2~43 ));
// synopsys translate_off
defparam \string5|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \string5|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \string5|filt0|Add2~44 (
// Equation(s):
// \string5|filt0|Add2~44_combout  = \string5|filt0|del[3][23]~q  $ (\string5|filt0|Add2~43  $ (!\string5|filt0|del[2][23]~q ))

	.dataa(gnd),
	.datab(\string5|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(\string5|filt0|del[2][23]~q ),
	.cin(\string5|filt0|Add2~43 ),
	.combout(\string5|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|Add2~44 .lut_mask = 16'h3CC3;
defparam \string5|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \string5|filt0|Add1~44 (
// Equation(s):
// \string5|filt0|Add1~44_combout  = ((\string5|filt0|del[0][23]~q  $ (\string5|filt0|del[1][23]~q  $ (!\string5|filt0|Add1~43 )))) # (GND)
// \string5|filt0|Add1~45  = CARRY((\string5|filt0|del[0][23]~q  & ((\string5|filt0|del[1][23]~q ) # (!\string5|filt0|Add1~43 ))) # (!\string5|filt0|del[0][23]~q  & (\string5|filt0|del[1][23]~q  & !\string5|filt0|Add1~43 )))

	.dataa(\string5|filt0|del[0][23]~q ),
	.datab(\string5|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~43 ),
	.combout(\string5|filt0|Add1~44_combout ),
	.cout(\string5|filt0|Add1~45 ));
// synopsys translate_off
defparam \string5|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
fiftyfivenm_lcell_comb \string5|filt0|Add1~46 (
// Equation(s):
// \string5|filt0|Add1~46_combout  = \string5|filt0|del[0][23]~q  $ (\string5|filt0|Add1~45  $ (\string5|filt0|del[1][23]~q ))

	.dataa(gnd),
	.datab(\string5|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(\string5|filt0|del[1][23]~q ),
	.cin(\string5|filt0|Add1~45 ),
	.combout(\string5|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|Add1~46 .lut_mask = 16'hC33C;
defparam \string5|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
fiftyfivenm_lcell_comb \string5|filt0|Add1~42 (
// Equation(s):
// \string5|filt0|Add1~42_combout  = (\string5|filt0|del[0][23]~q  & ((\string5|filt0|del[1][23]~q  & (\string5|filt0|Add1~41  & VCC)) # (!\string5|filt0|del[1][23]~q  & (!\string5|filt0|Add1~41 )))) # (!\string5|filt0|del[0][23]~q  & 
// ((\string5|filt0|del[1][23]~q  & (!\string5|filt0|Add1~41 )) # (!\string5|filt0|del[1][23]~q  & ((\string5|filt0|Add1~41 ) # (GND)))))
// \string5|filt0|Add1~43  = CARRY((\string5|filt0|del[0][23]~q  & (!\string5|filt0|del[1][23]~q  & !\string5|filt0|Add1~41 )) # (!\string5|filt0|del[0][23]~q  & ((!\string5|filt0|Add1~41 ) # (!\string5|filt0|del[1][23]~q ))))

	.dataa(\string5|filt0|del[0][23]~q ),
	.datab(\string5|filt0|del[1][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~41 ),
	.combout(\string5|filt0|Add1~42_combout ),
	.cout(\string5|filt0|Add1~43 ));
// synopsys translate_off
defparam \string5|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
fiftyfivenm_lcell_comb \string5|filt0|regq[18]~60 (
// Equation(s):
// \string5|filt0|regq[18]~60_combout  = ((\string5|filt0|Add1~36_combout  $ (\string5|filt0|Add2~36_combout  $ (!\string5|filt0|regq[17]~59 )))) # (GND)
// \string5|filt0|regq[18]~61  = CARRY((\string5|filt0|Add1~36_combout  & ((\string5|filt0|Add2~36_combout ) # (!\string5|filt0|regq[17]~59 ))) # (!\string5|filt0|Add1~36_combout  & (\string5|filt0|Add2~36_combout  & !\string5|filt0|regq[17]~59 )))

	.dataa(\string5|filt0|Add1~36_combout ),
	.datab(\string5|filt0|Add2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[17]~59 ),
	.combout(\string5|filt0|regq[18]~60_combout ),
	.cout(\string5|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \string5|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \string5|filt0|regq[19]~62 (
// Equation(s):
// \string5|filt0|regq[19]~62_combout  = (\string5|filt0|Add1~38_combout  & ((\string5|filt0|Add2~38_combout  & (\string5|filt0|regq[18]~61  & VCC)) # (!\string5|filt0|Add2~38_combout  & (!\string5|filt0|regq[18]~61 )))) # (!\string5|filt0|Add1~38_combout  & 
// ((\string5|filt0|Add2~38_combout  & (!\string5|filt0|regq[18]~61 )) # (!\string5|filt0|Add2~38_combout  & ((\string5|filt0|regq[18]~61 ) # (GND)))))
// \string5|filt0|regq[19]~63  = CARRY((\string5|filt0|Add1~38_combout  & (!\string5|filt0|Add2~38_combout  & !\string5|filt0|regq[18]~61 )) # (!\string5|filt0|Add1~38_combout  & ((!\string5|filt0|regq[18]~61 ) # (!\string5|filt0|Add2~38_combout ))))

	.dataa(\string5|filt0|Add1~38_combout ),
	.datab(\string5|filt0|Add2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[18]~61 ),
	.combout(\string5|filt0|regq[19]~62_combout ),
	.cout(\string5|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \string5|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
fiftyfivenm_lcell_comb \string5|filt0|regq[20]~64 (
// Equation(s):
// \string5|filt0|regq[20]~64_combout  = ((\string5|filt0|Add1~40_combout  $ (\string5|filt0|Add2~40_combout  $ (!\string5|filt0|regq[19]~63 )))) # (GND)
// \string5|filt0|regq[20]~65  = CARRY((\string5|filt0|Add1~40_combout  & ((\string5|filt0|Add2~40_combout ) # (!\string5|filt0|regq[19]~63 ))) # (!\string5|filt0|Add1~40_combout  & (\string5|filt0|Add2~40_combout  & !\string5|filt0|regq[19]~63 )))

	.dataa(\string5|filt0|Add1~40_combout ),
	.datab(\string5|filt0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[19]~63 ),
	.combout(\string5|filt0|regq[20]~64_combout ),
	.cout(\string5|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \string5|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \string5|filt0|regq[21]~66 (
// Equation(s):
// \string5|filt0|regq[21]~66_combout  = (\string5|filt0|Add2~42_combout  & ((\string5|filt0|Add1~42_combout  & (\string5|filt0|regq[20]~65  & VCC)) # (!\string5|filt0|Add1~42_combout  & (!\string5|filt0|regq[20]~65 )))) # (!\string5|filt0|Add2~42_combout  & 
// ((\string5|filt0|Add1~42_combout  & (!\string5|filt0|regq[20]~65 )) # (!\string5|filt0|Add1~42_combout  & ((\string5|filt0|regq[20]~65 ) # (GND)))))
// \string5|filt0|regq[21]~67  = CARRY((\string5|filt0|Add2~42_combout  & (!\string5|filt0|Add1~42_combout  & !\string5|filt0|regq[20]~65 )) # (!\string5|filt0|Add2~42_combout  & ((!\string5|filt0|regq[20]~65 ) # (!\string5|filt0|Add1~42_combout ))))

	.dataa(\string5|filt0|Add2~42_combout ),
	.datab(\string5|filt0|Add1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[20]~65 ),
	.combout(\string5|filt0|regq[21]~66_combout ),
	.cout(\string5|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \string5|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \string5|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N20
fiftyfivenm_lcell_comb \string5|filt0|regq[22]~68 (
// Equation(s):
// \string5|filt0|regq[22]~68_combout  = ((\string5|filt0|Add1~44_combout  $ (\string5|filt0|Add2~44_combout  $ (!\string5|filt0|regq[21]~67 )))) # (GND)
// \string5|filt0|regq[22]~69  = CARRY((\string5|filt0|Add1~44_combout  & ((\string5|filt0|Add2~44_combout ) # (!\string5|filt0|regq[21]~67 ))) # (!\string5|filt0|Add1~44_combout  & (\string5|filt0|Add2~44_combout  & !\string5|filt0|regq[21]~67 )))

	.dataa(\string5|filt0|Add1~44_combout ),
	.datab(\string5|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|regq[21]~67 ),
	.combout(\string5|filt0|regq[22]~68_combout ),
	.cout(\string5|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \string5|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \string5|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \string5|filt0|regq[23]~70 (
// Equation(s):
// \string5|filt0|regq[23]~70_combout  = \string5|filt0|Add2~44_combout  $ (\string5|filt0|regq[22]~69  $ (\string5|filt0|Add1~46_combout ))

	.dataa(gnd),
	.datab(\string5|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(\string5|filt0|Add1~46_combout ),
	.cin(\string5|filt0|regq[22]~69 ),
	.combout(\string5|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|regq[23]~70 .lut_mask = 16'hC33C;
defparam \string5|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~28_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~28_combout ),
	.datab(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .lut_mask = 16'hAACC;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \string5|d[20] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[20] .is_wysiwyg = "true";
defparam \string5|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \string5|filt0|del~8 (
// Equation(s):
// \string5|filt0|del~8_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [19])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\string5|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~8 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \string5|filt0|del[0][19] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][19] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \string5|filt0|del~9 (
// Equation(s):
// \string5|filt0|del~9_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][19]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][19]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~9 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \string5|filt0|del[1][19] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][19] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \string5|filt0|Add1~36 (
// Equation(s):
// \string5|filt0|Add1~36_combout  = ((\string5|filt0|del[1][20]~q  $ (\string5|filt0|del[0][20]~q  $ (!\string5|filt0|Add1~35 )))) # (GND)
// \string5|filt0|Add1~37  = CARRY((\string5|filt0|del[1][20]~q  & ((\string5|filt0|del[0][20]~q ) # (!\string5|filt0|Add1~35 ))) # (!\string5|filt0|del[1][20]~q  & (\string5|filt0|del[0][20]~q  & !\string5|filt0|Add1~35 )))

	.dataa(\string5|filt0|del[1][20]~q ),
	.datab(\string5|filt0|del[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~35 ),
	.combout(\string5|filt0|Add1~36_combout ),
	.cout(\string5|filt0|Add1~37 ));
// synopsys translate_off
defparam \string5|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \string5|filt0|Add1~38 (
// Equation(s):
// \string5|filt0|Add1~38_combout  = (\string5|filt0|del[1][21]~q  & ((\string5|filt0|del[0][21]~q  & (\string5|filt0|Add1~37  & VCC)) # (!\string5|filt0|del[0][21]~q  & (!\string5|filt0|Add1~37 )))) # (!\string5|filt0|del[1][21]~q  & 
// ((\string5|filt0|del[0][21]~q  & (!\string5|filt0|Add1~37 )) # (!\string5|filt0|del[0][21]~q  & ((\string5|filt0|Add1~37 ) # (GND)))))
// \string5|filt0|Add1~39  = CARRY((\string5|filt0|del[1][21]~q  & (!\string5|filt0|del[0][21]~q  & !\string5|filt0|Add1~37 )) # (!\string5|filt0|del[1][21]~q  & ((!\string5|filt0|Add1~37 ) # (!\string5|filt0|del[0][21]~q ))))

	.dataa(\string5|filt0|del[1][21]~q ),
	.datab(\string5|filt0|del[0][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~37 ),
	.combout(\string5|filt0|Add1~38_combout ),
	.cout(\string5|filt0|Add1~39 ));
// synopsys translate_off
defparam \string5|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \string5|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \string5|filt0|Add1~40 (
// Equation(s):
// \string5|filt0|Add1~40_combout  = ((\string5|filt0|del[1][22]~q  $ (\string5|filt0|del[0][22]~q  $ (!\string5|filt0|Add1~39 )))) # (GND)
// \string5|filt0|Add1~41  = CARRY((\string5|filt0|del[1][22]~q  & ((\string5|filt0|del[0][22]~q ) # (!\string5|filt0|Add1~39 ))) # (!\string5|filt0|del[1][22]~q  & (\string5|filt0|del[0][22]~q  & !\string5|filt0|Add1~39 )))

	.dataa(\string5|filt0|del[1][22]~q ),
	.datab(\string5|filt0|del[0][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string5|filt0|Add1~39 ),
	.combout(\string5|filt0|Add1~40_combout ),
	.cout(\string5|filt0|Add1~41 ));
// synopsys translate_off
defparam \string5|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \string5|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~26_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~26_combout ),
	.datab(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hAACC;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \string5|d[19] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[19] .is_wysiwyg = "true";
defparam \string5|d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \string5|filt0|del~16 (
// Equation(s):
// \string5|filt0|del~16_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [15])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\string5|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~16 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \string5|filt0|del[0][15] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][15] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
fiftyfivenm_lcell_comb \string5|filt0|del~17 (
// Equation(s):
// \string5|filt0|del~17_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][15]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][15]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~17 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \string5|filt0|del[1][15] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][15] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \string5|filt0|del~60 (
// Equation(s):
// \string5|filt0|del~60_combout  = (\string5|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string5|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~60 .lut_mask = 16'hCC00;
defparam \string5|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N5
dffeas \string5|filt0|del[2][15] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][15] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \string5|filt0|del~61 (
// Equation(s):
// \string5|filt0|del~61_combout  = (\string5|filt0|del[2][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string5|filt0|del[2][15]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~61 .lut_mask = 16'hF000;
defparam \string5|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \string5|filt0|del[3][15] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][15] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~24_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(\string5|KP_state.10~q ),
	.datab(\string5|Mult1|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 16'hDD88;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \string5|d[18] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[18] .is_wysiwyg = "true";
defparam \string5|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
fiftyfivenm_lcell_comb \string5|filt0|del~0 (
// Equation(s):
// \string5|filt0|del~0_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\string5|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~0 .lut_mask = 16'hF000;
defparam \string5|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \string5|filt0|del[0][23] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][23] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
fiftyfivenm_lcell_comb \string5|filt0|del~1 (
// Equation(s):
// \string5|filt0|del~1_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][23]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~1 .lut_mask = 16'hF000;
defparam \string5|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \string5|filt0|del[1][23] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][23] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
fiftyfivenm_lcell_comb \string5|filt0|del~44 (
// Equation(s):
// \string5|filt0|del~44_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][23]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~44 .lut_mask = 16'hF000;
defparam \string5|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \string5|filt0|del[2][23] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][23] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~16_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))

	.dataa(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datab(gnd),
	.datac(\string5|Mult1|auto_generated|op_1~16_combout ),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 16'hF0AA;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \string5|d[14] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[14] .is_wysiwyg = "true";
defparam \string5|d[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string5|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string5|d [14],\string5|d [13],\string5|d [12],\string5|d [11],\string5|d [10],\string5|d [9],\string5|d [8],\string5|d [7],\string5|d [6]}),
	.portaaddr({\string5|wr_ptr [9],\string5|wr_ptr [8],\string5|wr_ptr [7],\string5|wr_ptr [6],\string5|wr_ptr [5],\string5|wr_ptr [4],\string5|wr_ptr [3],\string5|wr_ptr [2],\string5|wr_ptr [1],\string5|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string5|wr_ptr [9],\string5|wr_ptr [8],\string5|wr_ptr [7],\string5|wr_ptr [6],\string5|wr_ptr [5],\string5|wr_ptr [4],\string5|wr_ptr [3],\string5|wr_ptr [2],\string5|wr_ptr [1],\string5|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
fiftyfivenm_lcell_comb \string5|filt0|del~18 (
// Equation(s):
// \string5|filt0|del~18_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\string5|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~18 .lut_mask = 16'hF000;
defparam \string5|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \string5|filt0|del[0][14] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][14] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \string5|filt0|del~19 (
// Equation(s):
// \string5|filt0|del~19_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][14]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][14]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~19 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N13
dffeas \string5|filt0|del[1][14] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][14] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \string5|filt0|del~62 (
// Equation(s):
// \string5|filt0|del~62_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][14]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[1][14]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~62 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \string5|filt0|del[2][14] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][14] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~22_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ))

	.dataa(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.datab(gnd),
	.datac(\string5|Mult1|auto_generated|op_1~22_combout ),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'hF0AA;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \string5|d[17] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[17] .is_wysiwyg = "true";
defparam \string5|d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
fiftyfivenm_lcell_comb \string5|filt0|del~2 (
// Equation(s):
// \string5|filt0|del~2_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\string5|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~2 .lut_mask = 16'hF000;
defparam \string5|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \string5|filt0|del[0][22] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][22] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
fiftyfivenm_lcell_comb \string5|filt0|del~3 (
// Equation(s):
// \string5|filt0|del~3_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][22]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~3 .lut_mask = 16'hF000;
defparam \string5|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \string5|filt0|del[1][22] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][22] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~14_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult1|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'hFA0A;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N5
dffeas \string5|d[13] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[13] .is_wysiwyg = "true";
defparam \string5|d[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
fiftyfivenm_lcell_comb \string5|filt0|del~20 (
// Equation(s):
// \string5|filt0|del~20_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\string5|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~20 .lut_mask = 16'hF000;
defparam \string5|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \string5|filt0|del[0][13] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][13] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
fiftyfivenm_lcell_comb \string5|filt0|del~21 (
// Equation(s):
// \string5|filt0|del~21_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][13]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~21 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N23
dffeas \string5|filt0|del[1][13] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][13] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
fiftyfivenm_lcell_comb \string5|filt0|del~64 (
// Equation(s):
// \string5|filt0|del~64_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|filt0|del[1][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~64 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N31
dffeas \string5|filt0|del[2][13] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][13] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \string5|filt0|del~65 (
// Equation(s):
// \string5|filt0|del~65_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[2][13]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|filt0|del[2][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~65 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \string5|filt0|del[3][13] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[3][13] .is_wysiwyg = "true";
defparam \string5|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~20_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~20_combout ),
	.datab(gnd),
	.datac(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .lut_mask = 16'hAAF0;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \string5|d[16] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[16] .is_wysiwyg = "true";
defparam \string5|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \string5|filt0|del~4 (
// Equation(s):
// \string5|filt0|del~4_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\string5|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~4 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \string5|filt0|del[0][21] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][21] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \string5|filt0|del~5 (
// Equation(s):
// \string5|filt0|del~5_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][21]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][21]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~5 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N23
dffeas \string5|filt0|del[1][21] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][21] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~12_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))

	.dataa(gnd),
	.datab(\string5|Mult1|auto_generated|op_1~12_combout ),
	.datac(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .lut_mask = 16'hCCF0;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \string5|d[12] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[12] .is_wysiwyg = "true";
defparam \string5|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
fiftyfivenm_lcell_comb \string5|filt0|del~24 (
// Equation(s):
// \string5|filt0|del~24_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\string5|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~24 .lut_mask = 16'hF000;
defparam \string5|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N21
dffeas \string5|filt0|del[0][11] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][11] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~10_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult1|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'hFC0C;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N3
dffeas \string5|d[11] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[11] .is_wysiwyg = "true";
defparam \string5|d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
fiftyfivenm_lcell_comb \string5|filt0|del~26 (
// Equation(s):
// \string5|filt0|del~26_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\string5|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~26 .lut_mask = 16'hF000;
defparam \string5|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \string5|filt0|del[0][10] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][10] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~18_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~18_combout ),
	.datab(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'hAACC;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \string5|d[15] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[15] .is_wysiwyg = "true";
defparam \string5|d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \string5|filt0|del~6 (
// Equation(s):
// \string5|filt0|del~6_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [20])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~6 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \string5|filt0|del[0][20] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][20] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
fiftyfivenm_lcell_comb \string5|filt0|del~7 (
// Equation(s):
// \string5|filt0|del~7_combout  = (\string5|filt0|del[0][20]~q  & \RESET_DELAY_n~q )

	.dataa(\string5|filt0|del[0][20]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~7 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \string5|filt0|del[1][20] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][20] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|op_1~8_combout )) # (!\string5|KP_state.10~q  & 
// ((\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout )))

	.dataa(\string5|Mult1|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 16'hAFA0;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N13
dffeas \string5|d[10] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[10] .is_wysiwyg = "true";
defparam \string5|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \string5|filt0|del~28 (
// Equation(s):
// \string5|filt0|del~28_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\string5|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~28 .lut_mask = 16'hF000;
defparam \string5|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N5
dffeas \string5|filt0|del[0][9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][9] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \string5|filt0|del~29 (
// Equation(s):
// \string5|filt0|del~29_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][9]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~29 .lut_mask = 16'hF000;
defparam \string5|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \string5|filt0|del[1][9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][9] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~6_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'hFA0A;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N11
dffeas \string5|d[9] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[9] .is_wysiwyg = "true";
defparam \string5|d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \string5|filt0|del~30 (
// Equation(s):
// \string5|filt0|del~30_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\string5|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~30 .lut_mask = 16'hF000;
defparam \string5|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \string5|filt0|del[0][8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][8] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 (
// Equation(s):
// \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~4_combout ))) # (!\string5|KP_state.10~q  & 
// (\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .lut_mask = 16'hFA0A;
defparam \string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N1
dffeas \string5|d[8] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[8] .is_wysiwyg = "true";
defparam \string5|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \string5|filt0|del~32 (
// Equation(s):
// \string5|filt0|del~32_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [7])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~32 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \string5|filt0|del[0][7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][7] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \string5|filt0|del~33 (
// Equation(s):
// \string5|filt0|del~33_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][7]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|filt0|del[0][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~33 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \string5|filt0|del[1][7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][7] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \string5|filt0|del~76 (
// Equation(s):
// \string5|filt0|del~76_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[1][7]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~76 .lut_mask = 16'hF000;
defparam \string5|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \string5|filt0|del[2][7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][7] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
fiftyfivenm_lcell_comb \string5|d~0 (
// Equation(s):
// \string5|d~0_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~2_combout ))) # (!\string5|KP_state.10~q  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\string5|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~0 .lut_mask = 16'hFC0C;
defparam \string5|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N7
dffeas \string5|d[7] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[7] .is_wysiwyg = "true";
defparam \string5|d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
fiftyfivenm_lcell_comb \string5|filt0|del~34 (
// Equation(s):
// \string5|filt0|del~34_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\string5|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~34 .lut_mask = 16'hF000;
defparam \string5|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \string5|filt0|del[0][6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][6] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
fiftyfivenm_lcell_comb \string5|filt0|del~35 (
// Equation(s):
// \string5|filt0|del~35_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][6]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~35 .lut_mask = 16'hF000;
defparam \string5|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \string5|filt0|del[1][6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][6] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
fiftyfivenm_lcell_comb \string5|d~2 (
// Equation(s):
// \string5|d~2_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|w212w [17])) # (!\string5|KP_state.10~q  & ((\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout )))

	.dataa(\string5|KP_state.10~q ),
	.datab(gnd),
	.datac(\string5|Mult1|auto_generated|w212w [17]),
	.datad(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\string5|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~2 .lut_mask = 16'hF5A0;
defparam \string5|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N25
dffeas \string5|d[5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[5] .is_wysiwyg = "true";
defparam \string5|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string5|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\string5|d [5],\string5|d [4],\string5|d [3],\string5|d [2]}),
	.portaaddr({\string5|wr_ptr [9],\string5|wr_ptr [8],\string5|wr_ptr [7],\string5|wr_ptr [6],\string5|wr_ptr [5],\string5|wr_ptr [4],\string5|wr_ptr [3],\string5|wr_ptr [2],\string5|wr_ptr [1],\string5|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string5|wr_ptr [9],\string5|wr_ptr [8],\string5|wr_ptr [7],\string5|wr_ptr [6],\string5|wr_ptr [5],\string5|wr_ptr [4],\string5|wr_ptr [3],\string5|wr_ptr [2],\string5|wr_ptr [1],\string5|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \string5|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
fiftyfivenm_lcell_comb \string5|filt0|del~36 (
// Equation(s):
// \string5|filt0|del~36_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\string5|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~36 .lut_mask = 16'hF000;
defparam \string5|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \string5|filt0|del[0][5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][5] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
fiftyfivenm_lcell_comb \string5|filt0|del~37 (
// Equation(s):
// \string5|filt0|del~37_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][5]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~37 .lut_mask = 16'hF000;
defparam \string5|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N15
dffeas \string5|filt0|del[1][5] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][5] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \string5|d~3 (
// Equation(s):
// \string5|d~3_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|w212w [16]))) # (!\string5|KP_state.10~q  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(\string5|Mult1|auto_generated|w212w [16]),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~3 .lut_mask = 16'hF0AA;
defparam \string5|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \string5|d[4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[4] .is_wysiwyg = "true";
defparam \string5|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
fiftyfivenm_lcell_comb \string5|filt0|del~38 (
// Equation(s):
// \string5|filt0|del~38_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [4])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\string5|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~38 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N29
dffeas \string5|filt0|del[0][4] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][4] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
fiftyfivenm_lcell_comb \string5|Mult0|mult_core|romout[0][3]~26 (
// Equation(s):
// \string5|Mult0|mult_core|romout[0][3]~26_combout  = \noise|out24ref_5 [11] $ (((\noise|out24ref_5 [9]) # ((\noise|out24ref_5 [10]) # (\noise|out24ref_5 [8]))))

	.dataa(\noise|out24ref_5 [9]),
	.datab(\noise|out24ref_5 [10]),
	.datac(\noise|out24ref_5 [11]),
	.datad(\noise|out24ref_5 [8]),
	.cin(gnd),
	.combout(\string5|Mult0|mult_core|romout[0][3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \string5|Mult0|mult_core|romout[0][3]~26 .lut_mask = 16'h0F1E;
defparam \string5|Mult0|mult_core|romout[0][3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \string5|d~4 (
// Equation(s):
// \string5|d~4_combout  = (\string5|KP_state.10~q  & (\string5|Mult1|auto_generated|w212w [15])) # (!\string5|KP_state.10~q  & ((\string5|Mult0|mult_core|romout[0][3]~26_combout )))

	.dataa(\string5|Mult1|auto_generated|w212w [15]),
	.datab(\string5|Mult0|mult_core|romout[0][3]~26_combout ),
	.datac(gnd),
	.datad(\string5|KP_state.10~q ),
	.cin(gnd),
	.combout(\string5|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~4 .lut_mask = 16'hAACC;
defparam \string5|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \string5|d[3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[3] .is_wysiwyg = "true";
defparam \string5|d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \string5|filt0|del~40 (
// Equation(s):
// \string5|filt0|del~40_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [3])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~40 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \string5|filt0|del[0][3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][3] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
fiftyfivenm_lcell_comb \string5|filt0|del~41 (
// Equation(s):
// \string5|filt0|del~41_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][3]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~41 .lut_mask = 16'hF000;
defparam \string5|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \string5|filt0|del[1][3] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][3] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
fiftyfivenm_lcell_comb \string5|d~6 (
// Equation(s):
// \string5|d~6_combout  = (\string5|d~5_combout ) # ((\string5|KP_state.10~q  & \string5|Mult1|auto_generated|w212w [14]))

	.dataa(\string5|d~5_combout ),
	.datab(gnd),
	.datac(\string5|KP_state.10~q ),
	.datad(\string5|Mult1|auto_generated|w212w [14]),
	.cin(gnd),
	.combout(\string5|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~6 .lut_mask = 16'hFAAA;
defparam \string5|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \string5|d[2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[2] .is_wysiwyg = "true";
defparam \string5|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
fiftyfivenm_lcell_comb \string5|filt0|del~42 (
// Equation(s):
// \string5|filt0|del~42_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\string5|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~42 .lut_mask = 16'hF000;
defparam \string5|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \string5|filt0|del[0][2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][2] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
fiftyfivenm_lcell_comb \string5|filt0|del~43 (
// Equation(s):
// \string5|filt0|del~43_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string5|filt0|del[0][2]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~43 .lut_mask = 16'hF000;
defparam \string5|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \string5|filt0|del[1][2] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][2] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
fiftyfivenm_lcell_comb \string5|d~1 (
// Equation(s):
// \string5|d~1_combout  = (\string5|KP_state.10~q  & ((\string5|Mult1|auto_generated|op_1~0_combout ))) # (!\string5|KP_state.10~q  & (\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\string5|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\string5|Mult1|auto_generated|op_1~0_combout ),
	.datac(\string5|KP_state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \string5|d~1 .lut_mask = 16'hCACA;
defparam \string5|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \string5|d[6] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string5|d[6] .is_wysiwyg = "true";
defparam \string5|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
fiftyfivenm_lcell_comb \string5|filt0|del~22 (
// Equation(s):
// \string5|filt0|del~22_combout  = (\RESET_DELAY_n~q  & \string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [12])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\string5|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~22 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \string5|filt0|del[0][12] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[0][12] .is_wysiwyg = "true";
defparam \string5|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
fiftyfivenm_lcell_comb \string5|filt0|del~23 (
// Equation(s):
// \string5|filt0|del~23_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[0][12]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string5|filt0|del[0][12]~q ),
	.cin(gnd),
	.combout(\string5|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~23 .lut_mask = 16'hAA00;
defparam \string5|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N15
dffeas \string5|filt0|del[1][12] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[1][12] .is_wysiwyg = "true";
defparam \string5|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
fiftyfivenm_lcell_comb \string5|filt0|del~66 (
// Equation(s):
// \string5|filt0|del~66_combout  = (\RESET_DELAY_n~q  & \string5|filt0|del[1][12]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string5|filt0|del[1][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string5|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \string5|filt0|del~66 .lut_mask = 16'hA0A0;
defparam \string5|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \string5|filt0|del[2][12] (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|del[2][12] .is_wysiwyg = "true";
defparam \string5|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N29
dffeas \string5|filt0|regq[10]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N10
fiftyfivenm_lcell_comb \div|time_base_counter4~0 (
// Equation(s):
// \div|time_base_counter4~0_combout  = !\div|time_base_counter4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter4~q ),
	.cin(gnd),
	.combout(\div|time_base_counter4~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter4~0 .lut_mask = 16'h00FF;
defparam \div|time_base_counter4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N2
fiftyfivenm_lcell_comb \div|time_base_counter4~feeder (
// Equation(s):
// \div|time_base_counter4~feeder_combout  = \div|time_base_counter4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter4~0_combout ),
	.cin(gnd),
	.combout(\div|time_base_counter4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter4~feeder .lut_mask = 16'hFF00;
defparam \div|time_base_counter4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y38_N3
dffeas \div|time_base_counter4 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\div|time_base_counter4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|time_base_counter4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|time_base_counter4 .is_wysiwyg = "true";
defparam \div|time_base_counter4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N18
fiftyfivenm_lcell_comb \div|time_base_counter4~_wirecell (
// Equation(s):
// \div|time_base_counter4~_wirecell_combout  = !\div|time_base_counter4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div|time_base_counter4~q ),
	.cin(gnd),
	.combout(\div|time_base_counter4~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \div|time_base_counter4~_wirecell .lut_mask = 16'h00FF;
defparam \div|time_base_counter4~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\div|time_base_counter4~_wirecell_combout }),
	.clkselect({gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ));
// synopsys translate_off
defparam \string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .clock_type = "global clock";
defparam \string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|clkctrl1 .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N20
fiftyfivenm_lcell_comb \string6|trig_sync_0~0 (
// Equation(s):
// \string6|trig_sync_0~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\string6|trig_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|trig_sync_0~0 .lut_mask = 16'h00FF;
defparam \string6|trig_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N21
dffeas \string6|trig_sync_0 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|trig_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|trig_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|trig_sync_0 .is_wysiwyg = "true";
defparam \string6|trig_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N26
fiftyfivenm_lcell_comb \string6|trig_sync_1~feeder (
// Equation(s):
// \string6|trig_sync_1~feeder_combout  = \string6|trig_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|trig_sync_0~q ),
	.cin(gnd),
	.combout(\string6|trig_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|trig_sync_1~feeder .lut_mask = 16'hFF00;
defparam \string6|trig_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N27
dffeas \string6|trig_sync_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|trig_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|trig_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|trig_sync_1 .is_wysiwyg = "true";
defparam \string6|trig_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N28
fiftyfivenm_lcell_comb \string6|trig_now~0 (
// Equation(s):
// \string6|trig_now~0_combout  = (\string6|trig_cnt [0] & ((\string6|trig_cnt [1] & (\string6|trig_sync_1~q )) # (!\string6|trig_cnt [1] & ((\string6|trig_now~q ))))) # (!\string6|trig_cnt [0] & (((\string6|trig_now~q ))))

	.dataa(\string6|trig_sync_1~q ),
	.datab(\string6|trig_cnt [0]),
	.datac(\string6|trig_now~q ),
	.datad(\string6|trig_cnt [1]),
	.cin(gnd),
	.combout(\string6|trig_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|trig_now~0 .lut_mask = 16'hB8F0;
defparam \string6|trig_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N29
dffeas \string6|trig_now (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|trig_now~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|trig_now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|trig_now .is_wysiwyg = "true";
defparam \string6|trig_now .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N14
fiftyfivenm_lcell_comb \string6|trig_cnt~1 (
// Equation(s):
// \string6|trig_cnt~1_combout  = (!\string6|trig_cnt [0] & (\string6|trig_sync_1~q  $ (\string6|trig_now~q )))

	.dataa(\string6|trig_sync_1~q ),
	.datab(gnd),
	.datac(\string6|trig_cnt [0]),
	.datad(\string6|trig_now~q ),
	.cin(gnd),
	.combout(\string6|trig_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \string6|trig_cnt~1 .lut_mask = 16'h050A;
defparam \string6|trig_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N15
dffeas \string6|trig_cnt[0] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|trig_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|trig_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|trig_cnt[0] .is_wysiwyg = "true";
defparam \string6|trig_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N12
fiftyfivenm_lcell_comb \string6|trig_cnt~0 (
// Equation(s):
// \string6|trig_cnt~0_combout  = (\string6|trig_sync_1~q  & (!\string6|trig_now~q  & (\string6|trig_cnt [0] $ (\string6|trig_cnt [1])))) # (!\string6|trig_sync_1~q  & (\string6|trig_now~q  & (\string6|trig_cnt [0] $ (\string6|trig_cnt [1]))))

	.dataa(\string6|trig_sync_1~q ),
	.datab(\string6|trig_cnt [0]),
	.datac(\string6|trig_cnt [1]),
	.datad(\string6|trig_now~q ),
	.cin(gnd),
	.combout(\string6|trig_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|trig_cnt~0 .lut_mask = 16'h1428;
defparam \string6|trig_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N13
dffeas \string6|trig_cnt[1] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|trig_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|trig_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|trig_cnt[1] .is_wysiwyg = "true";
defparam \string6|trig_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N10
fiftyfivenm_lcell_comb \string6|trig_pulse~0 (
// Equation(s):
// \string6|trig_pulse~0_combout  = (\string6|trig_cnt [1] & (\string6|trig_cnt [0] & (\string6|trig_sync_1~q  & !\string6|trig_now~q )))

	.dataa(\string6|trig_cnt [1]),
	.datab(\string6|trig_cnt [0]),
	.datac(\string6|trig_sync_1~q ),
	.datad(\string6|trig_now~q ),
	.cin(gnd),
	.combout(\string6|trig_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|trig_pulse~0 .lut_mask = 16'h0080;
defparam \string6|trig_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
fiftyfivenm_lcell_comb \string6|count[0]~11 (
// Equation(s):
// \string6|count[0]~11_combout  = \string6|count [0] $ (VCC)
// \string6|count[0]~12  = CARRY(\string6|count [0])

	.dataa(\string6|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|count[0]~11_combout ),
	.cout(\string6|count[0]~12 ));
// synopsys translate_off
defparam \string6|count[0]~11 .lut_mask = 16'h55AA;
defparam \string6|count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
fiftyfivenm_lcell_comb \string6|LessThan1~0 (
// Equation(s):
// \string6|LessThan1~0_combout  = (((!\string6|count [9]) # (!\string6|count [6])) # (!\string6|count [7])) # (!\string6|count [8])

	.dataa(\string6|count [8]),
	.datab(\string6|count [7]),
	.datac(\string6|count [6]),
	.datad(\string6|count [9]),
	.cin(gnd),
	.combout(\string6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \string6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N24
fiftyfivenm_lcell_comb \string6|KP_state~10 (
// Equation(s):
// \string6|KP_state~10_combout  = (\string6|KP_state.10~q  & (\string6|trig_pulse~0_combout )) # (!\string6|KP_state.10~q  & (((\string6|LessThan1~0_combout  & !\string6|count [10]))))

	.dataa(\string6|trig_pulse~0_combout ),
	.datab(\string6|LessThan1~0_combout ),
	.datac(\string6|count [10]),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|KP_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \string6|KP_state~10 .lut_mask = 16'hAA0C;
defparam \string6|KP_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N16
fiftyfivenm_lcell_comb \string6|KP_state~11 (
// Equation(s):
// \string6|KP_state~11_combout  = (\string6|KP_state~8_combout  & ((\string6|KP_state.00~q  & ((!\string6|KP_state~10_combout ))) # (!\string6|KP_state.00~q  & (\string6|trig_pulse~0_combout ))))

	.dataa(\string6|trig_pulse~0_combout ),
	.datab(\string6|KP_state~10_combout ),
	.datac(\string6|KP_state.00~q ),
	.datad(\string6|KP_state~8_combout ),
	.cin(gnd),
	.combout(\string6|KP_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \string6|KP_state~11 .lut_mask = 16'h3A00;
defparam \string6|KP_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N17
dffeas \string6|KP_state.10 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|KP_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|KP_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|KP_state.10 .is_wysiwyg = "true";
defparam \string6|KP_state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N8
fiftyfivenm_lcell_comb \string6|count[9]~14 (
// Equation(s):
// \string6|count[9]~14_combout  = ((\string6|LessThan1~0_combout  & (!\string6|count [10] & \string6|KP_state.10~q ))) # (!\string6|KP_state.00~q )

	.dataa(\string6|KP_state.00~q ),
	.datab(\string6|LessThan1~0_combout ),
	.datac(\string6|count [10]),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|count[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string6|count[9]~14 .lut_mask = 16'h5D55;
defparam \string6|count[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N6
fiftyfivenm_lcell_comb \string6|count[9]~15 (
// Equation(s):
// \string6|count[9]~15_combout  = (!\string6|count[9]~13_combout  & (\RESET_DELAY_n~q  & ((\string6|trig_pulse~0_combout ) # (!\string6|count[9]~14_combout ))))

	.dataa(\string6|trig_pulse~0_combout ),
	.datab(\string6|count[9]~14_combout ),
	.datac(\string6|count[9]~13_combout ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string6|count[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string6|count[9]~15 .lut_mask = 16'h0B00;
defparam \string6|count[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N11
dffeas \string6|count[0] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[0] .is_wysiwyg = "true";
defparam \string6|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
fiftyfivenm_lcell_comb \string6|count[1]~16 (
// Equation(s):
// \string6|count[1]~16_combout  = (\string6|count [1] & (!\string6|count[0]~12 )) # (!\string6|count [1] & ((\string6|count[0]~12 ) # (GND)))
// \string6|count[1]~17  = CARRY((!\string6|count[0]~12 ) # (!\string6|count [1]))

	.dataa(\string6|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[0]~12 ),
	.combout(\string6|count[1]~16_combout ),
	.cout(\string6|count[1]~17 ));
// synopsys translate_off
defparam \string6|count[1]~16 .lut_mask = 16'h5A5F;
defparam \string6|count[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \string6|count[1] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[1] .is_wysiwyg = "true";
defparam \string6|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
fiftyfivenm_lcell_comb \string6|count[2]~18 (
// Equation(s):
// \string6|count[2]~18_combout  = (\string6|count [2] & (\string6|count[1]~17  $ (GND))) # (!\string6|count [2] & (!\string6|count[1]~17  & VCC))
// \string6|count[2]~19  = CARRY((\string6|count [2] & !\string6|count[1]~17 ))

	.dataa(gnd),
	.datab(\string6|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[1]~17 ),
	.combout(\string6|count[2]~18_combout ),
	.cout(\string6|count[2]~19 ));
// synopsys translate_off
defparam \string6|count[2]~18 .lut_mask = 16'hC30C;
defparam \string6|count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N15
dffeas \string6|count[2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[2] .is_wysiwyg = "true";
defparam \string6|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
fiftyfivenm_lcell_comb \string6|count[3]~20 (
// Equation(s):
// \string6|count[3]~20_combout  = (\string6|count [3] & (!\string6|count[2]~19 )) # (!\string6|count [3] & ((\string6|count[2]~19 ) # (GND)))
// \string6|count[3]~21  = CARRY((!\string6|count[2]~19 ) # (!\string6|count [3]))

	.dataa(gnd),
	.datab(\string6|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[2]~19 ),
	.combout(\string6|count[3]~20_combout ),
	.cout(\string6|count[3]~21 ));
// synopsys translate_off
defparam \string6|count[3]~20 .lut_mask = 16'h3C3F;
defparam \string6|count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N17
dffeas \string6|count[3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[3] .is_wysiwyg = "true";
defparam \string6|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
fiftyfivenm_lcell_comb \string6|count[4]~22 (
// Equation(s):
// \string6|count[4]~22_combout  = (\string6|count [4] & (\string6|count[3]~21  $ (GND))) # (!\string6|count [4] & (!\string6|count[3]~21  & VCC))
// \string6|count[4]~23  = CARRY((\string6|count [4] & !\string6|count[3]~21 ))

	.dataa(gnd),
	.datab(\string6|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[3]~21 ),
	.combout(\string6|count[4]~22_combout ),
	.cout(\string6|count[4]~23 ));
// synopsys translate_off
defparam \string6|count[4]~22 .lut_mask = 16'hC30C;
defparam \string6|count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \string6|count[4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[4] .is_wysiwyg = "true";
defparam \string6|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
fiftyfivenm_lcell_comb \string6|count[5]~24 (
// Equation(s):
// \string6|count[5]~24_combout  = (\string6|count [5] & (!\string6|count[4]~23 )) # (!\string6|count [5] & ((\string6|count[4]~23 ) # (GND)))
// \string6|count[5]~25  = CARRY((!\string6|count[4]~23 ) # (!\string6|count [5]))

	.dataa(gnd),
	.datab(\string6|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[4]~23 ),
	.combout(\string6|count[5]~24_combout ),
	.cout(\string6|count[5]~25 ));
// synopsys translate_off
defparam \string6|count[5]~24 .lut_mask = 16'h3C3F;
defparam \string6|count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N21
dffeas \string6|count[5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[5] .is_wysiwyg = "true";
defparam \string6|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
fiftyfivenm_lcell_comb \string6|count[6]~26 (
// Equation(s):
// \string6|count[6]~26_combout  = (\string6|count [6] & (\string6|count[5]~25  $ (GND))) # (!\string6|count [6] & (!\string6|count[5]~25  & VCC))
// \string6|count[6]~27  = CARRY((\string6|count [6] & !\string6|count[5]~25 ))

	.dataa(\string6|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[5]~25 ),
	.combout(\string6|count[6]~26_combout ),
	.cout(\string6|count[6]~27 ));
// synopsys translate_off
defparam \string6|count[6]~26 .lut_mask = 16'hA50A;
defparam \string6|count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \string6|count[6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[6] .is_wysiwyg = "true";
defparam \string6|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
fiftyfivenm_lcell_comb \string6|count[7]~28 (
// Equation(s):
// \string6|count[7]~28_combout  = (\string6|count [7] & (!\string6|count[6]~27 )) # (!\string6|count [7] & ((\string6|count[6]~27 ) # (GND)))
// \string6|count[7]~29  = CARRY((!\string6|count[6]~27 ) # (!\string6|count [7]))

	.dataa(gnd),
	.datab(\string6|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[6]~27 ),
	.combout(\string6|count[7]~28_combout ),
	.cout(\string6|count[7]~29 ));
// synopsys translate_off
defparam \string6|count[7]~28 .lut_mask = 16'h3C3F;
defparam \string6|count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \string6|count[7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[7] .is_wysiwyg = "true";
defparam \string6|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
fiftyfivenm_lcell_comb \string6|count[8]~30 (
// Equation(s):
// \string6|count[8]~30_combout  = (\string6|count [8] & (\string6|count[7]~29  $ (GND))) # (!\string6|count [8] & (!\string6|count[7]~29  & VCC))
// \string6|count[8]~31  = CARRY((\string6|count [8] & !\string6|count[7]~29 ))

	.dataa(\string6|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[7]~29 ),
	.combout(\string6|count[8]~30_combout ),
	.cout(\string6|count[8]~31 ));
// synopsys translate_off
defparam \string6|count[8]~30 .lut_mask = 16'hA50A;
defparam \string6|count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N27
dffeas \string6|count[8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[8] .is_wysiwyg = "true";
defparam \string6|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
fiftyfivenm_lcell_comb \string6|count[9]~32 (
// Equation(s):
// \string6|count[9]~32_combout  = (\string6|count [9] & (!\string6|count[8]~31 )) # (!\string6|count [9] & ((\string6|count[8]~31 ) # (GND)))
// \string6|count[9]~33  = CARRY((!\string6|count[8]~31 ) # (!\string6|count [9]))

	.dataa(gnd),
	.datab(\string6|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|count[8]~31 ),
	.combout(\string6|count[9]~32_combout ),
	.cout(\string6|count[9]~33 ));
// synopsys translate_off
defparam \string6|count[9]~32 .lut_mask = 16'h3C3F;
defparam \string6|count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N29
dffeas \string6|count[9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[9] .is_wysiwyg = "true";
defparam \string6|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
fiftyfivenm_lcell_comb \string6|count[10]~34 (
// Equation(s):
// \string6|count[10]~34_combout  = \string6|count [10] $ (!\string6|count[9]~33 )

	.dataa(\string6|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string6|count[9]~33 ),
	.combout(\string6|count[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \string6|count[10]~34 .lut_mask = 16'hA5A5;
defparam \string6|count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N31
dffeas \string6|count[10] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|count[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\string6|count[9]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|count[10] .is_wysiwyg = "true";
defparam \string6|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N22
fiftyfivenm_lcell_comb \string6|count[9]~13 (
// Equation(s):
// \string6|count[9]~13_combout  = (!\string6|count [10] & (\string6|KP_state.01~q  & \string6|LessThan1~0_combout ))

	.dataa(\string6|count [10]),
	.datab(\string6|KP_state.01~q ),
	.datac(\string6|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|count[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string6|count[9]~13 .lut_mask = 16'h4040;
defparam \string6|count[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N4
fiftyfivenm_lcell_comb \string6|KP_state~12 (
// Equation(s):
// \string6|KP_state~12_combout  = (\string6|KP_state~8_combout  & ((\string6|count[9]~13_combout ) # ((\string6|trig_pulse~0_combout  & \string6|KP_state.10~q ))))

	.dataa(\string6|trig_pulse~0_combout ),
	.datab(\string6|KP_state~8_combout ),
	.datac(\string6|count[9]~13_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|KP_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \string6|KP_state~12 .lut_mask = 16'hC8C0;
defparam \string6|KP_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N5
dffeas \string6|KP_state.01 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|KP_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|KP_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|KP_state.01 .is_wysiwyg = "true";
defparam \string6|KP_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N2
fiftyfivenm_lcell_comb \string6|KP_state~8 (
// Equation(s):
// \string6|KP_state~8_combout  = (\RESET_DELAY_n~q  & ((\string6|KP_state.00~q  & (\string6|KP_state.01~q  $ (\string6|KP_state.10~q ))) # (!\string6|KP_state.00~q  & (!\string6|KP_state.01~q  & !\string6|KP_state.10~q ))))

	.dataa(\string6|KP_state.00~q ),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|KP_state.01~q ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|KP_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \string6|KP_state~8 .lut_mask = 16'h0884;
defparam \string6|KP_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N30
fiftyfivenm_lcell_comb \string6|KP_state~9 (
// Equation(s):
// \string6|KP_state~9_combout  = (\string6|KP_state~8_combout  & ((\string6|trig_pulse~0_combout ) # (\string6|KP_state.00~q )))

	.dataa(\string6|trig_pulse~0_combout ),
	.datab(gnd),
	.datac(\string6|KP_state.00~q ),
	.datad(\string6|KP_state~8_combout ),
	.cin(gnd),
	.combout(\string6|KP_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \string6|KP_state~9 .lut_mask = 16'hFA00;
defparam \string6|KP_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N31
dffeas \string6|KP_state.00 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|KP_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|KP_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|KP_state.00 .is_wysiwyg = "true";
defparam \string6|KP_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N0
fiftyfivenm_lcell_comb \string6|rden~0 (
// Equation(s):
// \string6|rden~0_combout  = (\RESET_DELAY_n~q  & \string6|KP_state.00~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|KP_state.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|rden~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|rden~0 .lut_mask = 16'hC0C0;
defparam \string6|rden~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N1
dffeas \string6|rden (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|rden~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|rden .is_wysiwyg = "true";
defparam \string6|rden .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][2]~9 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][2]~9_combout  = \noise|out24ref_6 [14] $ (((\noise|out24ref_6 [13]) # (\noise|out24ref_6 [12])))

	.dataa(gnd),
	.datab(\noise|out24ref_6 [14]),
	.datac(\noise|out24ref_6 [13]),
	.datad(\noise|out24ref_6 [12]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][2]~9 .lut_mask = 16'h333C;
defparam \string6|Mult0|mult_core|romout[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[0][6]~10 (
// Equation(s):
// \string6|Mult0|mult_core|romout[0][6]~10_combout  = (\noise|out24ref_6 [10]) # ((\noise|out24ref_6 [8]) # ((\noise|out24ref_6 [9]) # (\noise|out24ref_6 [11])))

	.dataa(\noise|out24ref_6 [10]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [9]),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[0][6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[0][6]~10 .lut_mask = 16'hFFFE;
defparam \string6|Mult0|mult_core|romout[0][6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][9]~11 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][9]~11_combout  = \noise|out24ref_6 [12] $ (\noise|out24ref_6 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_6 [12]),
	.datad(\noise|out24ref_6 [13]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][9]~11 .lut_mask = 16'h0FF0;
defparam \string6|Mult0|mult_core|romout[1][9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\noise|out24ref_6 [12] & (\string6|Mult0|mult_core|romout[0][6]~10_combout  $ (VCC))) # (!\noise|out24ref_6 [12] & (\string6|Mult0|mult_core|romout[0][6]~10_combout  & VCC))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\noise|out24ref_6 [12] & \string6|Mult0|mult_core|romout[0][6]~10_combout ))

	.dataa(\noise|out24ref_6 [12]),
	.datab(\string6|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\string6|Mult0|mult_core|romout[1][9]~11_combout  & ((\string6|Mult0|mult_core|romout[0][6]~10_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\string6|Mult0|mult_core|romout[0][6]~10_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\string6|Mult0|mult_core|romout[1][9]~11_combout  & ((\string6|Mult0|mult_core|romout[0][6]~10_combout  & 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\string6|Mult0|mult_core|romout[0][6]~10_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\string6|Mult0|mult_core|romout[1][9]~11_combout  & (!\string6|Mult0|mult_core|romout[0][6]~10_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\string6|Mult0|mult_core|romout[1][9]~11_combout  & ((!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\string6|Mult0|mult_core|romout[0][6]~10_combout ))))

	.dataa(\string6|Mult0|mult_core|romout[1][9]~11_combout ),
	.datab(\string6|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\string6|Mult0|mult_core|romout[1][2]~9_combout  $ (\string6|Mult0|mult_core|romout[0][6]~10_combout  $ (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\string6|Mult0|mult_core|romout[1][2]~9_combout  & ((\string6|Mult0|mult_core|romout[0][6]~10_combout ) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\string6|Mult0|mult_core|romout[1][2]~9_combout  & (\string6|Mult0|mult_core|romout[0][6]~10_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string6|Mult0|mult_core|romout[1][2]~9_combout ),
	.datab(\string6|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
fiftyfivenm_lcell_comb \string6|d~5 (
// Equation(s):
// \string6|d~5_combout  = (!\string6|KP_state.10~q  & (\noise|out24ref_6 [10] $ (((\noise|out24ref_6 [9]) # (\noise|out24ref_6 [8])))))

	.dataa(\noise|out24ref_6 [9]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [10]),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~5 .lut_mask = 16'h001E;
defparam \string6|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
fiftyfivenm_lcell_comb \string6|wr_ptr[0]~feeder (
// Equation(s):
// \string6|wr_ptr[0]~feeder_combout  = \string6|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|count [0]),
	.cin(gnd),
	.combout(\string6|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \string6|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N9
dffeas \string6|wr_ptr[0] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[0] .is_wysiwyg = "true";
defparam \string6|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
fiftyfivenm_lcell_comb \string6|wr_ptr[1]~feeder (
// Equation(s):
// \string6|wr_ptr[1]~feeder_combout  = \string6|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|count [1]),
	.cin(gnd),
	.combout(\string6|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \string6|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \string6|wr_ptr[1] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[1] .is_wysiwyg = "true";
defparam \string6|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
fiftyfivenm_lcell_comb \string6|wr_ptr[2]~feeder (
// Equation(s):
// \string6|wr_ptr[2]~feeder_combout  = \string6|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[2]~feeder .lut_mask = 16'hF0F0;
defparam \string6|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N3
dffeas \string6|wr_ptr[2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[2] .is_wysiwyg = "true";
defparam \string6|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
fiftyfivenm_lcell_comb \string6|wr_ptr[3]~feeder (
// Equation(s):
// \string6|wr_ptr[3]~feeder_combout  = \string6|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|count [3]),
	.cin(gnd),
	.combout(\string6|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[3]~feeder .lut_mask = 16'hFF00;
defparam \string6|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N19
dffeas \string6|wr_ptr[3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[3] .is_wysiwyg = "true";
defparam \string6|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
fiftyfivenm_lcell_comb \string6|wr_ptr[4]~feeder (
// Equation(s):
// \string6|wr_ptr[4]~feeder_combout  = \string6|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|count [4]),
	.cin(gnd),
	.combout(\string6|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \string6|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N5
dffeas \string6|wr_ptr[4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[4] .is_wysiwyg = "true";
defparam \string6|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
fiftyfivenm_lcell_comb \string6|wr_ptr[5]~feeder (
// Equation(s):
// \string6|wr_ptr[5]~feeder_combout  = \string6|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[5]~feeder .lut_mask = 16'hF0F0;
defparam \string6|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N21
dffeas \string6|wr_ptr[5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[5] .is_wysiwyg = "true";
defparam \string6|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
fiftyfivenm_lcell_comb \string6|wr_ptr[6]~feeder (
// Equation(s):
// \string6|wr_ptr[6]~feeder_combout  = \string6|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[6]~feeder .lut_mask = 16'hF0F0;
defparam \string6|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N31
dffeas \string6|wr_ptr[6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[6] .is_wysiwyg = "true";
defparam \string6|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
fiftyfivenm_lcell_comb \string6|wr_ptr[7]~feeder (
// Equation(s):
// \string6|wr_ptr[7]~feeder_combout  = \string6|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|count [7]),
	.cin(gnd),
	.combout(\string6|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \string6|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N7
dffeas \string6|wr_ptr[7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[7] .is_wysiwyg = "true";
defparam \string6|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
fiftyfivenm_lcell_comb \string6|wr_ptr[8]~feeder (
// Equation(s):
// \string6|wr_ptr[8]~feeder_combout  = \string6|count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|count [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|wr_ptr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[8]~feeder .lut_mask = 16'hF0F0;
defparam \string6|wr_ptr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N29
dffeas \string6|wr_ptr[8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[8] .is_wysiwyg = "true";
defparam \string6|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
fiftyfivenm_lcell_comb \string6|wr_ptr[9]~feeder (
// Equation(s):
// \string6|wr_ptr[9]~feeder_combout  = \string6|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \string6|wr_ptr[9]~feeder .lut_mask = 16'hF0F0;
defparam \string6|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N23
dffeas \string6|wr_ptr[9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|wr_ptr[9] .is_wysiwyg = "true";
defparam \string6|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][9]~25 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][9]~25_combout  = \noise|out24ref_6 [17] $ (\noise|out24ref_6 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\noise|out24ref_6 [17]),
	.datad(\noise|out24ref_6 [16]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][9]~25 .lut_mask = 16'h0FF0;
defparam \string6|Mult0|mult_core|romout[2][9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \string6|Mult0|mult_core|romout[0][9]~6_combout  = (\noise|out24ref_6 [9] & (((\noise|out24ref_6 [10])))) # (!\noise|out24ref_6 [9] & ((\noise|out24ref_6 [8] & (\noise|out24ref_6 [10])) # (!\noise|out24ref_6 [8] & (!\noise|out24ref_6 [10] & 
// \noise|out24ref_6 [11]))))

	.dataa(\noise|out24ref_6 [9]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [10]),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hE1E0;
defparam \string6|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][6]~4_combout  = (\noise|out24ref_6 [12]) # ((\noise|out24ref_6 [14]) # ((\noise|out24ref_6 [13]) # (\noise|out24ref_6 [15])))

	.dataa(\noise|out24ref_6 [12]),
	.datab(\noise|out24ref_6 [14]),
	.datac(\noise|out24ref_6 [13]),
	.datad(\noise|out24ref_6 [15]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'hFFFE;
defparam \string6|Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \string6|Mult0|mult_core|romout[0][8]~7_combout  = (\noise|out24ref_6 [9] & (\noise|out24ref_6 [8])) # (!\noise|out24ref_6 [9] & (!\noise|out24ref_6 [8] & ((\noise|out24ref_6 [10]) # (\noise|out24ref_6 [11]))))

	.dataa(\noise|out24ref_6 [9]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [10]),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'h9998;
defparam \string6|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \string6|Mult0|mult_core|romout[0][7]~8_combout  = (!\noise|out24ref_6 [8] & ((\noise|out24ref_6 [9]) # ((\noise|out24ref_6 [10]) # (\noise|out24ref_6 [11]))))

	.dataa(\noise|out24ref_6 [9]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [10]),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'h3332;
defparam \string6|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][3]~combout  = \noise|out24ref_6 [15] $ (((\noise|out24ref_6 [12]) # ((\noise|out24ref_6 [13]) # (\noise|out24ref_6 [14]))))

	.dataa(\noise|out24ref_6 [12]),
	.datab(\noise|out24ref_6 [13]),
	.datac(\noise|out24ref_6 [14]),
	.datad(\noise|out24ref_6 [15]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][3] .lut_mask = 16'h01FE;
defparam \string6|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\string6|Mult0|mult_core|romout[0][7]~8_combout  & ((\string6|Mult0|mult_core|romout[1][3]~combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\string6|Mult0|mult_core|romout[1][3]~combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\string6|Mult0|mult_core|romout[0][7]~8_combout  & ((\string6|Mult0|mult_core|romout[1][3]~combout  & 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\string6|Mult0|mult_core|romout[1][3]~combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\string6|Mult0|mult_core|romout[0][7]~8_combout  & (!\string6|Mult0|mult_core|romout[1][3]~combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\string6|Mult0|mult_core|romout[0][7]~8_combout  & ((!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\string6|Mult0|mult_core|romout[1][3]~combout ))))

	.dataa(\string6|Mult0|mult_core|romout[0][7]~8_combout ),
	.datab(\string6|Mult0|mult_core|romout[1][3]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\string6|Mult0|mult_core|romout[0][8]~7_combout  $ (\string6|Mult0|mult_core|romout[1][6]~4_combout  $ (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\string6|Mult0|mult_core|romout[0][8]~7_combout  & ((\string6|Mult0|mult_core|romout[1][6]~4_combout ) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\string6|Mult0|mult_core|romout[0][8]~7_combout  & (\string6|Mult0|mult_core|romout[1][6]~4_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string6|Mult0|mult_core|romout[0][8]~7_combout ),
	.datab(\string6|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\string6|Mult0|mult_core|romout[0][9]~6_combout  & ((\string6|Mult0|mult_core|romout[1][6]~4_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\string6|Mult0|mult_core|romout[1][6]~4_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\string6|Mult0|mult_core|romout[0][9]~6_combout  & ((\string6|Mult0|mult_core|romout[1][6]~4_combout  & 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\string6|Mult0|mult_core|romout[1][6]~4_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\string6|Mult0|mult_core|romout[0][9]~6_combout  & (!\string6|Mult0|mult_core|romout[1][6]~4_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\string6|Mult0|mult_core|romout[0][9]~6_combout  & ((!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\string6|Mult0|mult_core|romout[1][6]~4_combout ))))

	.dataa(\string6|Mult0|mult_core|romout[0][9]~6_combout ),
	.datab(\string6|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\noise|out24ref_6 [16] $ (VCC))) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\noise|out24ref_6 [16] & VCC))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \noise|out24ref_6 [16]))

	.dataa(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\noise|out24ref_6 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\string6|Mult0|mult_core|romout[2][9]~25_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\string6|Mult0|mult_core|romout[2][9]~25_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\string6|Mult0|mult_core|romout[2][9]~25_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\string6|Mult0|mult_core|romout[2][9]~25_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\string6|Mult0|mult_core|romout[2][9]~25_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][7]~3_combout  = (!\noise|out24ref_6 [12] & ((\noise|out24ref_6 [14]) # ((\noise|out24ref_6 [13]) # (\noise|out24ref_6 [15]))))

	.dataa(\noise|out24ref_6 [12]),
	.datab(\noise|out24ref_6 [14]),
	.datac(\noise|out24ref_6 [13]),
	.datad(\noise|out24ref_6 [15]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'h5554;
defparam \string6|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \string6|Mult0|mult_core|romout[0][10]~5_combout  = (\noise|out24ref_6 [11] & ((\noise|out24ref_6 [9]) # ((\noise|out24ref_6 [8]) # (\noise|out24ref_6 [10]))))

	.dataa(\noise|out24ref_6 [9]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [10]),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hFE00;
defparam \string6|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\string6|Mult0|mult_core|romout[0][10]~5_combout  $ (\string6|Mult0|mult_core|romout[1][6]~4_combout  $ (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # 
// (GND)
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\string6|Mult0|mult_core|romout[0][10]~5_combout  & ((\string6|Mult0|mult_core|romout[1][6]~4_combout ) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\string6|Mult0|mult_core|romout[0][10]~5_combout  & (\string6|Mult0|mult_core|romout[1][6]~4_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string6|Mult0|mult_core|romout[0][10]~5_combout ),
	.datab(\string6|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\string6|Mult0|mult_core|romout[1][7]~3_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\string6|Mult0|mult_core|romout[1][7]~3_combout  & 
// ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\string6|Mult0|mult_core|romout[1][7]~3_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][3] (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][3]~combout  = \noise|out24ref_6 [19] $ (((\noise|out24ref_6 [17]) # ((\noise|out24ref_6 [18]) # (\noise|out24ref_6 [16]))))

	.dataa(\noise|out24ref_6 [17]),
	.datab(\noise|out24ref_6 [19]),
	.datac(\noise|out24ref_6 [18]),
	.datad(\noise|out24ref_6 [16]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][3] .lut_mask = 16'h3336;
defparam \string6|Mult0|mult_core|romout[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][2]~24 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][2]~24_combout  = \noise|out24ref_6 [18] $ (((\noise|out24ref_6 [16]) # (\noise|out24ref_6 [17])))

	.dataa(\noise|out24ref_6 [18]),
	.datab(gnd),
	.datac(\noise|out24ref_6 [16]),
	.datad(\noise|out24ref_6 [17]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][2]~24 .lut_mask = 16'h555A;
defparam \string6|Mult0|mult_core|romout[2][2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\string6|Mult0|mult_core|romout[2][2]~24_combout  $ (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\string6|Mult0|mult_core|romout[2][2]~24_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\string6|Mult0|mult_core|romout[2][2]~24_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\string6|Mult0|mult_core|romout[2][2]~24_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\string6|Mult0|mult_core|romout[2][3]~combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\string6|Mult0|mult_core|romout[2][3]~combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\string6|Mult0|mult_core|romout[2][3]~combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\string6|Mult0|mult_core|romout[2][3]~combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\string6|Mult0|mult_core|romout[2][3]~combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\string6|Mult0|mult_core|romout[2][3]~combout ))))

	.dataa(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][3]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][6]~15 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][6]~15_combout  = (!\noise|out24ref_6 [23] & ((\noise|out24ref_6 [20]) # ((\noise|out24ref_6 [21]) # (\noise|out24ref_6 [22]))))

	.dataa(\noise|out24ref_6 [20]),
	.datab(\noise|out24ref_6 [21]),
	.datac(\noise|out24ref_6 [23]),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][6]~15 .lut_mask = 16'h0F0E;
defparam \string6|Mult0|mult_core|romout[3][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][9]~17 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][9]~17_combout  = (\noise|out24ref_6 [17] & (((\noise|out24ref_6 [18])))) # (!\noise|out24ref_6 [17] & ((\noise|out24ref_6 [18] & ((\noise|out24ref_6 [16]))) # (!\noise|out24ref_6 [18] & (\noise|out24ref_6 [19] & 
// !\noise|out24ref_6 [16]))))

	.dataa(\noise|out24ref_6 [17]),
	.datab(\noise|out24ref_6 [19]),
	.datac(\noise|out24ref_6 [18]),
	.datad(\noise|out24ref_6 [16]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][9]~17 .lut_mask = 16'hF0A4;
defparam \string6|Mult0|mult_core|romout[2][9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][8]~18 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][8]~18_combout  = (\noise|out24ref_6 [17] & (((\noise|out24ref_6 [16])))) # (!\noise|out24ref_6 [17] & (!\noise|out24ref_6 [16] & ((\noise|out24ref_6 [19]) # (\noise|out24ref_6 [18]))))

	.dataa(\noise|out24ref_6 [17]),
	.datab(\noise|out24ref_6 [19]),
	.datac(\noise|out24ref_6 [18]),
	.datad(\noise|out24ref_6 [16]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][8]~18 .lut_mask = 16'hAA54;
defparam \string6|Mult0|mult_core|romout[2][8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][3]~19 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][3]~19_combout  = \noise|out24ref_6 [23] $ (((\noise|out24ref_6 [20]) # ((\noise|out24ref_6 [21]) # (\noise|out24ref_6 [22]))))

	.dataa(\noise|out24ref_6 [20]),
	.datab(\noise|out24ref_6 [21]),
	.datac(\noise|out24ref_6 [23]),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][3]~19 .lut_mask = 16'h0F1E;
defparam \string6|Mult0|mult_core|romout[3][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][7]~20 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][7]~20_combout  = (!\noise|out24ref_6 [16] & ((\noise|out24ref_6 [17]) # ((\noise|out24ref_6 [19]) # (\noise|out24ref_6 [18]))))

	.dataa(\noise|out24ref_6 [17]),
	.datab(\noise|out24ref_6 [19]),
	.datac(\noise|out24ref_6 [18]),
	.datad(\noise|out24ref_6 [16]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][7]~20 .lut_mask = 16'h00FE;
defparam \string6|Mult0|mult_core|romout[2][7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][2]~21 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][2]~21_combout  = \noise|out24ref_6 [22] $ (((\noise|out24ref_6 [20]) # (\noise|out24ref_6 [21])))

	.dataa(\noise|out24ref_6 [20]),
	.datab(gnd),
	.datac(\noise|out24ref_6 [21]),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][2]~21 .lut_mask = 16'h05FA;
defparam \string6|Mult0|mult_core|romout[3][2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][6]~22 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][6]~22_combout  = (\noise|out24ref_6 [18]) # ((\noise|out24ref_6 [16]) # ((\noise|out24ref_6 [19]) # (\noise|out24ref_6 [17])))

	.dataa(\noise|out24ref_6 [18]),
	.datab(\noise|out24ref_6 [16]),
	.datac(\noise|out24ref_6 [19]),
	.datad(\noise|out24ref_6 [17]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][6]~22 .lut_mask = 16'hFFFE;
defparam \string6|Mult0|mult_core|romout[2][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][1]~23 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][1]~23_combout  = \noise|out24ref_6 [20] $ (\noise|out24ref_6 [21])

	.dataa(\noise|out24ref_6 [20]),
	.datab(gnd),
	.datac(\noise|out24ref_6 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][1]~23 .lut_mask = 16'h5A5A;
defparam \string6|Mult0|mult_core|romout[3][1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\noise|out24ref_6 [20] & (\string6|Mult0|mult_core|romout[2][6]~22_combout  $ (VCC))) # (!\noise|out24ref_6 [20] & (\string6|Mult0|mult_core|romout[2][6]~22_combout  & VCC))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\noise|out24ref_6 [20] & \string6|Mult0|mult_core|romout[2][6]~22_combout ))

	.dataa(\noise|out24ref_6 [20]),
	.datab(\string6|Mult0|mult_core|romout[2][6]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = (\string6|Mult0|mult_core|romout[3][1]~23_combout  & ((\string6|Mult0|mult_core|romout[2][6]~22_combout  & (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  & VCC)) # 
// (!\string6|Mult0|mult_core|romout[2][6]~22_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )))) # (!\string6|Mult0|mult_core|romout[3][1]~23_combout  & ((\string6|Mult0|mult_core|romout[2][6]~22_combout  & 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # (!\string6|Mult0|mult_core|romout[2][6]~22_combout  & ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (GND)))))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\string6|Mult0|mult_core|romout[3][1]~23_combout  & (!\string6|Mult0|mult_core|romout[2][6]~22_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # 
// (!\string6|Mult0|mult_core|romout[3][1]~23_combout  & ((!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (!\string6|Mult0|mult_core|romout[2][6]~22_combout ))))

	.dataa(\string6|Mult0|mult_core|romout[3][1]~23_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][6]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = ((\string6|Mult0|mult_core|romout[3][2]~21_combout  $ (\string6|Mult0|mult_core|romout[2][6]~22_combout  $ (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))) # 
// (GND)
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\string6|Mult0|mult_core|romout[3][2]~21_combout  & ((\string6|Mult0|mult_core|romout[2][6]~22_combout ) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))) # 
// (!\string6|Mult0|mult_core|romout[3][2]~21_combout  & (\string6|Mult0|mult_core|romout[2][6]~22_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))

	.dataa(\string6|Mult0|mult_core|romout[3][2]~21_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][6]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\string6|Mult0|mult_core|romout[3][3]~19_combout  & ((\string6|Mult0|mult_core|romout[2][7]~20_combout  & (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  & VCC)) # 
// (!\string6|Mult0|mult_core|romout[2][7]~20_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )))) # (!\string6|Mult0|mult_core|romout[3][3]~19_combout  & ((\string6|Mult0|mult_core|romout[2][7]~20_combout  & 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\string6|Mult0|mult_core|romout[2][7]~20_combout  & ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((\string6|Mult0|mult_core|romout[3][3]~19_combout  & (!\string6|Mult0|mult_core|romout[2][7]~20_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # 
// (!\string6|Mult0|mult_core|romout[3][3]~19_combout  & ((!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\string6|Mult0|mult_core|romout[2][7]~20_combout ))))

	.dataa(\string6|Mult0|mult_core|romout[3][3]~19_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = ((\string6|Mult0|mult_core|romout[3][6]~15_combout  $ (\string6|Mult0|mult_core|romout[2][8]~18_combout  $ (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))) # 
// (GND)
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\string6|Mult0|mult_core|romout[3][6]~15_combout  & ((\string6|Mult0|mult_core|romout[2][8]~18_combout ) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))) # 
// (!\string6|Mult0|mult_core|romout[3][6]~15_combout  & (\string6|Mult0|mult_core|romout[2][8]~18_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))

	.dataa(\string6|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][8]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\string6|Mult0|mult_core|romout[3][6]~15_combout  & ((\string6|Mult0|mult_core|romout[2][9]~17_combout  & (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  & VCC)) 
// # (!\string6|Mult0|mult_core|romout[2][9]~17_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )))) # (!\string6|Mult0|mult_core|romout[3][6]~15_combout  & ((\string6|Mult0|mult_core|romout[2][9]~17_combout  & 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\string6|Mult0|mult_core|romout[2][9]~17_combout  & ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((\string6|Mult0|mult_core|romout[3][6]~15_combout  & (!\string6|Mult0|mult_core|romout[2][9]~17_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # 
// (!\string6|Mult0|mult_core|romout[3][6]~15_combout  & ((!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\string6|Mult0|mult_core|romout[2][9]~17_combout ))))

	.dataa(\string6|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][9]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][10]~0 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][10]~0_combout  = (\noise|out24ref_6 [15] & ((\noise|out24ref_6 [12]) # ((\noise|out24ref_6 [14]) # (\noise|out24ref_6 [13]))))

	.dataa(\noise|out24ref_6 [12]),
	.datab(\noise|out24ref_6 [14]),
	.datac(\noise|out24ref_6 [13]),
	.datad(\noise|out24ref_6 [15]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][10]~0 .lut_mask = 16'hFE00;
defparam \string6|Mult0|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][9]~1_combout  = (\noise|out24ref_6 [14] & ((\noise|out24ref_6 [13]) # ((\noise|out24ref_6 [12])))) # (!\noise|out24ref_6 [14] & (!\noise|out24ref_6 [13] & (\noise|out24ref_6 [15] & !\noise|out24ref_6 [12])))

	.dataa(\noise|out24ref_6 [14]),
	.datab(\noise|out24ref_6 [13]),
	.datac(\noise|out24ref_6 [15]),
	.datad(\noise|out24ref_6 [12]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'hAA98;
defparam \string6|Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \string6|Mult0|mult_core|romout[1][8]~2_combout  = (\noise|out24ref_6 [12] & (((\noise|out24ref_6 [13])))) # (!\noise|out24ref_6 [12] & (!\noise|out24ref_6 [13] & ((\noise|out24ref_6 [14]) # (\noise|out24ref_6 [15]))))

	.dataa(\noise|out24ref_6 [12]),
	.datab(\noise|out24ref_6 [14]),
	.datac(\noise|out24ref_6 [13]),
	.datad(\noise|out24ref_6 [15]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'hA5A4;
defparam \string6|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\string6|Mult0|mult_core|romout[1][8]~2_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\string6|Mult0|mult_core|romout[1][8]~2_combout  
// & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\string6|Mult0|mult_core|romout[1][8]~2_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(\string6|Mult0|mult_core|romout[1][8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\string6|Mult0|mult_core|romout[1][9]~1_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\string6|Mult0|mult_core|romout[1][9]~1_combout  & 
// ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\string6|Mult0|mult_core|romout[1][9]~1_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|romout[1][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = (\string6|Mult0|mult_core|romout[1][10]~0_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (GND))) # 
// (!\string6|Mult0|mult_core|romout[1][10]~0_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  & VCC))
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\string6|Mult0|mult_core|romout[1][10]~0_combout  & !\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|romout[1][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hC30C;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'hF0F0;
defparam \string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ))))

	.dataa(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))

	.dataa(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  & VCC)) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )))) # 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  $ (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][7]~14 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][7]~14_combout  = (\noise|out24ref_6 [20] & (((\noise|out24ref_6 [23])))) # (!\noise|out24ref_6 [20] & (!\noise|out24ref_6 [23] & ((\noise|out24ref_6 [21]) # (\noise|out24ref_6 [22]))))

	.dataa(\noise|out24ref_6 [20]),
	.datab(\noise|out24ref_6 [21]),
	.datac(\noise|out24ref_6 [23]),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][7]~14 .lut_mask = 16'hA5A4;
defparam \string6|Mult0|mult_core|romout[3][7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[2][10]~16 (
// Equation(s):
// \string6|Mult0|mult_core|romout[2][10]~16_combout  = (\noise|out24ref_6 [19] & ((\noise|out24ref_6 [17]) # ((\noise|out24ref_6 [16]) # (\noise|out24ref_6 [18]))))

	.dataa(\noise|out24ref_6 [17]),
	.datab(\noise|out24ref_6 [16]),
	.datac(\noise|out24ref_6 [18]),
	.datad(\noise|out24ref_6 [19]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[2][10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[2][10]~16 .lut_mask = 16'hFE00;
defparam \string6|Mult0|mult_core|romout[2][10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = ((\string6|Mult0|mult_core|romout[3][6]~15_combout  $ (\string6|Mult0|mult_core|romout[2][10]~16_combout  $ (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))) # 
// (GND)
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\string6|Mult0|mult_core|romout[3][6]~15_combout  & ((\string6|Mult0|mult_core|romout[2][10]~16_combout ) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))) # 
// (!\string6|Mult0|mult_core|romout[3][6]~15_combout  & (\string6|Mult0|mult_core|romout[2][10]~16_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))

	.dataa(\string6|Mult0|mult_core|romout[3][6]~15_combout ),
	.datab(\string6|Mult0|mult_core|romout[2][10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = (\string6|Mult0|mult_core|romout[3][7]~14_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 )) # (!\string6|Mult0|mult_core|romout[3][7]~14_combout  & 
// ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (GND)))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  = CARRY((!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (!\string6|Mult0|mult_core|romout[3][7]~14_combout ))

	.dataa(\string6|Mult0|mult_core|romout[3][7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  $ (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  & VCC)) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )))) # 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
fiftyfivenm_lcell_comb \string6|filt0|del~46 (
// Equation(s):
// \string6|filt0|del~46_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][22]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~46_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~46 .lut_mask = 16'hF000;
defparam \string6|filt0|del~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \string6|filt0|del[2][22] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][22] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
fiftyfivenm_lcell_comb \string6|filt0|del~47 (
// Equation(s):
// \string6|filt0|del~47_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][22]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~47_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~47 .lut_mask = 16'hF000;
defparam \string6|filt0|del~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \string6|filt0|del[3][22] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][22] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
fiftyfivenm_lcell_comb \string6|filt0|del~49 (
// Equation(s):
// \string6|filt0|del~49_combout  = (\string6|filt0|del[2][21]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string6|filt0|del[2][21]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~49_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~49 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \string6|filt0|del[3][21] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][21] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
fiftyfivenm_lcell_comb \string6|filt0|del~52 (
// Equation(s):
// \string6|filt0|del~52_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][19]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][19]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~52_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~52 .lut_mask = 16'hF000;
defparam \string6|filt0|del~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \string6|filt0|del[2][19] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][19] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
fiftyfivenm_lcell_comb \string6|filt0|del~53 (
// Equation(s):
// \string6|filt0|del~53_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][19]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][19]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~53_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~53 .lut_mask = 16'hF000;
defparam \string6|filt0|del~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \string6|filt0|del[3][19] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][19] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][8]~13 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][8]~13_combout  = (\noise|out24ref_6 [20] & (\noise|out24ref_6 [21])) # (!\noise|out24ref_6 [20] & ((\noise|out24ref_6 [21] & (\noise|out24ref_6 [23])) # (!\noise|out24ref_6 [21] & (!\noise|out24ref_6 [23] & 
// \noise|out24ref_6 [22]))))

	.dataa(\noise|out24ref_6 [20]),
	.datab(\noise|out24ref_6 [21]),
	.datac(\noise|out24ref_6 [23]),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][8]~13 .lut_mask = 16'hC9C8;
defparam \string6|Mult0|mult_core|romout[3][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  = (\string6|Mult0|mult_core|romout[3][8]~13_combout  & (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  $ (GND))) # 
// (!\string6|Mult0|mult_core|romout[3][8]~13_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  & VCC))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  = CARRY((\string6|Mult0|mult_core|romout[3][8]~13_combout  & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|romout[3][8]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  $ (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y31_N0
fiftyfivenm_mac_mult \string6|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\string6|filt0|regq[23]~70_combout ,\string6|filt0|regq[22]~68_combout ,\string6|filt0|regq[21]~66_combout ,\string6|filt0|regq[20]~64_combout ,\string6|filt0|regq[19]~62_combout ,\string6|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string6|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \string6|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \string6|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \string6|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \string6|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \string6|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y31_N2
fiftyfivenm_mac_out \string6|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string6|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\string6|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\string6|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\string6|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\string6|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\string6|Mult1|auto_generated|mac_mult3~dataout ,\string6|Mult1|auto_generated|mac_mult3~16 ,
\string6|Mult1|auto_generated|mac_mult3~15 ,\string6|Mult1|auto_generated|mac_mult3~14 ,\string6|Mult1|auto_generated|mac_mult3~13 ,\string6|Mult1|auto_generated|mac_mult3~12 ,\string6|Mult1|auto_generated|mac_mult3~11 ,
\string6|Mult1|auto_generated|mac_mult3~10 ,\string6|Mult1|auto_generated|mac_mult3~9 ,\string6|Mult1|auto_generated|mac_mult3~8 ,\string6|Mult1|auto_generated|mac_mult3~7 ,\string6|Mult1|auto_generated|mac_mult3~6 ,\string6|Mult1|auto_generated|mac_mult3~5 ,
\string6|Mult1|auto_generated|mac_mult3~4 ,\string6|Mult1|auto_generated|mac_mult3~3 ,\string6|Mult1|auto_generated|mac_mult3~2 ,\string6|Mult1|auto_generated|mac_mult3~1 ,\string6|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string6|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \string6|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \string6|Mult1|auto_generated|op_2~0_combout  = \string6|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \string6|Mult1|auto_generated|op_2~1  = CARRY(\string6|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|Mult1|auto_generated|op_2~0_combout ),
	.cout(\string6|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \string6|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \string6|Mult1|auto_generated|op_2~2_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\string6|Mult1|auto_generated|op_2~1 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\string6|Mult1|auto_generated|op_2~1 ) # (GND)))
// \string6|Mult1|auto_generated|op_2~3  = CARRY((!\string6|Mult1|auto_generated|op_2~1 ) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_2~1 ),
	.combout(\string6|Mult1|auto_generated|op_2~2_combout ),
	.cout(\string6|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \string6|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \string6|Mult1|auto_generated|op_2~4_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT14  & (\string6|Mult1|auto_generated|op_2~3  $ (GND))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\string6|Mult1|auto_generated|op_2~3  & VCC))
// \string6|Mult1|auto_generated|op_2~5  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT14  & !\string6|Mult1|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_2~3 ),
	.combout(\string6|Mult1|auto_generated|op_2~4_combout ),
	.cout(\string6|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \string6|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \string6|Mult1|auto_generated|op_2~6_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\string6|Mult1|auto_generated|op_2~5 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\string6|Mult1|auto_generated|op_2~5 ) # (GND)))
// \string6|Mult1|auto_generated|op_2~7  = CARRY((!\string6|Mult1|auto_generated|op_2~5 ) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_2~5 ),
	.combout(\string6|Mult1|auto_generated|op_2~6_combout ),
	.cout(\string6|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \string6|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~28_combout  = (\string6|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\string6|Mult1|auto_generated|op_1~27 ))) # (!\string6|Mult1|auto_generated|op_2~4_combout  & (\string6|Mult1|auto_generated|op_1~27  $ (GND)))
// \string6|Mult1|auto_generated|op_1~29  = CARRY((\string6|Mult1|auto_generated|op_2~4_combout ) # (!\string6|Mult1|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~27 ),
	.combout(\string6|Mult1|auto_generated|op_1~28_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \string6|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~30_combout  = (\string6|Mult1|auto_generated|op_2~6_combout  & (\string6|Mult1|auto_generated|op_1~29  & VCC)) # (!\string6|Mult1|auto_generated|op_2~6_combout  & (!\string6|Mult1|auto_generated|op_1~29 ))
// \string6|Mult1|auto_generated|op_1~31  = CARRY((!\string6|Mult1|auto_generated|op_2~6_combout  & !\string6|Mult1|auto_generated|op_1~29 ))

	.dataa(\string6|Mult1|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~29 ),
	.combout(\string6|Mult1|auto_generated|op_1~30_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \string6|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[3][9]~12 (
// Equation(s):
// \string6|Mult0|mult_core|romout[3][9]~12_combout  = (\noise|out24ref_6 [22] & ((\noise|out24ref_6 [20]) # ((\noise|out24ref_6 [21]) # (\noise|out24ref_6 [23]))))

	.dataa(\noise|out24ref_6 [20]),
	.datab(\noise|out24ref_6 [21]),
	.datac(\noise|out24ref_6 [23]),
	.datad(\noise|out24ref_6 [22]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[3][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[3][9]~12 .lut_mask = 16'hFE00;
defparam \string6|Mult0|mult_core|romout[3][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  = (\string6|Mult0|mult_core|romout[3][9]~12_combout  & (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 )) # (!\string6|Mult0|mult_core|romout[3][9]~12_combout  & 
// ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (GND)))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  = CARRY((!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (!\string6|Mult0|mult_core|romout[3][9]~12_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|romout[3][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  & VCC)) # (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )))) # 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # 
// (!\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~30_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout )))

	.dataa(\string6|Mult1|auto_generated|op_1~30_combout ),
	.datab(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'hAACC;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N21
dffeas \string6|d[21] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[21] .is_wysiwyg = "true";
defparam \string6|d[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \string6|Mult1|auto_generated|op_2~8_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT16  & (\string6|Mult1|auto_generated|op_2~7  $ (GND))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\string6|Mult1|auto_generated|op_2~7  & VCC))
// \string6|Mult1|auto_generated|op_2~9  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT16  & !\string6|Mult1|auto_generated|op_2~7 ))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_2~7 ),
	.combout(\string6|Mult1|auto_generated|op_2~8_combout ),
	.cout(\string6|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_2~8 .lut_mask = 16'hC30C;
defparam \string6|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~32_combout  = (\string6|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\string6|Mult1|auto_generated|op_1~31 ))) # (!\string6|Mult1|auto_generated|op_2~8_combout  & (\string6|Mult1|auto_generated|op_1~31  $ (GND)))
// \string6|Mult1|auto_generated|op_1~33  = CARRY((\string6|Mult1|auto_generated|op_2~8_combout ) # (!\string6|Mult1|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~31 ),
	.combout(\string6|Mult1|auto_generated|op_1~32_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \string6|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  = (\noise|out24ref_6 [23] & (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  $ (GND))) # (!\noise|out24ref_6 [23] & 
// (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  & VCC))
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  = CARRY((\noise|out24ref_6 [23] & !\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ))

	.dataa(gnd),
	.datab(\noise|out24ref_6 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.cout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .lut_mask = 16'hC30C;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  $ (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # (!\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.datab(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~32_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_1~32_combout ),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 16'hCCF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \string6|d[22] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[22] .is_wysiwyg = "true";
defparam \string6|d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \string6|Mult1|auto_generated|op_2~10_combout  = \string6|Mult1|auto_generated|op_2~9  $ (\string6|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\string6|Mult1|auto_generated|op_2~9 ),
	.combout(\string6|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \string6|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~34_combout  = \string6|Mult1|auto_generated|op_2~10_combout  $ (!\string6|Mult1|auto_generated|op_1~33 )

	.dataa(\string6|Mult1|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\string6|Mult1|auto_generated|op_1~33 ),
	.combout(\string6|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \string6|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 (
// Equation(s):
// \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  = \noise|out24ref_6 [23] $ (\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 )

	.dataa(gnd),
	.datab(\noise|out24ref_6 [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ),
	.combout(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .lut_mask = 16'h3C3C;
defparam \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = \string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  $ (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  $ 
// (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cin(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'hC33C;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~34_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout )))

	.dataa(\string6|Mult1|auto_generated|op_1~34_combout ),
	.datab(gnd),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'hAAF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N17
dffeas \string6|d[23] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[23] .is_wysiwyg = "true";
defparam \string6|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string6|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string6|d [23],\string6|d [22],\string6|d [21],\string6|d [20],\string6|d [19],\string6|d [18],\string6|d [17],\string6|d [16],\string6|d [15]}),
	.portaaddr({\string6|wr_ptr [9],\string6|wr_ptr [8],\string6|wr_ptr [7],\string6|wr_ptr [6],\string6|wr_ptr [5],\string6|wr_ptr [4],\string6|wr_ptr [3],\string6|wr_ptr [2],\string6|wr_ptr [1],\string6|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string6|wr_ptr [9],\string6|wr_ptr [8],\string6|wr_ptr [7],\string6|wr_ptr [6],\string6|wr_ptr [5],\string6|wr_ptr [4],\string6|wr_ptr [3],\string6|wr_ptr [2],\string6|wr_ptr [1],\string6|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
fiftyfivenm_lcell_comb \string6|filt0|del~16 (
// Equation(s):
// \string6|filt0|del~16_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\string6|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~16 .lut_mask = 16'hF000;
defparam \string6|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \string6|filt0|del[0][15] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][15] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
fiftyfivenm_lcell_comb \string6|filt0|del~17 (
// Equation(s):
// \string6|filt0|del~17_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][15]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~17 .lut_mask = 16'hF000;
defparam \string6|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \string6|filt0|del[1][15] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][15] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
fiftyfivenm_lcell_comb \string6|filt0|del~21 (
// Equation(s):
// \string6|filt0|del~21_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][13]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~21 .lut_mask = 16'hF000;
defparam \string6|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \string6|filt0|del[1][13] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][13] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
fiftyfivenm_lcell_comb \string6|filt0|del~29 (
// Equation(s):
// \string6|filt0|del~29_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][9]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~29_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~29 .lut_mask = 16'hF000;
defparam \string6|filt0|del~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \string6|filt0|del[1][9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][9] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N8
fiftyfivenm_lcell_comb \string6|filt0|Add1~0 (
// Equation(s):
// \string6|filt0|Add1~0_combout  = (\string6|filt0|del[0][2]~q  & (\string6|filt0|del[1][2]~q  $ (VCC))) # (!\string6|filt0|del[0][2]~q  & (\string6|filt0|del[1][2]~q  & VCC))
// \string6|filt0|Add1~1  = CARRY((\string6|filt0|del[0][2]~q  & \string6|filt0|del[1][2]~q ))

	.dataa(\string6|filt0|del[0][2]~q ),
	.datab(\string6|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|filt0|Add1~0_combout ),
	.cout(\string6|filt0|Add1~1 ));
// synopsys translate_off
defparam \string6|filt0|Add1~0 .lut_mask = 16'h6688;
defparam \string6|filt0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N10
fiftyfivenm_lcell_comb \string6|filt0|Add1~2 (
// Equation(s):
// \string6|filt0|Add1~2_combout  = (\string6|filt0|del[0][3]~q  & ((\string6|filt0|del[1][3]~q  & (\string6|filt0|Add1~1  & VCC)) # (!\string6|filt0|del[1][3]~q  & (!\string6|filt0|Add1~1 )))) # (!\string6|filt0|del[0][3]~q  & ((\string6|filt0|del[1][3]~q  
// & (!\string6|filt0|Add1~1 )) # (!\string6|filt0|del[1][3]~q  & ((\string6|filt0|Add1~1 ) # (GND)))))
// \string6|filt0|Add1~3  = CARRY((\string6|filt0|del[0][3]~q  & (!\string6|filt0|del[1][3]~q  & !\string6|filt0|Add1~1 )) # (!\string6|filt0|del[0][3]~q  & ((!\string6|filt0|Add1~1 ) # (!\string6|filt0|del[1][3]~q ))))

	.dataa(\string6|filt0|del[0][3]~q ),
	.datab(\string6|filt0|del[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~1 ),
	.combout(\string6|filt0|Add1~2_combout ),
	.cout(\string6|filt0|Add1~3 ));
// synopsys translate_off
defparam \string6|filt0|Add1~2 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N12
fiftyfivenm_lcell_comb \string6|filt0|Add1~4 (
// Equation(s):
// \string6|filt0|Add1~4_combout  = ((\string6|filt0|del[0][4]~q  $ (\string6|filt0|del[1][4]~q  $ (!\string6|filt0|Add1~3 )))) # (GND)
// \string6|filt0|Add1~5  = CARRY((\string6|filt0|del[0][4]~q  & ((\string6|filt0|del[1][4]~q ) # (!\string6|filt0|Add1~3 ))) # (!\string6|filt0|del[0][4]~q  & (\string6|filt0|del[1][4]~q  & !\string6|filt0|Add1~3 )))

	.dataa(\string6|filt0|del[0][4]~q ),
	.datab(\string6|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~3 ),
	.combout(\string6|filt0|Add1~4_combout ),
	.cout(\string6|filt0|Add1~5 ));
// synopsys translate_off
defparam \string6|filt0|Add1~4 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N14
fiftyfivenm_lcell_comb \string6|filt0|Add1~6 (
// Equation(s):
// \string6|filt0|Add1~6_combout  = (\string6|filt0|del[0][5]~q  & ((\string6|filt0|del[1][5]~q  & (\string6|filt0|Add1~5  & VCC)) # (!\string6|filt0|del[1][5]~q  & (!\string6|filt0|Add1~5 )))) # (!\string6|filt0|del[0][5]~q  & ((\string6|filt0|del[1][5]~q  
// & (!\string6|filt0|Add1~5 )) # (!\string6|filt0|del[1][5]~q  & ((\string6|filt0|Add1~5 ) # (GND)))))
// \string6|filt0|Add1~7  = CARRY((\string6|filt0|del[0][5]~q  & (!\string6|filt0|del[1][5]~q  & !\string6|filt0|Add1~5 )) # (!\string6|filt0|del[0][5]~q  & ((!\string6|filt0|Add1~5 ) # (!\string6|filt0|del[1][5]~q ))))

	.dataa(\string6|filt0|del[0][5]~q ),
	.datab(\string6|filt0|del[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~5 ),
	.combout(\string6|filt0|Add1~6_combout ),
	.cout(\string6|filt0|Add1~7 ));
// synopsys translate_off
defparam \string6|filt0|Add1~6 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N16
fiftyfivenm_lcell_comb \string6|filt0|Add1~8 (
// Equation(s):
// \string6|filt0|Add1~8_combout  = ((\string6|filt0|del[1][6]~q  $ (\string6|filt0|del[0][6]~q  $ (!\string6|filt0|Add1~7 )))) # (GND)
// \string6|filt0|Add1~9  = CARRY((\string6|filt0|del[1][6]~q  & ((\string6|filt0|del[0][6]~q ) # (!\string6|filt0|Add1~7 ))) # (!\string6|filt0|del[1][6]~q  & (\string6|filt0|del[0][6]~q  & !\string6|filt0|Add1~7 )))

	.dataa(\string6|filt0|del[1][6]~q ),
	.datab(\string6|filt0|del[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~7 ),
	.combout(\string6|filt0|Add1~8_combout ),
	.cout(\string6|filt0|Add1~9 ));
// synopsys translate_off
defparam \string6|filt0|Add1~8 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N18
fiftyfivenm_lcell_comb \string6|filt0|Add1~10 (
// Equation(s):
// \string6|filt0|Add1~10_combout  = (\string6|filt0|del[1][7]~q  & ((\string6|filt0|del[0][7]~q  & (\string6|filt0|Add1~9  & VCC)) # (!\string6|filt0|del[0][7]~q  & (!\string6|filt0|Add1~9 )))) # (!\string6|filt0|del[1][7]~q  & ((\string6|filt0|del[0][7]~q  
// & (!\string6|filt0|Add1~9 )) # (!\string6|filt0|del[0][7]~q  & ((\string6|filt0|Add1~9 ) # (GND)))))
// \string6|filt0|Add1~11  = CARRY((\string6|filt0|del[1][7]~q  & (!\string6|filt0|del[0][7]~q  & !\string6|filt0|Add1~9 )) # (!\string6|filt0|del[1][7]~q  & ((!\string6|filt0|Add1~9 ) # (!\string6|filt0|del[0][7]~q ))))

	.dataa(\string6|filt0|del[1][7]~q ),
	.datab(\string6|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~9 ),
	.combout(\string6|filt0|Add1~10_combout ),
	.cout(\string6|filt0|Add1~11 ));
// synopsys translate_off
defparam \string6|filt0|Add1~10 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N20
fiftyfivenm_lcell_comb \string6|filt0|Add1~12 (
// Equation(s):
// \string6|filt0|Add1~12_combout  = ((\string6|filt0|del[1][8]~q  $ (\string6|filt0|del[0][8]~q  $ (!\string6|filt0|Add1~11 )))) # (GND)
// \string6|filt0|Add1~13  = CARRY((\string6|filt0|del[1][8]~q  & ((\string6|filt0|del[0][8]~q ) # (!\string6|filt0|Add1~11 ))) # (!\string6|filt0|del[1][8]~q  & (\string6|filt0|del[0][8]~q  & !\string6|filt0|Add1~11 )))

	.dataa(\string6|filt0|del[1][8]~q ),
	.datab(\string6|filt0|del[0][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~11 ),
	.combout(\string6|filt0|Add1~12_combout ),
	.cout(\string6|filt0|Add1~13 ));
// synopsys translate_off
defparam \string6|filt0|Add1~12 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N22
fiftyfivenm_lcell_comb \string6|filt0|Add1~14 (
// Equation(s):
// \string6|filt0|Add1~14_combout  = (\string6|filt0|del[0][9]~q  & ((\string6|filt0|del[1][9]~q  & (\string6|filt0|Add1~13  & VCC)) # (!\string6|filt0|del[1][9]~q  & (!\string6|filt0|Add1~13 )))) # (!\string6|filt0|del[0][9]~q  & 
// ((\string6|filt0|del[1][9]~q  & (!\string6|filt0|Add1~13 )) # (!\string6|filt0|del[1][9]~q  & ((\string6|filt0|Add1~13 ) # (GND)))))
// \string6|filt0|Add1~15  = CARRY((\string6|filt0|del[0][9]~q  & (!\string6|filt0|del[1][9]~q  & !\string6|filt0|Add1~13 )) # (!\string6|filt0|del[0][9]~q  & ((!\string6|filt0|Add1~13 ) # (!\string6|filt0|del[1][9]~q ))))

	.dataa(\string6|filt0|del[0][9]~q ),
	.datab(\string6|filt0|del[1][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~13 ),
	.combout(\string6|filt0|Add1~14_combout ),
	.cout(\string6|filt0|Add1~15 ));
// synopsys translate_off
defparam \string6|filt0|Add1~14 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N24
fiftyfivenm_lcell_comb \string6|filt0|Add1~16 (
// Equation(s):
// \string6|filt0|Add1~16_combout  = ((\string6|filt0|del[1][10]~q  $ (\string6|filt0|del[0][10]~q  $ (!\string6|filt0|Add1~15 )))) # (GND)
// \string6|filt0|Add1~17  = CARRY((\string6|filt0|del[1][10]~q  & ((\string6|filt0|del[0][10]~q ) # (!\string6|filt0|Add1~15 ))) # (!\string6|filt0|del[1][10]~q  & (\string6|filt0|del[0][10]~q  & !\string6|filt0|Add1~15 )))

	.dataa(\string6|filt0|del[1][10]~q ),
	.datab(\string6|filt0|del[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~15 ),
	.combout(\string6|filt0|Add1~16_combout ),
	.cout(\string6|filt0|Add1~17 ));
// synopsys translate_off
defparam \string6|filt0|Add1~16 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N26
fiftyfivenm_lcell_comb \string6|filt0|Add1~18 (
// Equation(s):
// \string6|filt0|Add1~18_combout  = (\string6|filt0|del[1][11]~q  & ((\string6|filt0|del[0][11]~q  & (\string6|filt0|Add1~17  & VCC)) # (!\string6|filt0|del[0][11]~q  & (!\string6|filt0|Add1~17 )))) # (!\string6|filt0|del[1][11]~q  & 
// ((\string6|filt0|del[0][11]~q  & (!\string6|filt0|Add1~17 )) # (!\string6|filt0|del[0][11]~q  & ((\string6|filt0|Add1~17 ) # (GND)))))
// \string6|filt0|Add1~19  = CARRY((\string6|filt0|del[1][11]~q  & (!\string6|filt0|del[0][11]~q  & !\string6|filt0|Add1~17 )) # (!\string6|filt0|del[1][11]~q  & ((!\string6|filt0|Add1~17 ) # (!\string6|filt0|del[0][11]~q ))))

	.dataa(\string6|filt0|del[1][11]~q ),
	.datab(\string6|filt0|del[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~17 ),
	.combout(\string6|filt0|Add1~18_combout ),
	.cout(\string6|filt0|Add1~19 ));
// synopsys translate_off
defparam \string6|filt0|Add1~18 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N28
fiftyfivenm_lcell_comb \string6|filt0|Add1~20 (
// Equation(s):
// \string6|filt0|Add1~20_combout  = ((\string6|filt0|del[1][12]~q  $ (\string6|filt0|del[0][12]~q  $ (!\string6|filt0|Add1~19 )))) # (GND)
// \string6|filt0|Add1~21  = CARRY((\string6|filt0|del[1][12]~q  & ((\string6|filt0|del[0][12]~q ) # (!\string6|filt0|Add1~19 ))) # (!\string6|filt0|del[1][12]~q  & (\string6|filt0|del[0][12]~q  & !\string6|filt0|Add1~19 )))

	.dataa(\string6|filt0|del[1][12]~q ),
	.datab(\string6|filt0|del[0][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~19 ),
	.combout(\string6|filt0|Add1~20_combout ),
	.cout(\string6|filt0|Add1~21 ));
// synopsys translate_off
defparam \string6|filt0|Add1~20 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N30
fiftyfivenm_lcell_comb \string6|filt0|Add1~22 (
// Equation(s):
// \string6|filt0|Add1~22_combout  = (\string6|filt0|del[0][13]~q  & ((\string6|filt0|del[1][13]~q  & (\string6|filt0|Add1~21  & VCC)) # (!\string6|filt0|del[1][13]~q  & (!\string6|filt0|Add1~21 )))) # (!\string6|filt0|del[0][13]~q  & 
// ((\string6|filt0|del[1][13]~q  & (!\string6|filt0|Add1~21 )) # (!\string6|filt0|del[1][13]~q  & ((\string6|filt0|Add1~21 ) # (GND)))))
// \string6|filt0|Add1~23  = CARRY((\string6|filt0|del[0][13]~q  & (!\string6|filt0|del[1][13]~q  & !\string6|filt0|Add1~21 )) # (!\string6|filt0|del[0][13]~q  & ((!\string6|filt0|Add1~21 ) # (!\string6|filt0|del[1][13]~q ))))

	.dataa(\string6|filt0|del[0][13]~q ),
	.datab(\string6|filt0|del[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~21 ),
	.combout(\string6|filt0|Add1~22_combout ),
	.cout(\string6|filt0|Add1~23 ));
// synopsys translate_off
defparam \string6|filt0|Add1~22 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N0
fiftyfivenm_lcell_comb \string6|filt0|Add1~24 (
// Equation(s):
// \string6|filt0|Add1~24_combout  = ((\string6|filt0|del[1][14]~q  $ (\string6|filt0|del[0][14]~q  $ (!\string6|filt0|Add1~23 )))) # (GND)
// \string6|filt0|Add1~25  = CARRY((\string6|filt0|del[1][14]~q  & ((\string6|filt0|del[0][14]~q ) # (!\string6|filt0|Add1~23 ))) # (!\string6|filt0|del[1][14]~q  & (\string6|filt0|del[0][14]~q  & !\string6|filt0|Add1~23 )))

	.dataa(\string6|filt0|del[1][14]~q ),
	.datab(\string6|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~23 ),
	.combout(\string6|filt0|Add1~24_combout ),
	.cout(\string6|filt0|Add1~25 ));
// synopsys translate_off
defparam \string6|filt0|Add1~24 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N2
fiftyfivenm_lcell_comb \string6|filt0|Add1~26 (
// Equation(s):
// \string6|filt0|Add1~26_combout  = (\string6|filt0|del[0][15]~q  & ((\string6|filt0|del[1][15]~q  & (\string6|filt0|Add1~25  & VCC)) # (!\string6|filt0|del[1][15]~q  & (!\string6|filt0|Add1~25 )))) # (!\string6|filt0|del[0][15]~q  & 
// ((\string6|filt0|del[1][15]~q  & (!\string6|filt0|Add1~25 )) # (!\string6|filt0|del[1][15]~q  & ((\string6|filt0|Add1~25 ) # (GND)))))
// \string6|filt0|Add1~27  = CARRY((\string6|filt0|del[0][15]~q  & (!\string6|filt0|del[1][15]~q  & !\string6|filt0|Add1~25 )) # (!\string6|filt0|del[0][15]~q  & ((!\string6|filt0|Add1~25 ) # (!\string6|filt0|del[1][15]~q ))))

	.dataa(\string6|filt0|del[0][15]~q ),
	.datab(\string6|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~25 ),
	.combout(\string6|filt0|Add1~26_combout ),
	.cout(\string6|filt0|Add1~27 ));
// synopsys translate_off
defparam \string6|filt0|Add1~26 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
fiftyfivenm_lcell_comb \string6|filt0|del~60 (
// Equation(s):
// \string6|filt0|del~60_combout  = (\string6|filt0|del[1][15]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string6|filt0|del[1][15]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~60_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~60 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \string6|filt0|del[2][15] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][15] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
fiftyfivenm_lcell_comb \string6|filt0|del~61 (
// Equation(s):
// \string6|filt0|del~61_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][15]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~61_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~61 .lut_mask = 16'hF000;
defparam \string6|filt0|del~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \string6|filt0|del[3][15] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][15] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
fiftyfivenm_lcell_comb \string6|filt0|del~64 (
// Equation(s):
// \string6|filt0|del~64_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][13]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~64_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~64 .lut_mask = 16'hF000;
defparam \string6|filt0|del~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \string6|filt0|del[2][13] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][13] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
fiftyfivenm_lcell_comb \string6|filt0|del~65 (
// Equation(s):
// \string6|filt0|del~65_combout  = (\string6|filt0|del[2][13]~q  & \RESET_DELAY_n~q )

	.dataa(\string6|filt0|del[2][13]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~65_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~65 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \string6|filt0|del[3][13] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][13] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
fiftyfivenm_lcell_comb \string6|filt0|del~67 (
// Equation(s):
// \string6|filt0|del~67_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][12]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~67_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~67 .lut_mask = 16'hF000;
defparam \string6|filt0|del~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \string6|filt0|del[3][12] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][12] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
fiftyfivenm_lcell_comb \string6|filt0|del~68 (
// Equation(s):
// \string6|filt0|del~68_combout  = (\string6|filt0|del[1][11]~q  & \RESET_DELAY_n~q )

	.dataa(\string6|filt0|del[1][11]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~68_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~68 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \string6|filt0|del[2][11] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][11] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
fiftyfivenm_lcell_comb \string6|filt0|del~69 (
// Equation(s):
// \string6|filt0|del~69_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][11]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~69_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~69 .lut_mask = 16'hF000;
defparam \string6|filt0|del~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \string6|filt0|del[3][11] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][11] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
fiftyfivenm_lcell_comb \string6|filt0|del~72 (
// Equation(s):
// \string6|filt0|del~72_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][9]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~72_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~72 .lut_mask = 16'hF000;
defparam \string6|filt0|del~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \string6|filt0|del[2][9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][9] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
fiftyfivenm_lcell_comb \string6|filt0|del~73 (
// Equation(s):
// \string6|filt0|del~73_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][9]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~73_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~73 .lut_mask = 16'hF000;
defparam \string6|filt0|del~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \string6|filt0|del[3][9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][9] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N0
fiftyfivenm_lcell_comb \string6|filt0|del~74 (
// Equation(s):
// \string6|filt0|del~74_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][8]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|filt0|del[1][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~74_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~74 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N1
dffeas \string6|filt0|del[2][8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][8] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
fiftyfivenm_lcell_comb \string6|filt0|del~75 (
// Equation(s):
// \string6|filt0|del~75_combout  = (\string6|filt0|del[2][8]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|filt0|del[2][8]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~75_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~75 .lut_mask = 16'hF000;
defparam \string6|filt0|del~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \string6|filt0|del[3][8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][8] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
fiftyfivenm_lcell_comb \string6|filt0|del~79 (
// Equation(s):
// \string6|filt0|del~79_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][6]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string6|filt0|del[2][6]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~79_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~79 .lut_mask = 16'hCC00;
defparam \string6|filt0|del~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \string6|filt0|del[3][6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][6] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
fiftyfivenm_lcell_comb \string6|filt0|del~81 (
// Equation(s):
// \string6|filt0|del~81_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][5]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string6|filt0|del[2][5]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~81_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~81 .lut_mask = 16'hCC00;
defparam \string6|filt0|del~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \string6|filt0|del[3][5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][5] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
fiftyfivenm_lcell_comb \string6|filt0|del~83 (
// Equation(s):
// \string6|filt0|del~83_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][4]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|filt0|del[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~83_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~83 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \string6|filt0|del[3][4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][4] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
fiftyfivenm_lcell_comb \string6|filt0|del~85 (
// Equation(s):
// \string6|filt0|del~85_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][3]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~85_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~85 .lut_mask = 16'hF000;
defparam \string6|filt0|del~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \string6|filt0|del[3][3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][3] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
fiftyfivenm_lcell_comb \string6|filt0|del~87 (
// Equation(s):
// \string6|filt0|del~87_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][2]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|filt0|del[2][2]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~87_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~87 .lut_mask = 16'hAA00;
defparam \string6|filt0|del~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \string6|filt0|del[3][2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][2] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
fiftyfivenm_lcell_comb \string6|filt0|Add2~0 (
// Equation(s):
// \string6|filt0|Add2~0_combout  = (\string6|filt0|del[2][2]~q  & (\string6|filt0|del[3][2]~q  $ (VCC))) # (!\string6|filt0|del[2][2]~q  & (\string6|filt0|del[3][2]~q  & VCC))
// \string6|filt0|Add2~1  = CARRY((\string6|filt0|del[2][2]~q  & \string6|filt0|del[3][2]~q ))

	.dataa(\string6|filt0|del[2][2]~q ),
	.datab(\string6|filt0|del[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|filt0|Add2~0_combout ),
	.cout(\string6|filt0|Add2~1 ));
// synopsys translate_off
defparam \string6|filt0|Add2~0 .lut_mask = 16'h6688;
defparam \string6|filt0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
fiftyfivenm_lcell_comb \string6|filt0|Add2~2 (
// Equation(s):
// \string6|filt0|Add2~2_combout  = (\string6|filt0|del[2][3]~q  & ((\string6|filt0|del[3][3]~q  & (\string6|filt0|Add2~1  & VCC)) # (!\string6|filt0|del[3][3]~q  & (!\string6|filt0|Add2~1 )))) # (!\string6|filt0|del[2][3]~q  & ((\string6|filt0|del[3][3]~q  
// & (!\string6|filt0|Add2~1 )) # (!\string6|filt0|del[3][3]~q  & ((\string6|filt0|Add2~1 ) # (GND)))))
// \string6|filt0|Add2~3  = CARRY((\string6|filt0|del[2][3]~q  & (!\string6|filt0|del[3][3]~q  & !\string6|filt0|Add2~1 )) # (!\string6|filt0|del[2][3]~q  & ((!\string6|filt0|Add2~1 ) # (!\string6|filt0|del[3][3]~q ))))

	.dataa(\string6|filt0|del[2][3]~q ),
	.datab(\string6|filt0|del[3][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~1 ),
	.combout(\string6|filt0|Add2~2_combout ),
	.cout(\string6|filt0|Add2~3 ));
// synopsys translate_off
defparam \string6|filt0|Add2~2 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
fiftyfivenm_lcell_comb \string6|filt0|Add2~4 (
// Equation(s):
// \string6|filt0|Add2~4_combout  = ((\string6|filt0|del[2][4]~q  $ (\string6|filt0|del[3][4]~q  $ (!\string6|filt0|Add2~3 )))) # (GND)
// \string6|filt0|Add2~5  = CARRY((\string6|filt0|del[2][4]~q  & ((\string6|filt0|del[3][4]~q ) # (!\string6|filt0|Add2~3 ))) # (!\string6|filt0|del[2][4]~q  & (\string6|filt0|del[3][4]~q  & !\string6|filt0|Add2~3 )))

	.dataa(\string6|filt0|del[2][4]~q ),
	.datab(\string6|filt0|del[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~3 ),
	.combout(\string6|filt0|Add2~4_combout ),
	.cout(\string6|filt0|Add2~5 ));
// synopsys translate_off
defparam \string6|filt0|Add2~4 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
fiftyfivenm_lcell_comb \string6|filt0|Add2~6 (
// Equation(s):
// \string6|filt0|Add2~6_combout  = (\string6|filt0|del[2][5]~q  & ((\string6|filt0|del[3][5]~q  & (\string6|filt0|Add2~5  & VCC)) # (!\string6|filt0|del[3][5]~q  & (!\string6|filt0|Add2~5 )))) # (!\string6|filt0|del[2][5]~q  & ((\string6|filt0|del[3][5]~q  
// & (!\string6|filt0|Add2~5 )) # (!\string6|filt0|del[3][5]~q  & ((\string6|filt0|Add2~5 ) # (GND)))))
// \string6|filt0|Add2~7  = CARRY((\string6|filt0|del[2][5]~q  & (!\string6|filt0|del[3][5]~q  & !\string6|filt0|Add2~5 )) # (!\string6|filt0|del[2][5]~q  & ((!\string6|filt0|Add2~5 ) # (!\string6|filt0|del[3][5]~q ))))

	.dataa(\string6|filt0|del[2][5]~q ),
	.datab(\string6|filt0|del[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~5 ),
	.combout(\string6|filt0|Add2~6_combout ),
	.cout(\string6|filt0|Add2~7 ));
// synopsys translate_off
defparam \string6|filt0|Add2~6 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
fiftyfivenm_lcell_comb \string6|filt0|Add2~8 (
// Equation(s):
// \string6|filt0|Add2~8_combout  = ((\string6|filt0|del[2][6]~q  $ (\string6|filt0|del[3][6]~q  $ (!\string6|filt0|Add2~7 )))) # (GND)
// \string6|filt0|Add2~9  = CARRY((\string6|filt0|del[2][6]~q  & ((\string6|filt0|del[3][6]~q ) # (!\string6|filt0|Add2~7 ))) # (!\string6|filt0|del[2][6]~q  & (\string6|filt0|del[3][6]~q  & !\string6|filt0|Add2~7 )))

	.dataa(\string6|filt0|del[2][6]~q ),
	.datab(\string6|filt0|del[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~7 ),
	.combout(\string6|filt0|Add2~8_combout ),
	.cout(\string6|filt0|Add2~9 ));
// synopsys translate_off
defparam \string6|filt0|Add2~8 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
fiftyfivenm_lcell_comb \string6|filt0|Add2~10 (
// Equation(s):
// \string6|filt0|Add2~10_combout  = (\string6|filt0|del[3][7]~q  & ((\string6|filt0|del[2][7]~q  & (\string6|filt0|Add2~9  & VCC)) # (!\string6|filt0|del[2][7]~q  & (!\string6|filt0|Add2~9 )))) # (!\string6|filt0|del[3][7]~q  & ((\string6|filt0|del[2][7]~q  
// & (!\string6|filt0|Add2~9 )) # (!\string6|filt0|del[2][7]~q  & ((\string6|filt0|Add2~9 ) # (GND)))))
// \string6|filt0|Add2~11  = CARRY((\string6|filt0|del[3][7]~q  & (!\string6|filt0|del[2][7]~q  & !\string6|filt0|Add2~9 )) # (!\string6|filt0|del[3][7]~q  & ((!\string6|filt0|Add2~9 ) # (!\string6|filt0|del[2][7]~q ))))

	.dataa(\string6|filt0|del[3][7]~q ),
	.datab(\string6|filt0|del[2][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~9 ),
	.combout(\string6|filt0|Add2~10_combout ),
	.cout(\string6|filt0|Add2~11 ));
// synopsys translate_off
defparam \string6|filt0|Add2~10 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
fiftyfivenm_lcell_comb \string6|filt0|Add2~12 (
// Equation(s):
// \string6|filt0|Add2~12_combout  = ((\string6|filt0|del[3][8]~q  $ (\string6|filt0|del[2][8]~q  $ (!\string6|filt0|Add2~11 )))) # (GND)
// \string6|filt0|Add2~13  = CARRY((\string6|filt0|del[3][8]~q  & ((\string6|filt0|del[2][8]~q ) # (!\string6|filt0|Add2~11 ))) # (!\string6|filt0|del[3][8]~q  & (\string6|filt0|del[2][8]~q  & !\string6|filt0|Add2~11 )))

	.dataa(\string6|filt0|del[3][8]~q ),
	.datab(\string6|filt0|del[2][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~11 ),
	.combout(\string6|filt0|Add2~12_combout ),
	.cout(\string6|filt0|Add2~13 ));
// synopsys translate_off
defparam \string6|filt0|Add2~12 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
fiftyfivenm_lcell_comb \string6|filt0|Add2~14 (
// Equation(s):
// \string6|filt0|Add2~14_combout  = (\string6|filt0|del[3][9]~q  & ((\string6|filt0|del[2][9]~q  & (\string6|filt0|Add2~13  & VCC)) # (!\string6|filt0|del[2][9]~q  & (!\string6|filt0|Add2~13 )))) # (!\string6|filt0|del[3][9]~q  & 
// ((\string6|filt0|del[2][9]~q  & (!\string6|filt0|Add2~13 )) # (!\string6|filt0|del[2][9]~q  & ((\string6|filt0|Add2~13 ) # (GND)))))
// \string6|filt0|Add2~15  = CARRY((\string6|filt0|del[3][9]~q  & (!\string6|filt0|del[2][9]~q  & !\string6|filt0|Add2~13 )) # (!\string6|filt0|del[3][9]~q  & ((!\string6|filt0|Add2~13 ) # (!\string6|filt0|del[2][9]~q ))))

	.dataa(\string6|filt0|del[3][9]~q ),
	.datab(\string6|filt0|del[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~13 ),
	.combout(\string6|filt0|Add2~14_combout ),
	.cout(\string6|filt0|Add2~15 ));
// synopsys translate_off
defparam \string6|filt0|Add2~14 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
fiftyfivenm_lcell_comb \string6|filt0|Add2~16 (
// Equation(s):
// \string6|filt0|Add2~16_combout  = ((\string6|filt0|del[3][10]~q  $ (\string6|filt0|del[2][10]~q  $ (!\string6|filt0|Add2~15 )))) # (GND)
// \string6|filt0|Add2~17  = CARRY((\string6|filt0|del[3][10]~q  & ((\string6|filt0|del[2][10]~q ) # (!\string6|filt0|Add2~15 ))) # (!\string6|filt0|del[3][10]~q  & (\string6|filt0|del[2][10]~q  & !\string6|filt0|Add2~15 )))

	.dataa(\string6|filt0|del[3][10]~q ),
	.datab(\string6|filt0|del[2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~15 ),
	.combout(\string6|filt0|Add2~16_combout ),
	.cout(\string6|filt0|Add2~17 ));
// synopsys translate_off
defparam \string6|filt0|Add2~16 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
fiftyfivenm_lcell_comb \string6|filt0|Add2~18 (
// Equation(s):
// \string6|filt0|Add2~18_combout  = (\string6|filt0|del[2][11]~q  & ((\string6|filt0|del[3][11]~q  & (\string6|filt0|Add2~17  & VCC)) # (!\string6|filt0|del[3][11]~q  & (!\string6|filt0|Add2~17 )))) # (!\string6|filt0|del[2][11]~q  & 
// ((\string6|filt0|del[3][11]~q  & (!\string6|filt0|Add2~17 )) # (!\string6|filt0|del[3][11]~q  & ((\string6|filt0|Add2~17 ) # (GND)))))
// \string6|filt0|Add2~19  = CARRY((\string6|filt0|del[2][11]~q  & (!\string6|filt0|del[3][11]~q  & !\string6|filt0|Add2~17 )) # (!\string6|filt0|del[2][11]~q  & ((!\string6|filt0|Add2~17 ) # (!\string6|filt0|del[3][11]~q ))))

	.dataa(\string6|filt0|del[2][11]~q ),
	.datab(\string6|filt0|del[3][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~17 ),
	.combout(\string6|filt0|Add2~18_combout ),
	.cout(\string6|filt0|Add2~19 ));
// synopsys translate_off
defparam \string6|filt0|Add2~18 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
fiftyfivenm_lcell_comb \string6|filt0|Add2~20 (
// Equation(s):
// \string6|filt0|Add2~20_combout  = ((\string6|filt0|del[2][12]~q  $ (\string6|filt0|del[3][12]~q  $ (!\string6|filt0|Add2~19 )))) # (GND)
// \string6|filt0|Add2~21  = CARRY((\string6|filt0|del[2][12]~q  & ((\string6|filt0|del[3][12]~q ) # (!\string6|filt0|Add2~19 ))) # (!\string6|filt0|del[2][12]~q  & (\string6|filt0|del[3][12]~q  & !\string6|filt0|Add2~19 )))

	.dataa(\string6|filt0|del[2][12]~q ),
	.datab(\string6|filt0|del[3][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~19 ),
	.combout(\string6|filt0|Add2~20_combout ),
	.cout(\string6|filt0|Add2~21 ));
// synopsys translate_off
defparam \string6|filt0|Add2~20 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
fiftyfivenm_lcell_comb \string6|filt0|Add2~22 (
// Equation(s):
// \string6|filt0|Add2~22_combout  = (\string6|filt0|del[3][13]~q  & ((\string6|filt0|del[2][13]~q  & (\string6|filt0|Add2~21  & VCC)) # (!\string6|filt0|del[2][13]~q  & (!\string6|filt0|Add2~21 )))) # (!\string6|filt0|del[3][13]~q  & 
// ((\string6|filt0|del[2][13]~q  & (!\string6|filt0|Add2~21 )) # (!\string6|filt0|del[2][13]~q  & ((\string6|filt0|Add2~21 ) # (GND)))))
// \string6|filt0|Add2~23  = CARRY((\string6|filt0|del[3][13]~q  & (!\string6|filt0|del[2][13]~q  & !\string6|filt0|Add2~21 )) # (!\string6|filt0|del[3][13]~q  & ((!\string6|filt0|Add2~21 ) # (!\string6|filt0|del[2][13]~q ))))

	.dataa(\string6|filt0|del[3][13]~q ),
	.datab(\string6|filt0|del[2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~21 ),
	.combout(\string6|filt0|Add2~22_combout ),
	.cout(\string6|filt0|Add2~23 ));
// synopsys translate_off
defparam \string6|filt0|Add2~22 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
fiftyfivenm_lcell_comb \string6|filt0|Add2~24 (
// Equation(s):
// \string6|filt0|Add2~24_combout  = ((\string6|filt0|del[3][14]~q  $ (\string6|filt0|del[2][14]~q  $ (!\string6|filt0|Add2~23 )))) # (GND)
// \string6|filt0|Add2~25  = CARRY((\string6|filt0|del[3][14]~q  & ((\string6|filt0|del[2][14]~q ) # (!\string6|filt0|Add2~23 ))) # (!\string6|filt0|del[3][14]~q  & (\string6|filt0|del[2][14]~q  & !\string6|filt0|Add2~23 )))

	.dataa(\string6|filt0|del[3][14]~q ),
	.datab(\string6|filt0|del[2][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~23 ),
	.combout(\string6|filt0|Add2~24_combout ),
	.cout(\string6|filt0|Add2~25 ));
// synopsys translate_off
defparam \string6|filt0|Add2~24 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
fiftyfivenm_lcell_comb \string6|filt0|Add2~26 (
// Equation(s):
// \string6|filt0|Add2~26_combout  = (\string6|filt0|del[3][15]~q  & ((\string6|filt0|del[2][15]~q  & (\string6|filt0|Add2~25  & VCC)) # (!\string6|filt0|del[2][15]~q  & (!\string6|filt0|Add2~25 )))) # (!\string6|filt0|del[3][15]~q  & 
// ((\string6|filt0|del[2][15]~q  & (!\string6|filt0|Add2~25 )) # (!\string6|filt0|del[2][15]~q  & ((\string6|filt0|Add2~25 ) # (GND)))))
// \string6|filt0|Add2~27  = CARRY((\string6|filt0|del[3][15]~q  & (!\string6|filt0|del[2][15]~q  & !\string6|filt0|Add2~25 )) # (!\string6|filt0|del[3][15]~q  & ((!\string6|filt0|Add2~25 ) # (!\string6|filt0|del[2][15]~q ))))

	.dataa(\string6|filt0|del[3][15]~q ),
	.datab(\string6|filt0|del[2][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~25 ),
	.combout(\string6|filt0|Add2~26_combout ),
	.cout(\string6|filt0|Add2~27 ));
// synopsys translate_off
defparam \string6|filt0|Add2~26 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
fiftyfivenm_lcell_comb \string6|filt0|regq[0]~24 (
// Equation(s):
// \string6|filt0|regq[0]~24_combout  = (\string6|filt0|Add2~0_combout  & (\string6|filt0|Add1~0_combout  $ (VCC))) # (!\string6|filt0|Add2~0_combout  & (\string6|filt0|Add1~0_combout  & VCC))
// \string6|filt0|regq[0]~25  = CARRY((\string6|filt0|Add2~0_combout  & \string6|filt0|Add1~0_combout ))

	.dataa(\string6|filt0|Add2~0_combout ),
	.datab(\string6|filt0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|filt0|regq[0]~24_combout ),
	.cout(\string6|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \string6|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \string6|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
fiftyfivenm_lcell_comb \string6|filt0|regq[1]~26 (
// Equation(s):
// \string6|filt0|regq[1]~26_combout  = (\string6|filt0|Add2~2_combout  & ((\string6|filt0|Add1~2_combout  & (\string6|filt0|regq[0]~25  & VCC)) # (!\string6|filt0|Add1~2_combout  & (!\string6|filt0|regq[0]~25 )))) # (!\string6|filt0|Add2~2_combout  & 
// ((\string6|filt0|Add1~2_combout  & (!\string6|filt0|regq[0]~25 )) # (!\string6|filt0|Add1~2_combout  & ((\string6|filt0|regq[0]~25 ) # (GND)))))
// \string6|filt0|regq[1]~27  = CARRY((\string6|filt0|Add2~2_combout  & (!\string6|filt0|Add1~2_combout  & !\string6|filt0|regq[0]~25 )) # (!\string6|filt0|Add2~2_combout  & ((!\string6|filt0|regq[0]~25 ) # (!\string6|filt0|Add1~2_combout ))))

	.dataa(\string6|filt0|Add2~2_combout ),
	.datab(\string6|filt0|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[0]~25 ),
	.combout(\string6|filt0|regq[1]~26_combout ),
	.cout(\string6|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \string6|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
fiftyfivenm_lcell_comb \string6|filt0|regq[2]~28 (
// Equation(s):
// \string6|filt0|regq[2]~28_combout  = ((\string6|filt0|Add2~4_combout  $ (\string6|filt0|Add1~4_combout  $ (!\string6|filt0|regq[1]~27 )))) # (GND)
// \string6|filt0|regq[2]~29  = CARRY((\string6|filt0|Add2~4_combout  & ((\string6|filt0|Add1~4_combout ) # (!\string6|filt0|regq[1]~27 ))) # (!\string6|filt0|Add2~4_combout  & (\string6|filt0|Add1~4_combout  & !\string6|filt0|regq[1]~27 )))

	.dataa(\string6|filt0|Add2~4_combout ),
	.datab(\string6|filt0|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[1]~27 ),
	.combout(\string6|filt0|regq[2]~28_combout ),
	.cout(\string6|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \string6|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
fiftyfivenm_lcell_comb \string6|filt0|regq[3]~30 (
// Equation(s):
// \string6|filt0|regq[3]~30_combout  = (\string6|filt0|Add2~6_combout  & ((\string6|filt0|Add1~6_combout  & (\string6|filt0|regq[2]~29  & VCC)) # (!\string6|filt0|Add1~6_combout  & (!\string6|filt0|regq[2]~29 )))) # (!\string6|filt0|Add2~6_combout  & 
// ((\string6|filt0|Add1~6_combout  & (!\string6|filt0|regq[2]~29 )) # (!\string6|filt0|Add1~6_combout  & ((\string6|filt0|regq[2]~29 ) # (GND)))))
// \string6|filt0|regq[3]~31  = CARRY((\string6|filt0|Add2~6_combout  & (!\string6|filt0|Add1~6_combout  & !\string6|filt0|regq[2]~29 )) # (!\string6|filt0|Add2~6_combout  & ((!\string6|filt0|regq[2]~29 ) # (!\string6|filt0|Add1~6_combout ))))

	.dataa(\string6|filt0|Add2~6_combout ),
	.datab(\string6|filt0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[2]~29 ),
	.combout(\string6|filt0|regq[3]~30_combout ),
	.cout(\string6|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \string6|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
fiftyfivenm_lcell_comb \string6|filt0|regq[4]~32 (
// Equation(s):
// \string6|filt0|regq[4]~32_combout  = ((\string6|filt0|Add2~8_combout  $ (\string6|filt0|Add1~8_combout  $ (!\string6|filt0|regq[3]~31 )))) # (GND)
// \string6|filt0|regq[4]~33  = CARRY((\string6|filt0|Add2~8_combout  & ((\string6|filt0|Add1~8_combout ) # (!\string6|filt0|regq[3]~31 ))) # (!\string6|filt0|Add2~8_combout  & (\string6|filt0|Add1~8_combout  & !\string6|filt0|regq[3]~31 )))

	.dataa(\string6|filt0|Add2~8_combout ),
	.datab(\string6|filt0|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[3]~31 ),
	.combout(\string6|filt0|regq[4]~32_combout ),
	.cout(\string6|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \string6|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
fiftyfivenm_lcell_comb \string6|filt0|regq[5]~34 (
// Equation(s):
// \string6|filt0|regq[5]~34_combout  = (\string6|filt0|Add2~10_combout  & ((\string6|filt0|Add1~10_combout  & (\string6|filt0|regq[4]~33  & VCC)) # (!\string6|filt0|Add1~10_combout  & (!\string6|filt0|regq[4]~33 )))) # (!\string6|filt0|Add2~10_combout  & 
// ((\string6|filt0|Add1~10_combout  & (!\string6|filt0|regq[4]~33 )) # (!\string6|filt0|Add1~10_combout  & ((\string6|filt0|regq[4]~33 ) # (GND)))))
// \string6|filt0|regq[5]~35  = CARRY((\string6|filt0|Add2~10_combout  & (!\string6|filt0|Add1~10_combout  & !\string6|filt0|regq[4]~33 )) # (!\string6|filt0|Add2~10_combout  & ((!\string6|filt0|regq[4]~33 ) # (!\string6|filt0|Add1~10_combout ))))

	.dataa(\string6|filt0|Add2~10_combout ),
	.datab(\string6|filt0|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[4]~33 ),
	.combout(\string6|filt0|regq[5]~34_combout ),
	.cout(\string6|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \string6|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
fiftyfivenm_lcell_comb \string6|filt0|regq[6]~36 (
// Equation(s):
// \string6|filt0|regq[6]~36_combout  = ((\string6|filt0|Add1~12_combout  $ (\string6|filt0|Add2~12_combout  $ (!\string6|filt0|regq[5]~35 )))) # (GND)
// \string6|filt0|regq[6]~37  = CARRY((\string6|filt0|Add1~12_combout  & ((\string6|filt0|Add2~12_combout ) # (!\string6|filt0|regq[5]~35 ))) # (!\string6|filt0|Add1~12_combout  & (\string6|filt0|Add2~12_combout  & !\string6|filt0|regq[5]~35 )))

	.dataa(\string6|filt0|Add1~12_combout ),
	.datab(\string6|filt0|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[5]~35 ),
	.combout(\string6|filt0|regq[6]~36_combout ),
	.cout(\string6|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \string6|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
fiftyfivenm_lcell_comb \string6|filt0|regq[7]~38 (
// Equation(s):
// \string6|filt0|regq[7]~38_combout  = (\string6|filt0|Add1~14_combout  & ((\string6|filt0|Add2~14_combout  & (\string6|filt0|regq[6]~37  & VCC)) # (!\string6|filt0|Add2~14_combout  & (!\string6|filt0|regq[6]~37 )))) # (!\string6|filt0|Add1~14_combout  & 
// ((\string6|filt0|Add2~14_combout  & (!\string6|filt0|regq[6]~37 )) # (!\string6|filt0|Add2~14_combout  & ((\string6|filt0|regq[6]~37 ) # (GND)))))
// \string6|filt0|regq[7]~39  = CARRY((\string6|filt0|Add1~14_combout  & (!\string6|filt0|Add2~14_combout  & !\string6|filt0|regq[6]~37 )) # (!\string6|filt0|Add1~14_combout  & ((!\string6|filt0|regq[6]~37 ) # (!\string6|filt0|Add2~14_combout ))))

	.dataa(\string6|filt0|Add1~14_combout ),
	.datab(\string6|filt0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[6]~37 ),
	.combout(\string6|filt0|regq[7]~38_combout ),
	.cout(\string6|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \string6|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
fiftyfivenm_lcell_comb \string6|filt0|regq[8]~40 (
// Equation(s):
// \string6|filt0|regq[8]~40_combout  = ((\string6|filt0|Add2~16_combout  $ (\string6|filt0|Add1~16_combout  $ (!\string6|filt0|regq[7]~39 )))) # (GND)
// \string6|filt0|regq[8]~41  = CARRY((\string6|filt0|Add2~16_combout  & ((\string6|filt0|Add1~16_combout ) # (!\string6|filt0|regq[7]~39 ))) # (!\string6|filt0|Add2~16_combout  & (\string6|filt0|Add1~16_combout  & !\string6|filt0|regq[7]~39 )))

	.dataa(\string6|filt0|Add2~16_combout ),
	.datab(\string6|filt0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[7]~39 ),
	.combout(\string6|filt0|regq[8]~40_combout ),
	.cout(\string6|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \string6|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
fiftyfivenm_lcell_comb \string6|filt0|regq[9]~42 (
// Equation(s):
// \string6|filt0|regq[9]~42_combout  = (\string6|filt0|Add1~18_combout  & ((\string6|filt0|Add2~18_combout  & (\string6|filt0|regq[8]~41  & VCC)) # (!\string6|filt0|Add2~18_combout  & (!\string6|filt0|regq[8]~41 )))) # (!\string6|filt0|Add1~18_combout  & 
// ((\string6|filt0|Add2~18_combout  & (!\string6|filt0|regq[8]~41 )) # (!\string6|filt0|Add2~18_combout  & ((\string6|filt0|regq[8]~41 ) # (GND)))))
// \string6|filt0|regq[9]~43  = CARRY((\string6|filt0|Add1~18_combout  & (!\string6|filt0|Add2~18_combout  & !\string6|filt0|regq[8]~41 )) # (!\string6|filt0|Add1~18_combout  & ((!\string6|filt0|regq[8]~41 ) # (!\string6|filt0|Add2~18_combout ))))

	.dataa(\string6|filt0|Add1~18_combout ),
	.datab(\string6|filt0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[8]~41 ),
	.combout(\string6|filt0|regq[9]~42_combout ),
	.cout(\string6|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \string6|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
fiftyfivenm_lcell_comb \string6|filt0|regq[10]~44 (
// Equation(s):
// \string6|filt0|regq[10]~44_combout  = ((\string6|filt0|Add2~20_combout  $ (\string6|filt0|Add1~20_combout  $ (!\string6|filt0|regq[9]~43 )))) # (GND)
// \string6|filt0|regq[10]~45  = CARRY((\string6|filt0|Add2~20_combout  & ((\string6|filt0|Add1~20_combout ) # (!\string6|filt0|regq[9]~43 ))) # (!\string6|filt0|Add2~20_combout  & (\string6|filt0|Add1~20_combout  & !\string6|filt0|regq[9]~43 )))

	.dataa(\string6|filt0|Add2~20_combout ),
	.datab(\string6|filt0|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[9]~43 ),
	.combout(\string6|filt0|regq[10]~44_combout ),
	.cout(\string6|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \string6|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
fiftyfivenm_lcell_comb \string6|filt0|regq[11]~46 (
// Equation(s):
// \string6|filt0|regq[11]~46_combout  = (\string6|filt0|Add1~22_combout  & ((\string6|filt0|Add2~22_combout  & (\string6|filt0|regq[10]~45  & VCC)) # (!\string6|filt0|Add2~22_combout  & (!\string6|filt0|regq[10]~45 )))) # (!\string6|filt0|Add1~22_combout  & 
// ((\string6|filt0|Add2~22_combout  & (!\string6|filt0|regq[10]~45 )) # (!\string6|filt0|Add2~22_combout  & ((\string6|filt0|regq[10]~45 ) # (GND)))))
// \string6|filt0|regq[11]~47  = CARRY((\string6|filt0|Add1~22_combout  & (!\string6|filt0|Add2~22_combout  & !\string6|filt0|regq[10]~45 )) # (!\string6|filt0|Add1~22_combout  & ((!\string6|filt0|regq[10]~45 ) # (!\string6|filt0|Add2~22_combout ))))

	.dataa(\string6|filt0|Add1~22_combout ),
	.datab(\string6|filt0|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[10]~45 ),
	.combout(\string6|filt0|regq[11]~46_combout ),
	.cout(\string6|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \string6|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
fiftyfivenm_lcell_comb \string6|filt0|regq[12]~48 (
// Equation(s):
// \string6|filt0|regq[12]~48_combout  = ((\string6|filt0|Add2~24_combout  $ (\string6|filt0|Add1~24_combout  $ (!\string6|filt0|regq[11]~47 )))) # (GND)
// \string6|filt0|regq[12]~49  = CARRY((\string6|filt0|Add2~24_combout  & ((\string6|filt0|Add1~24_combout ) # (!\string6|filt0|regq[11]~47 ))) # (!\string6|filt0|Add2~24_combout  & (\string6|filt0|Add1~24_combout  & !\string6|filt0|regq[11]~47 )))

	.dataa(\string6|filt0|Add2~24_combout ),
	.datab(\string6|filt0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[11]~47 ),
	.combout(\string6|filt0|regq[12]~48_combout ),
	.cout(\string6|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \string6|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
fiftyfivenm_lcell_comb \string6|filt0|regq[13]~50 (
// Equation(s):
// \string6|filt0|regq[13]~50_combout  = (\string6|filt0|Add1~26_combout  & ((\string6|filt0|Add2~26_combout  & (\string6|filt0|regq[12]~49  & VCC)) # (!\string6|filt0|Add2~26_combout  & (!\string6|filt0|regq[12]~49 )))) # (!\string6|filt0|Add1~26_combout  & 
// ((\string6|filt0|Add2~26_combout  & (!\string6|filt0|regq[12]~49 )) # (!\string6|filt0|Add2~26_combout  & ((\string6|filt0|regq[12]~49 ) # (GND)))))
// \string6|filt0|regq[13]~51  = CARRY((\string6|filt0|Add1~26_combout  & (!\string6|filt0|Add2~26_combout  & !\string6|filt0|regq[12]~49 )) # (!\string6|filt0|Add1~26_combout  & ((!\string6|filt0|regq[12]~49 ) # (!\string6|filt0|Add2~26_combout ))))

	.dataa(\string6|filt0|Add1~26_combout ),
	.datab(\string6|filt0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[12]~49 ),
	.combout(\string6|filt0|regq[13]~50_combout ),
	.cout(\string6|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \string6|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
fiftyfivenm_lcell_comb \string6|filt0|del~14 (
// Equation(s):
// \string6|filt0|del~14_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [16])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~14 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \string6|filt0|del[0][16] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][16] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
fiftyfivenm_lcell_comb \string6|filt0|del~15 (
// Equation(s):
// \string6|filt0|del~15_combout  = (\string6|filt0|del[0][16]~q  & \RESET_DELAY_n~q )

	.dataa(\string6|filt0|del[0][16]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~15 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \string6|filt0|del[1][16] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][16] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N4
fiftyfivenm_lcell_comb \string6|filt0|Add1~28 (
// Equation(s):
// \string6|filt0|Add1~28_combout  = ((\string6|filt0|del[1][16]~q  $ (\string6|filt0|del[0][16]~q  $ (!\string6|filt0|Add1~27 )))) # (GND)
// \string6|filt0|Add1~29  = CARRY((\string6|filt0|del[1][16]~q  & ((\string6|filt0|del[0][16]~q ) # (!\string6|filt0|Add1~27 ))) # (!\string6|filt0|del[1][16]~q  & (\string6|filt0|del[0][16]~q  & !\string6|filt0|Add1~27 )))

	.dataa(\string6|filt0|del[1][16]~q ),
	.datab(\string6|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~27 ),
	.combout(\string6|filt0|Add1~28_combout ),
	.cout(\string6|filt0|Add1~29 ));
// synopsys translate_off
defparam \string6|filt0|Add1~28 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
fiftyfivenm_lcell_comb \string6|filt0|del~58 (
// Equation(s):
// \string6|filt0|del~58_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][16]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~58_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~58 .lut_mask = 16'hF000;
defparam \string6|filt0|del~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \string6|filt0|del[2][16] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][16] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
fiftyfivenm_lcell_comb \string6|filt0|del~59 (
// Equation(s):
// \string6|filt0|del~59_combout  = (\string6|filt0|del[2][16]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string6|filt0|del[2][16]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~59_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~59 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \string6|filt0|del[3][16] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][16] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
fiftyfivenm_lcell_comb \string6|filt0|Add2~28 (
// Equation(s):
// \string6|filt0|Add2~28_combout  = ((\string6|filt0|del[2][16]~q  $ (\string6|filt0|del[3][16]~q  $ (!\string6|filt0|Add2~27 )))) # (GND)
// \string6|filt0|Add2~29  = CARRY((\string6|filt0|del[2][16]~q  & ((\string6|filt0|del[3][16]~q ) # (!\string6|filt0|Add2~27 ))) # (!\string6|filt0|del[2][16]~q  & (\string6|filt0|del[3][16]~q  & !\string6|filt0|Add2~27 )))

	.dataa(\string6|filt0|del[2][16]~q ),
	.datab(\string6|filt0|del[3][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~27 ),
	.combout(\string6|filt0|Add2~28_combout ),
	.cout(\string6|filt0|Add2~29 ));
// synopsys translate_off
defparam \string6|filt0|Add2~28 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
fiftyfivenm_lcell_comb \string6|filt0|regq[14]~52 (
// Equation(s):
// \string6|filt0|regq[14]~52_combout  = ((\string6|filt0|Add1~28_combout  $ (\string6|filt0|Add2~28_combout  $ (!\string6|filt0|regq[13]~51 )))) # (GND)
// \string6|filt0|regq[14]~53  = CARRY((\string6|filt0|Add1~28_combout  & ((\string6|filt0|Add2~28_combout ) # (!\string6|filt0|regq[13]~51 ))) # (!\string6|filt0|Add1~28_combout  & (\string6|filt0|Add2~28_combout  & !\string6|filt0|regq[13]~51 )))

	.dataa(\string6|filt0|Add1~28_combout ),
	.datab(\string6|filt0|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[13]~51 ),
	.combout(\string6|filt0|regq[14]~52_combout ),
	.cout(\string6|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \string6|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
fiftyfivenm_lcell_comb \string6|filt0|del~12 (
// Equation(s):
// \string6|filt0|del~12_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\string6|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~12 .lut_mask = 16'hF000;
defparam \string6|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \string6|filt0|del[0][17] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][17] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N30
fiftyfivenm_lcell_comb \string6|filt0|del~13 (
// Equation(s):
// \string6|filt0|del~13_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][17]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|filt0|del[0][17]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~13 .lut_mask = 16'hAA00;
defparam \string6|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N31
dffeas \string6|filt0|del[1][17] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][17] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
fiftyfivenm_lcell_comb \string6|filt0|del~56 (
// Equation(s):
// \string6|filt0|del~56_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][17]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][17]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~56_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~56 .lut_mask = 16'hF000;
defparam \string6|filt0|del~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \string6|filt0|del[2][17] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][17] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
fiftyfivenm_lcell_comb \string6|filt0|del~57 (
// Equation(s):
// \string6|filt0|del~57_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][17]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|filt0|del[2][17]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~57_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~57 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \string6|filt0|del[3][17] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][17] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
fiftyfivenm_lcell_comb \string6|filt0|Add2~30 (
// Equation(s):
// \string6|filt0|Add2~30_combout  = (\string6|filt0|del[3][17]~q  & ((\string6|filt0|del[2][17]~q  & (\string6|filt0|Add2~29  & VCC)) # (!\string6|filt0|del[2][17]~q  & (!\string6|filt0|Add2~29 )))) # (!\string6|filt0|del[3][17]~q  & 
// ((\string6|filt0|del[2][17]~q  & (!\string6|filt0|Add2~29 )) # (!\string6|filt0|del[2][17]~q  & ((\string6|filt0|Add2~29 ) # (GND)))))
// \string6|filt0|Add2~31  = CARRY((\string6|filt0|del[3][17]~q  & (!\string6|filt0|del[2][17]~q  & !\string6|filt0|Add2~29 )) # (!\string6|filt0|del[3][17]~q  & ((!\string6|filt0|Add2~29 ) # (!\string6|filt0|del[2][17]~q ))))

	.dataa(\string6|filt0|del[3][17]~q ),
	.datab(\string6|filt0|del[2][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~29 ),
	.combout(\string6|filt0|Add2~30_combout ),
	.cout(\string6|filt0|Add2~31 ));
// synopsys translate_off
defparam \string6|filt0|Add2~30 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N6
fiftyfivenm_lcell_comb \string6|filt0|Add1~30 (
// Equation(s):
// \string6|filt0|Add1~30_combout  = (\string6|filt0|del[0][17]~q  & ((\string6|filt0|del[1][17]~q  & (\string6|filt0|Add1~29  & VCC)) # (!\string6|filt0|del[1][17]~q  & (!\string6|filt0|Add1~29 )))) # (!\string6|filt0|del[0][17]~q  & 
// ((\string6|filt0|del[1][17]~q  & (!\string6|filt0|Add1~29 )) # (!\string6|filt0|del[1][17]~q  & ((\string6|filt0|Add1~29 ) # (GND)))))
// \string6|filt0|Add1~31  = CARRY((\string6|filt0|del[0][17]~q  & (!\string6|filt0|del[1][17]~q  & !\string6|filt0|Add1~29 )) # (!\string6|filt0|del[0][17]~q  & ((!\string6|filt0|Add1~29 ) # (!\string6|filt0|del[1][17]~q ))))

	.dataa(\string6|filt0|del[0][17]~q ),
	.datab(\string6|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~29 ),
	.combout(\string6|filt0|Add1~30_combout ),
	.cout(\string6|filt0|Add1~31 ));
// synopsys translate_off
defparam \string6|filt0|Add1~30 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
fiftyfivenm_lcell_comb \string6|filt0|regq[15]~54 (
// Equation(s):
// \string6|filt0|regq[15]~54_combout  = (\string6|filt0|Add2~30_combout  & ((\string6|filt0|Add1~30_combout  & (\string6|filt0|regq[14]~53  & VCC)) # (!\string6|filt0|Add1~30_combout  & (!\string6|filt0|regq[14]~53 )))) # (!\string6|filt0|Add2~30_combout  & 
// ((\string6|filt0|Add1~30_combout  & (!\string6|filt0|regq[14]~53 )) # (!\string6|filt0|Add1~30_combout  & ((\string6|filt0|regq[14]~53 ) # (GND)))))
// \string6|filt0|regq[15]~55  = CARRY((\string6|filt0|Add2~30_combout  & (!\string6|filt0|Add1~30_combout  & !\string6|filt0|regq[14]~53 )) # (!\string6|filt0|Add2~30_combout  & ((!\string6|filt0|regq[14]~53 ) # (!\string6|filt0|Add1~30_combout ))))

	.dataa(\string6|filt0|Add2~30_combout ),
	.datab(\string6|filt0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[14]~53 ),
	.combout(\string6|filt0|regq[15]~54_combout ),
	.cout(\string6|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \string6|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
fiftyfivenm_lcell_comb \string6|filt0|Add2~32 (
// Equation(s):
// \string6|filt0|Add2~32_combout  = ((\string6|filt0|del[3][18]~q  $ (\string6|filt0|del[2][18]~q  $ (!\string6|filt0|Add2~31 )))) # (GND)
// \string6|filt0|Add2~33  = CARRY((\string6|filt0|del[3][18]~q  & ((\string6|filt0|del[2][18]~q ) # (!\string6|filt0|Add2~31 ))) # (!\string6|filt0|del[3][18]~q  & (\string6|filt0|del[2][18]~q  & !\string6|filt0|Add2~31 )))

	.dataa(\string6|filt0|del[3][18]~q ),
	.datab(\string6|filt0|del[2][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~31 ),
	.combout(\string6|filt0|Add2~32_combout ),
	.cout(\string6|filt0|Add2~33 ));
// synopsys translate_off
defparam \string6|filt0|Add2~32 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N8
fiftyfivenm_lcell_comb \string6|filt0|Add1~32 (
// Equation(s):
// \string6|filt0|Add1~32_combout  = ((\string6|filt0|del[1][18]~q  $ (\string6|filt0|del[0][18]~q  $ (!\string6|filt0|Add1~31 )))) # (GND)
// \string6|filt0|Add1~33  = CARRY((\string6|filt0|del[1][18]~q  & ((\string6|filt0|del[0][18]~q ) # (!\string6|filt0|Add1~31 ))) # (!\string6|filt0|del[1][18]~q  & (\string6|filt0|del[0][18]~q  & !\string6|filt0|Add1~31 )))

	.dataa(\string6|filt0|del[1][18]~q ),
	.datab(\string6|filt0|del[0][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~31 ),
	.combout(\string6|filt0|Add1~32_combout ),
	.cout(\string6|filt0|Add1~33 ));
// synopsys translate_off
defparam \string6|filt0|Add1~32 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
fiftyfivenm_lcell_comb \string6|filt0|regq[16]~56 (
// Equation(s):
// \string6|filt0|regq[16]~56_combout  = ((\string6|filt0|Add2~32_combout  $ (\string6|filt0|Add1~32_combout  $ (!\string6|filt0|regq[15]~55 )))) # (GND)
// \string6|filt0|regq[16]~57  = CARRY((\string6|filt0|Add2~32_combout  & ((\string6|filt0|Add1~32_combout ) # (!\string6|filt0|regq[15]~55 ))) # (!\string6|filt0|Add2~32_combout  & (\string6|filt0|Add1~32_combout  & !\string6|filt0|regq[15]~55 )))

	.dataa(\string6|filt0|Add2~32_combout ),
	.datab(\string6|filt0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[15]~55 ),
	.combout(\string6|filt0|regq[16]~56_combout ),
	.cout(\string6|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \string6|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
fiftyfivenm_lcell_comb \string6|filt0|Add2~34 (
// Equation(s):
// \string6|filt0|Add2~34_combout  = (\string6|filt0|del[2][19]~q  & ((\string6|filt0|del[3][19]~q  & (\string6|filt0|Add2~33  & VCC)) # (!\string6|filt0|del[3][19]~q  & (!\string6|filt0|Add2~33 )))) # (!\string6|filt0|del[2][19]~q  & 
// ((\string6|filt0|del[3][19]~q  & (!\string6|filt0|Add2~33 )) # (!\string6|filt0|del[3][19]~q  & ((\string6|filt0|Add2~33 ) # (GND)))))
// \string6|filt0|Add2~35  = CARRY((\string6|filt0|del[2][19]~q  & (!\string6|filt0|del[3][19]~q  & !\string6|filt0|Add2~33 )) # (!\string6|filt0|del[2][19]~q  & ((!\string6|filt0|Add2~33 ) # (!\string6|filt0|del[3][19]~q ))))

	.dataa(\string6|filt0|del[2][19]~q ),
	.datab(\string6|filt0|del[3][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~33 ),
	.combout(\string6|filt0|Add2~34_combout ),
	.cout(\string6|filt0|Add2~35 ));
// synopsys translate_off
defparam \string6|filt0|Add2~34 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N10
fiftyfivenm_lcell_comb \string6|filt0|Add1~34 (
// Equation(s):
// \string6|filt0|Add1~34_combout  = (\string6|filt0|del[1][19]~q  & ((\string6|filt0|del[0][19]~q  & (\string6|filt0|Add1~33  & VCC)) # (!\string6|filt0|del[0][19]~q  & (!\string6|filt0|Add1~33 )))) # (!\string6|filt0|del[1][19]~q  & 
// ((\string6|filt0|del[0][19]~q  & (!\string6|filt0|Add1~33 )) # (!\string6|filt0|del[0][19]~q  & ((\string6|filt0|Add1~33 ) # (GND)))))
// \string6|filt0|Add1~35  = CARRY((\string6|filt0|del[1][19]~q  & (!\string6|filt0|del[0][19]~q  & !\string6|filt0|Add1~33 )) # (!\string6|filt0|del[1][19]~q  & ((!\string6|filt0|Add1~33 ) # (!\string6|filt0|del[0][19]~q ))))

	.dataa(\string6|filt0|del[1][19]~q ),
	.datab(\string6|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~33 ),
	.combout(\string6|filt0|Add1~34_combout ),
	.cout(\string6|filt0|Add1~35 ));
// synopsys translate_off
defparam \string6|filt0|Add1~34 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
fiftyfivenm_lcell_comb \string6|filt0|regq[17]~58 (
// Equation(s):
// \string6|filt0|regq[17]~58_combout  = (\string6|filt0|Add2~34_combout  & ((\string6|filt0|Add1~34_combout  & (\string6|filt0|regq[16]~57  & VCC)) # (!\string6|filt0|Add1~34_combout  & (!\string6|filt0|regq[16]~57 )))) # (!\string6|filt0|Add2~34_combout  & 
// ((\string6|filt0|Add1~34_combout  & (!\string6|filt0|regq[16]~57 )) # (!\string6|filt0|Add1~34_combout  & ((\string6|filt0|regq[16]~57 ) # (GND)))))
// \string6|filt0|regq[17]~59  = CARRY((\string6|filt0|Add2~34_combout  & (!\string6|filt0|Add1~34_combout  & !\string6|filt0|regq[16]~57 )) # (!\string6|filt0|Add2~34_combout  & ((!\string6|filt0|regq[16]~57 ) # (!\string6|filt0|Add1~34_combout ))))

	.dataa(\string6|filt0|Add2~34_combout ),
	.datab(\string6|filt0|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[16]~57 ),
	.combout(\string6|filt0|regq[17]~58_combout ),
	.cout(\string6|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \string6|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X68_Y32_N0
fiftyfivenm_mac_mult \string6|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string6|filt0|regq[17]~58_combout ,\string6|filt0|regq[16]~56_combout ,\string6|filt0|regq[15]~54_combout ,\string6|filt0|regq[14]~52_combout ,\string6|filt0|regq[13]~50_combout ,\string6|filt0|regq[12]~48_combout ,\string6|filt0|regq[11]~46_combout ,
\string6|filt0|regq[10]~44_combout ,\string6|filt0|regq[9]~42_combout ,\string6|filt0|regq[8]~40_combout ,\string6|filt0|regq[7]~38_combout ,\string6|filt0|regq[6]~36_combout ,\string6|filt0|regq[5]~34_combout ,\string6|filt0|regq[4]~32_combout ,
\string6|filt0|regq[3]~30_combout ,\string6|filt0|regq[2]~28_combout ,\string6|filt0|regq[1]~26_combout ,\string6|filt0|regq[0]~24_combout }),
	.datab({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string6|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \string6|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \string6|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \string6|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \string6|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \string6|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X68_Y32_N2
fiftyfivenm_mac_out \string6|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\string6|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\string6|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\string6|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\string6|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\string6|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\string6|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\string6|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\string6|Mult1|auto_generated|mac_mult1~dataout ,\string6|Mult1|auto_generated|mac_mult1~4 ,\string6|Mult1|auto_generated|mac_mult1~3 ,\string6|Mult1|auto_generated|mac_mult1~2 ,\string6|Mult1|auto_generated|mac_mult1~1 ,
\string6|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\string6|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \string6|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~0_combout  = (\string6|Mult1|auto_generated|mac_out2~DATAOUT18  & (\string6|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\string6|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \string6|Mult1|auto_generated|op_1~1  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT18  & \string6|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\string6|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\string6|Mult1|auto_generated|op_1~0_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \string6|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~2_combout  = (\string6|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT1  & (\string6|Mult1|auto_generated|op_1~1  & VCC)) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\string6|Mult1|auto_generated|op_1~1 )))) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\string6|Mult1|auto_generated|op_1~1 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\string6|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \string6|Mult1|auto_generated|op_1~3  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\string6|Mult1|auto_generated|mac_out4~DATAOUT1  & !\string6|Mult1|auto_generated|op_1~1 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\string6|Mult1|auto_generated|op_1~1 ) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~1 ),
	.combout(\string6|Mult1|auto_generated|op_1~2_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \string6|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~4_combout  = ((\string6|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\string6|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\string6|Mult1|auto_generated|op_1~3 )))) # (GND)
// \string6|Mult1|auto_generated|op_1~5  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\string6|Mult1|auto_generated|op_1~3 ))) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\string6|Mult1|auto_generated|mac_out4~DATAOUT2  & !\string6|Mult1|auto_generated|op_1~3 )))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~3 ),
	.combout(\string6|Mult1|auto_generated|op_1~4_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \string6|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~6_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT21  & (\string6|Mult1|auto_generated|op_1~5  & VCC)) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT21  
// & (!\string6|Mult1|auto_generated|op_1~5 )))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT3  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\string6|Mult1|auto_generated|op_1~5 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((\string6|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \string6|Mult1|auto_generated|op_1~7  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\string6|Mult1|auto_generated|mac_out2~DATAOUT21  & !\string6|Mult1|auto_generated|op_1~5 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((!\string6|Mult1|auto_generated|op_1~5 ) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\string6|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~5 ),
	.combout(\string6|Mult1|auto_generated|op_1~6_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \string6|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~8_combout  = ((\string6|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\string6|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\string6|Mult1|auto_generated|op_1~7 )))) # (GND)
// \string6|Mult1|auto_generated|op_1~9  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\string6|Mult1|auto_generated|op_1~7 ))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\string6|Mult1|auto_generated|mac_out2~DATAOUT22  & !\string6|Mult1|auto_generated|op_1~7 )))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\string6|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~7 ),
	.combout(\string6|Mult1|auto_generated|op_1~8_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \string6|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~10_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT23  & (\string6|Mult1|auto_generated|op_1~9  & VCC)) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT23  
// & (!\string6|Mult1|auto_generated|op_1~9 )))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT5  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\string6|Mult1|auto_generated|op_1~9 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((\string6|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \string6|Mult1|auto_generated|op_1~11  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\string6|Mult1|auto_generated|mac_out2~DATAOUT23  & !\string6|Mult1|auto_generated|op_1~9 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((!\string6|Mult1|auto_generated|op_1~9 ) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\string6|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~9 ),
	.combout(\string6|Mult1|auto_generated|op_1~10_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \string6|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~12_combout  = ((\string6|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\string6|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\string6|Mult1|auto_generated|op_1~11 )))) # (GND)
// \string6|Mult1|auto_generated|op_1~13  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\string6|Mult1|auto_generated|op_1~11 ))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\string6|Mult1|auto_generated|mac_out2~DATAOUT24  & !\string6|Mult1|auto_generated|op_1~11 )))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\string6|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~11 ),
	.combout(\string6|Mult1|auto_generated|op_1~12_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \string6|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~14_combout  = (\string6|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT25  & (\string6|Mult1|auto_generated|op_1~13  & VCC)) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT25 
//  & (!\string6|Mult1|auto_generated|op_1~13 )))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT7  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\string6|Mult1|auto_generated|op_1~13 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((\string6|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \string6|Mult1|auto_generated|op_1~15  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\string6|Mult1|auto_generated|mac_out2~DATAOUT25  & !\string6|Mult1|auto_generated|op_1~13 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((!\string6|Mult1|auto_generated|op_1~13 ) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\string6|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~13 ),
	.combout(\string6|Mult1|auto_generated|op_1~14_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \string6|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~16_combout  = ((\string6|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\string6|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\string6|Mult1|auto_generated|op_1~15 )))) # (GND)
// \string6|Mult1|auto_generated|op_1~17  = CARRY((\string6|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\string6|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\string6|Mult1|auto_generated|op_1~15 ))) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\string6|Mult1|auto_generated|mac_out2~DATAOUT26  & !\string6|Mult1|auto_generated|op_1~15 )))

	.dataa(\string6|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\string6|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~15 ),
	.combout(\string6|Mult1|auto_generated|op_1~16_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \string6|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~16_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(\string6|Mult1|auto_generated|op_1~16_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 16'hF0CC;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N13
dffeas \string6|d[14] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[14] .is_wysiwyg = "true";
defparam \string6|d[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string6|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\string6|d [14],\string6|d [13],\string6|d [12],\string6|d [11],\string6|d [10],\string6|d [9],\string6|d [8],\string6|d [7],\string6|d [6]}),
	.portaaddr({\string6|wr_ptr [9],\string6|wr_ptr [8],\string6|wr_ptr [7],\string6|wr_ptr [6],\string6|wr_ptr [5],\string6|wr_ptr [4],\string6|wr_ptr [3],\string6|wr_ptr [2],\string6|wr_ptr [1],\string6|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string6|wr_ptr [9],\string6|wr_ptr [8],\string6|wr_ptr [7],\string6|wr_ptr [6],\string6|wr_ptr [5],\string6|wr_ptr [4],\string6|wr_ptr [3],\string6|wr_ptr [2],\string6|wr_ptr [1],\string6|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
fiftyfivenm_lcell_comb \string6|filt0|del~18 (
// Equation(s):
// \string6|filt0|del~18_combout  = (\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [14] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [14]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~18 .lut_mask = 16'hF000;
defparam \string6|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \string6|filt0|del[0][14] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][14] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
fiftyfivenm_lcell_comb \string6|filt0|del~19 (
// Equation(s):
// \string6|filt0|del~19_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][14]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~19 .lut_mask = 16'hF000;
defparam \string6|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \string6|filt0|del[1][14] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][14] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
fiftyfivenm_lcell_comb \string6|filt0|del~62 (
// Equation(s):
// \string6|filt0|del~62_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][14]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~62_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~62 .lut_mask = 16'hF000;
defparam \string6|filt0|del~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \string6|filt0|del[2][14] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][14] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
fiftyfivenm_lcell_comb \string6|filt0|del~63 (
// Equation(s):
// \string6|filt0|del~63_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][14]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][14]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~63_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~63 .lut_mask = 16'hF000;
defparam \string6|filt0|del~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \string6|filt0|del[3][14] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][14] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~18_combout  = (\string6|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT9  & (\string6|Mult1|auto_generated|op_1~17  & VCC)) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT9  
// & (!\string6|Mult1|auto_generated|op_1~17 )))) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\string6|Mult1|auto_generated|op_1~17 )) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((\string6|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \string6|Mult1|auto_generated|op_1~19  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\string6|Mult1|auto_generated|mac_out4~DATAOUT9  & !\string6|Mult1|auto_generated|op_1~17 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\string6|Mult1|auto_generated|op_1~17 ) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~17 ),
	.combout(\string6|Mult1|auto_generated|op_1~18_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \string6|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~20_combout  = ((\string6|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\string6|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\string6|Mult1|auto_generated|op_1~19 )))) # (GND)
// \string6|Mult1|auto_generated|op_1~21  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\string6|Mult1|auto_generated|op_1~19 ))) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\string6|Mult1|auto_generated|mac_out4~DATAOUT10  & !\string6|Mult1|auto_generated|op_1~19 )))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~19 ),
	.combout(\string6|Mult1|auto_generated|op_1~20_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \string6|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~22_combout  = (\string6|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT11  & (\string6|Mult1|auto_generated|op_1~21  & VCC)) # 
// (!\string6|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string6|Mult1|auto_generated|op_1~21 )))) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\string6|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\string6|Mult1|auto_generated|op_1~21 )) # 
// (!\string6|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\string6|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \string6|Mult1|auto_generated|op_1~23  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\string6|Mult1|auto_generated|mac_out4~DATAOUT11  & !\string6|Mult1|auto_generated|op_1~21 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((!\string6|Mult1|auto_generated|op_1~21 ) # (!\string6|Mult1|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\string6|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~21 ),
	.combout(\string6|Mult1|auto_generated|op_1~22_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \string6|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~24_combout  = ((\string6|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\string6|Mult1|auto_generated|op_2~0_combout  $ (\string6|Mult1|auto_generated|op_1~23 )))) # (GND)
// \string6|Mult1|auto_generated|op_1~25  = CARRY((\string6|Mult1|auto_generated|mac_out2~DATAOUT30  & (\string6|Mult1|auto_generated|op_2~0_combout  & !\string6|Mult1|auto_generated|op_1~23 )) # (!\string6|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\string6|Mult1|auto_generated|op_2~0_combout ) # (!\string6|Mult1|auto_generated|op_1~23 ))))

	.dataa(\string6|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\string6|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~23 ),
	.combout(\string6|Mult1|auto_generated|op_1~24_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \string6|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
fiftyfivenm_lcell_comb \string6|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \string6|Mult1|auto_generated|op_1~26_combout  = (\string6|Mult1|auto_generated|op_2~2_combout  & (\string6|Mult1|auto_generated|op_1~25  & VCC)) # (!\string6|Mult1|auto_generated|op_2~2_combout  & (!\string6|Mult1|auto_generated|op_1~25 ))
// \string6|Mult1|auto_generated|op_1~27  = CARRY((!\string6|Mult1|auto_generated|op_2~2_combout  & !\string6|Mult1|auto_generated|op_1~25 ))

	.dataa(\string6|Mult1|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|Mult1|auto_generated|op_1~25 ),
	.combout(\string6|Mult1|auto_generated|op_1~26_combout ),
	.cout(\string6|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \string6|Mult1|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \string6|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~28_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.datac(\string6|Mult1|auto_generated|op_1~28_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .lut_mask = 16'hF0CC;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N23
dffeas \string6|d[20] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[20] .is_wysiwyg = "true";
defparam \string6|d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
fiftyfivenm_lcell_comb \string6|filt0|del~10 (
// Equation(s):
// \string6|filt0|del~10_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [18])

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~10 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \string6|filt0|del[0][18] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][18] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
fiftyfivenm_lcell_comb \string6|filt0|del~11 (
// Equation(s):
// \string6|filt0|del~11_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][18]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][18]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~11 .lut_mask = 16'hF000;
defparam \string6|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \string6|filt0|del[1][18] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][18] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
fiftyfivenm_lcell_comb \string6|filt0|del~54 (
// Equation(s):
// \string6|filt0|del~54_combout  = (\string6|filt0|del[1][18]~q  & \RESET_DELAY_n~q )

	.dataa(\string6|filt0|del[1][18]~q ),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~54_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~54 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N29
dffeas \string6|filt0|del[2][18] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][18] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
fiftyfivenm_lcell_comb \string6|filt0|del~55 (
// Equation(s):
// \string6|filt0|del~55_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][18]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string6|filt0|del[2][18]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~55_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~55 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \string6|filt0|del[3][18] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][18] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
fiftyfivenm_lcell_comb \string6|filt0|Add2~36 (
// Equation(s):
// \string6|filt0|Add2~36_combout  = ((\string6|filt0|del[3][20]~q  $ (\string6|filt0|del[2][20]~q  $ (!\string6|filt0|Add2~35 )))) # (GND)
// \string6|filt0|Add2~37  = CARRY((\string6|filt0|del[3][20]~q  & ((\string6|filt0|del[2][20]~q ) # (!\string6|filt0|Add2~35 ))) # (!\string6|filt0|del[3][20]~q  & (\string6|filt0|del[2][20]~q  & !\string6|filt0|Add2~35 )))

	.dataa(\string6|filt0|del[3][20]~q ),
	.datab(\string6|filt0|del[2][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~35 ),
	.combout(\string6|filt0|Add2~36_combout ),
	.cout(\string6|filt0|Add2~37 ));
// synopsys translate_off
defparam \string6|filt0|Add2~36 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
fiftyfivenm_lcell_comb \string6|filt0|Add2~38 (
// Equation(s):
// \string6|filt0|Add2~38_combout  = (\string6|filt0|del[2][21]~q  & ((\string6|filt0|del[3][21]~q  & (\string6|filt0|Add2~37  & VCC)) # (!\string6|filt0|del[3][21]~q  & (!\string6|filt0|Add2~37 )))) # (!\string6|filt0|del[2][21]~q  & 
// ((\string6|filt0|del[3][21]~q  & (!\string6|filt0|Add2~37 )) # (!\string6|filt0|del[3][21]~q  & ((\string6|filt0|Add2~37 ) # (GND)))))
// \string6|filt0|Add2~39  = CARRY((\string6|filt0|del[2][21]~q  & (!\string6|filt0|del[3][21]~q  & !\string6|filt0|Add2~37 )) # (!\string6|filt0|del[2][21]~q  & ((!\string6|filt0|Add2~37 ) # (!\string6|filt0|del[3][21]~q ))))

	.dataa(\string6|filt0|del[2][21]~q ),
	.datab(\string6|filt0|del[3][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~37 ),
	.combout(\string6|filt0|Add2~38_combout ),
	.cout(\string6|filt0|Add2~39 ));
// synopsys translate_off
defparam \string6|filt0|Add2~38 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
fiftyfivenm_lcell_comb \string6|filt0|Add2~40 (
// Equation(s):
// \string6|filt0|Add2~40_combout  = ((\string6|filt0|del[2][22]~q  $ (\string6|filt0|del[3][22]~q  $ (!\string6|filt0|Add2~39 )))) # (GND)
// \string6|filt0|Add2~41  = CARRY((\string6|filt0|del[2][22]~q  & ((\string6|filt0|del[3][22]~q ) # (!\string6|filt0|Add2~39 ))) # (!\string6|filt0|del[2][22]~q  & (\string6|filt0|del[3][22]~q  & !\string6|filt0|Add2~39 )))

	.dataa(\string6|filt0|del[2][22]~q ),
	.datab(\string6|filt0|del[3][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~39 ),
	.combout(\string6|filt0|Add2~40_combout ),
	.cout(\string6|filt0|Add2~41 ));
// synopsys translate_off
defparam \string6|filt0|Add2~40 .lut_mask = 16'h698E;
defparam \string6|filt0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
fiftyfivenm_lcell_comb \string6|filt0|Add2~42 (
// Equation(s):
// \string6|filt0|Add2~42_combout  = (\string6|filt0|del[3][23]~q  & ((\string6|filt0|del[2][23]~q  & (\string6|filt0|Add2~41  & VCC)) # (!\string6|filt0|del[2][23]~q  & (!\string6|filt0|Add2~41 )))) # (!\string6|filt0|del[3][23]~q  & 
// ((\string6|filt0|del[2][23]~q  & (!\string6|filt0|Add2~41 )) # (!\string6|filt0|del[2][23]~q  & ((\string6|filt0|Add2~41 ) # (GND)))))
// \string6|filt0|Add2~43  = CARRY((\string6|filt0|del[3][23]~q  & (!\string6|filt0|del[2][23]~q  & !\string6|filt0|Add2~41 )) # (!\string6|filt0|del[3][23]~q  & ((!\string6|filt0|Add2~41 ) # (!\string6|filt0|del[2][23]~q ))))

	.dataa(\string6|filt0|del[3][23]~q ),
	.datab(\string6|filt0|del[2][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add2~41 ),
	.combout(\string6|filt0|Add2~42_combout ),
	.cout(\string6|filt0|Add2~43 ));
// synopsys translate_off
defparam \string6|filt0|Add2~42 .lut_mask = 16'h9617;
defparam \string6|filt0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
fiftyfivenm_lcell_comb \string6|filt0|Add2~44 (
// Equation(s):
// \string6|filt0|Add2~44_combout  = \string6|filt0|del[3][23]~q  $ (\string6|filt0|Add2~43  $ (!\string6|filt0|del[2][23]~q ))

	.dataa(gnd),
	.datab(\string6|filt0|del[3][23]~q ),
	.datac(gnd),
	.datad(\string6|filt0|del[2][23]~q ),
	.cin(\string6|filt0|Add2~43 ),
	.combout(\string6|filt0|Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|Add2~44 .lut_mask = 16'h3CC3;
defparam \string6|filt0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N20
fiftyfivenm_lcell_comb \string6|filt0|Add1~44 (
// Equation(s):
// \string6|filt0|Add1~44_combout  = ((\string6|filt0|del[1][23]~q  $ (\string6|filt0|del[0][23]~q  $ (!\string6|filt0|Add1~43 )))) # (GND)
// \string6|filt0|Add1~45  = CARRY((\string6|filt0|del[1][23]~q  & ((\string6|filt0|del[0][23]~q ) # (!\string6|filt0|Add1~43 ))) # (!\string6|filt0|del[1][23]~q  & (\string6|filt0|del[0][23]~q  & !\string6|filt0|Add1~43 )))

	.dataa(\string6|filt0|del[1][23]~q ),
	.datab(\string6|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~43 ),
	.combout(\string6|filt0|Add1~44_combout ),
	.cout(\string6|filt0|Add1~45 ));
// synopsys translate_off
defparam \string6|filt0|Add1~44 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N22
fiftyfivenm_lcell_comb \string6|filt0|Add1~46 (
// Equation(s):
// \string6|filt0|Add1~46_combout  = \string6|filt0|del[1][23]~q  $ (\string6|filt0|del[0][23]~q  $ (\string6|filt0|Add1~45 ))

	.dataa(\string6|filt0|del[1][23]~q ),
	.datab(\string6|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\string6|filt0|Add1~45 ),
	.combout(\string6|filt0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|Add1~46 .lut_mask = 16'h9696;
defparam \string6|filt0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N18
fiftyfivenm_lcell_comb \string6|filt0|Add1~42 (
// Equation(s):
// \string6|filt0|Add1~42_combout  = (\string6|filt0|del[1][23]~q  & ((\string6|filt0|del[0][23]~q  & (\string6|filt0|Add1~41  & VCC)) # (!\string6|filt0|del[0][23]~q  & (!\string6|filt0|Add1~41 )))) # (!\string6|filt0|del[1][23]~q  & 
// ((\string6|filt0|del[0][23]~q  & (!\string6|filt0|Add1~41 )) # (!\string6|filt0|del[0][23]~q  & ((\string6|filt0|Add1~41 ) # (GND)))))
// \string6|filt0|Add1~43  = CARRY((\string6|filt0|del[1][23]~q  & (!\string6|filt0|del[0][23]~q  & !\string6|filt0|Add1~41 )) # (!\string6|filt0|del[1][23]~q  & ((!\string6|filt0|Add1~41 ) # (!\string6|filt0|del[0][23]~q ))))

	.dataa(\string6|filt0|del[1][23]~q ),
	.datab(\string6|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~41 ),
	.combout(\string6|filt0|Add1~42_combout ),
	.cout(\string6|filt0|Add1~43 ));
// synopsys translate_off
defparam \string6|filt0|Add1~42 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N14
fiftyfivenm_lcell_comb \string6|filt0|Add1~38 (
// Equation(s):
// \string6|filt0|Add1~38_combout  = (\string6|filt0|del[0][21]~q  & ((\string6|filt0|del[1][21]~q  & (\string6|filt0|Add1~37  & VCC)) # (!\string6|filt0|del[1][21]~q  & (!\string6|filt0|Add1~37 )))) # (!\string6|filt0|del[0][21]~q  & 
// ((\string6|filt0|del[1][21]~q  & (!\string6|filt0|Add1~37 )) # (!\string6|filt0|del[1][21]~q  & ((\string6|filt0|Add1~37 ) # (GND)))))
// \string6|filt0|Add1~39  = CARRY((\string6|filt0|del[0][21]~q  & (!\string6|filt0|del[1][21]~q  & !\string6|filt0|Add1~37 )) # (!\string6|filt0|del[0][21]~q  & ((!\string6|filt0|Add1~37 ) # (!\string6|filt0|del[1][21]~q ))))

	.dataa(\string6|filt0|del[0][21]~q ),
	.datab(\string6|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~37 ),
	.combout(\string6|filt0|Add1~38_combout ),
	.cout(\string6|filt0|Add1~39 ));
// synopsys translate_off
defparam \string6|filt0|Add1~38 .lut_mask = 16'h9617;
defparam \string6|filt0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N12
fiftyfivenm_lcell_comb \string6|filt0|Add1~36 (
// Equation(s):
// \string6|filt0|Add1~36_combout  = ((\string6|filt0|del[1][20]~q  $ (\string6|filt0|del[0][20]~q  $ (!\string6|filt0|Add1~35 )))) # (GND)
// \string6|filt0|Add1~37  = CARRY((\string6|filt0|del[1][20]~q  & ((\string6|filt0|del[0][20]~q ) # (!\string6|filt0|Add1~35 ))) # (!\string6|filt0|del[1][20]~q  & (\string6|filt0|del[0][20]~q  & !\string6|filt0|Add1~35 )))

	.dataa(\string6|filt0|del[1][20]~q ),
	.datab(\string6|filt0|del[0][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~35 ),
	.combout(\string6|filt0|Add1~36_combout ),
	.cout(\string6|filt0|Add1~37 ));
// synopsys translate_off
defparam \string6|filt0|Add1~36 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
fiftyfivenm_lcell_comb \string6|filt0|regq[18]~60 (
// Equation(s):
// \string6|filt0|regq[18]~60_combout  = ((\string6|filt0|Add2~36_combout  $ (\string6|filt0|Add1~36_combout  $ (!\string6|filt0|regq[17]~59 )))) # (GND)
// \string6|filt0|regq[18]~61  = CARRY((\string6|filt0|Add2~36_combout  & ((\string6|filt0|Add1~36_combout ) # (!\string6|filt0|regq[17]~59 ))) # (!\string6|filt0|Add2~36_combout  & (\string6|filt0|Add1~36_combout  & !\string6|filt0|regq[17]~59 )))

	.dataa(\string6|filt0|Add2~36_combout ),
	.datab(\string6|filt0|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[17]~59 ),
	.combout(\string6|filt0|regq[18]~60_combout ),
	.cout(\string6|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \string6|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
fiftyfivenm_lcell_comb \string6|filt0|regq[19]~62 (
// Equation(s):
// \string6|filt0|regq[19]~62_combout  = (\string6|filt0|Add2~38_combout  & ((\string6|filt0|Add1~38_combout  & (\string6|filt0|regq[18]~61  & VCC)) # (!\string6|filt0|Add1~38_combout  & (!\string6|filt0|regq[18]~61 )))) # (!\string6|filt0|Add2~38_combout  & 
// ((\string6|filt0|Add1~38_combout  & (!\string6|filt0|regq[18]~61 )) # (!\string6|filt0|Add1~38_combout  & ((\string6|filt0|regq[18]~61 ) # (GND)))))
// \string6|filt0|regq[19]~63  = CARRY((\string6|filt0|Add2~38_combout  & (!\string6|filt0|Add1~38_combout  & !\string6|filt0|regq[18]~61 )) # (!\string6|filt0|Add2~38_combout  & ((!\string6|filt0|regq[18]~61 ) # (!\string6|filt0|Add1~38_combout ))))

	.dataa(\string6|filt0|Add2~38_combout ),
	.datab(\string6|filt0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[18]~61 ),
	.combout(\string6|filt0|regq[19]~62_combout ),
	.cout(\string6|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \string6|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
fiftyfivenm_lcell_comb \string6|filt0|regq[20]~64 (
// Equation(s):
// \string6|filt0|regq[20]~64_combout  = ((\string6|filt0|Add1~40_combout  $ (\string6|filt0|Add2~40_combout  $ (!\string6|filt0|regq[19]~63 )))) # (GND)
// \string6|filt0|regq[20]~65  = CARRY((\string6|filt0|Add1~40_combout  & ((\string6|filt0|Add2~40_combout ) # (!\string6|filt0|regq[19]~63 ))) # (!\string6|filt0|Add1~40_combout  & (\string6|filt0|Add2~40_combout  & !\string6|filt0|regq[19]~63 )))

	.dataa(\string6|filt0|Add1~40_combout ),
	.datab(\string6|filt0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[19]~63 ),
	.combout(\string6|filt0|regq[20]~64_combout ),
	.cout(\string6|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \string6|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
fiftyfivenm_lcell_comb \string6|filt0|regq[21]~66 (
// Equation(s):
// \string6|filt0|regq[21]~66_combout  = (\string6|filt0|Add2~42_combout  & ((\string6|filt0|Add1~42_combout  & (\string6|filt0|regq[20]~65  & VCC)) # (!\string6|filt0|Add1~42_combout  & (!\string6|filt0|regq[20]~65 )))) # (!\string6|filt0|Add2~42_combout  & 
// ((\string6|filt0|Add1~42_combout  & (!\string6|filt0|regq[20]~65 )) # (!\string6|filt0|Add1~42_combout  & ((\string6|filt0|regq[20]~65 ) # (GND)))))
// \string6|filt0|regq[21]~67  = CARRY((\string6|filt0|Add2~42_combout  & (!\string6|filt0|Add1~42_combout  & !\string6|filt0|regq[20]~65 )) # (!\string6|filt0|Add2~42_combout  & ((!\string6|filt0|regq[20]~65 ) # (!\string6|filt0|Add1~42_combout ))))

	.dataa(\string6|filt0|Add2~42_combout ),
	.datab(\string6|filt0|Add1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[20]~65 ),
	.combout(\string6|filt0|regq[21]~66_combout ),
	.cout(\string6|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \string6|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \string6|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
fiftyfivenm_lcell_comb \string6|filt0|regq[22]~68 (
// Equation(s):
// \string6|filt0|regq[22]~68_combout  = ((\string6|filt0|Add1~44_combout  $ (\string6|filt0|Add2~44_combout  $ (!\string6|filt0|regq[21]~67 )))) # (GND)
// \string6|filt0|regq[22]~69  = CARRY((\string6|filt0|Add1~44_combout  & ((\string6|filt0|Add2~44_combout ) # (!\string6|filt0|regq[21]~67 ))) # (!\string6|filt0|Add1~44_combout  & (\string6|filt0|Add2~44_combout  & !\string6|filt0|regq[21]~67 )))

	.dataa(\string6|filt0|Add1~44_combout ),
	.datab(\string6|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|regq[21]~67 ),
	.combout(\string6|filt0|regq[22]~68_combout ),
	.cout(\string6|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \string6|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \string6|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
fiftyfivenm_lcell_comb \string6|filt0|regq[23]~70 (
// Equation(s):
// \string6|filt0|regq[23]~70_combout  = \string6|filt0|Add2~44_combout  $ (\string6|filt0|regq[22]~69  $ (\string6|filt0|Add1~46_combout ))

	.dataa(gnd),
	.datab(\string6|filt0|Add2~44_combout ),
	.datac(gnd),
	.datad(\string6|filt0|Add1~46_combout ),
	.cin(\string6|filt0|regq[22]~69 ),
	.combout(\string6|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|regq[23]~70 .lut_mask = 16'hC33C;
defparam \string6|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~26_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.datac(\string6|Mult1|auto_generated|op_1~26_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hF0CC;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N9
dffeas \string6|d[19] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[19] .is_wysiwyg = "true";
defparam \string6|d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
fiftyfivenm_lcell_comb \string6|filt0|del~8 (
// Equation(s):
// \string6|filt0|del~8_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\string6|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~8 .lut_mask = 16'hF000;
defparam \string6|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \string6|filt0|del[0][19] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][19] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
fiftyfivenm_lcell_comb \string6|filt0|del~9 (
// Equation(s):
// \string6|filt0|del~9_combout  = (\string6|filt0|del[0][19]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string6|filt0|del[0][19]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~9 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N7
dffeas \string6|filt0|del[1][19] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][19] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N16
fiftyfivenm_lcell_comb \string6|filt0|Add1~40 (
// Equation(s):
// \string6|filt0|Add1~40_combout  = ((\string6|filt0|del[1][22]~q  $ (\string6|filt0|del[0][22]~q  $ (!\string6|filt0|Add1~39 )))) # (GND)
// \string6|filt0|Add1~41  = CARRY((\string6|filt0|del[1][22]~q  & ((\string6|filt0|del[0][22]~q ) # (!\string6|filt0|Add1~39 ))) # (!\string6|filt0|del[1][22]~q  & (\string6|filt0|del[0][22]~q  & !\string6|filt0|Add1~39 )))

	.dataa(\string6|filt0|del[1][22]~q ),
	.datab(\string6|filt0|del[0][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\string6|filt0|Add1~39 ),
	.combout(\string6|filt0|Add1~40_combout ),
	.cout(\string6|filt0|Add1~41 ));
// synopsys translate_off
defparam \string6|filt0|Add1~40 .lut_mask = 16'h698E;
defparam \string6|filt0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~14_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_1~14_combout ),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'hCCF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \string6|d[13] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[13] .is_wysiwyg = "true";
defparam \string6|d[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
fiftyfivenm_lcell_comb \string6|filt0|del~20 (
// Equation(s):
// \string6|filt0|del~20_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\string6|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~20 .lut_mask = 16'hF000;
defparam \string6|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \string6|filt0|del[0][13] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][13] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~24_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(\string6|Mult1|auto_generated|op_1~24_combout ),
	.datab(gnd),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 16'hAAF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N3
dffeas \string6|d[18] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[18] .is_wysiwyg = "true";
defparam \string6|d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N28
fiftyfivenm_lcell_comb \string6|filt0|del~0 (
// Equation(s):
// \string6|filt0|del~0_combout  = (\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [23] & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [23]),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~0 .lut_mask = 16'hF000;
defparam \string6|filt0|del~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N29
dffeas \string6|filt0|del[0][23] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][23] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N26
fiftyfivenm_lcell_comb \string6|filt0|del~1 (
// Equation(s):
// \string6|filt0|del~1_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][23]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|filt0|del[0][23]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~1_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~1 .lut_mask = 16'hAA00;
defparam \string6|filt0|del~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N27
dffeas \string6|filt0|del[1][23] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][23] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
fiftyfivenm_lcell_comb \string6|filt0|del~44 (
// Equation(s):
// \string6|filt0|del~44_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][23]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~44_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~44 .lut_mask = 16'hF000;
defparam \string6|filt0|del~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \string6|filt0|del[2][23] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][23] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
fiftyfivenm_lcell_comb \string6|filt0|del~45 (
// Equation(s):
// \string6|filt0|del~45_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][23]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~45_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~45 .lut_mask = 16'hF000;
defparam \string6|filt0|del~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \string6|filt0|del[3][23] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][23] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~12_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\string6|Mult1|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .lut_mask = 16'hCCAA;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \string6|d[12] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[12] .is_wysiwyg = "true";
defparam \string6|d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
fiftyfivenm_lcell_comb \string6|filt0|del~24 (
// Equation(s):
// \string6|filt0|del~24_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\string6|filt0|del~24_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~24 .lut_mask = 16'hF000;
defparam \string6|filt0|del~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \string6|filt0|del[0][11] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][11] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
fiftyfivenm_lcell_comb \string6|filt0|del~25 (
// Equation(s):
// \string6|filt0|del~25_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][11]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~25_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~25 .lut_mask = 16'hF000;
defparam \string6|filt0|del~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \string6|filt0|del[1][11] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][11] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~22_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ))

	.dataa(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.datab(gnd),
	.datac(\string6|Mult1|auto_generated|op_1~22_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'hF0AA;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \string6|d[17] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[17] .is_wysiwyg = "true";
defparam \string6|d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
fiftyfivenm_lcell_comb \string6|filt0|del~2 (
// Equation(s):
// \string6|filt0|del~2_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\string6|filt0|del~2_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~2 .lut_mask = 16'hF000;
defparam \string6|filt0|del~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \string6|filt0|del[0][22] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][22] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
fiftyfivenm_lcell_comb \string6|filt0|del~3 (
// Equation(s):
// \string6|filt0|del~3_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][22]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~3_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~3 .lut_mask = 16'hF000;
defparam \string6|filt0|del~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \string6|filt0|del[1][22] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][22] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~10_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\string6|Mult1|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'hCCAA;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N29
dffeas \string6|d[11] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[11] .is_wysiwyg = "true";
defparam \string6|d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
fiftyfivenm_lcell_comb \string6|filt0|del~26 (
// Equation(s):
// \string6|filt0|del~26_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\string6|filt0|del~26_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~26 .lut_mask = 16'hF000;
defparam \string6|filt0|del~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \string6|filt0|del[0][10] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][10] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
fiftyfivenm_lcell_comb \string6|filt0|del~27 (
// Equation(s):
// \string6|filt0|del~27_combout  = (\string6|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\string6|filt0|del[0][10]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~27_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~27 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \string6|filt0|del[1][10] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][10] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
fiftyfivenm_lcell_comb \string6|filt0|del~70 (
// Equation(s):
// \string6|filt0|del~70_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][10]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][10]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~70_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~70 .lut_mask = 16'hF000;
defparam \string6|filt0|del~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N11
dffeas \string6|filt0|del[2][10] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][10] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
fiftyfivenm_lcell_comb \string6|filt0|del~71 (
// Equation(s):
// \string6|filt0|del~71_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][10]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][10]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~71_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~71 .lut_mask = 16'hF000;
defparam \string6|filt0|del~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \string6|filt0|del[3][10] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][10] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~20_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_1~20_combout ),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .lut_mask = 16'hCCF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N15
dffeas \string6|d[16] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[16] .is_wysiwyg = "true";
defparam \string6|d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N24
fiftyfivenm_lcell_comb \string6|filt0|del~4 (
// Equation(s):
// \string6|filt0|del~4_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [21])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\string6|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~4 .lut_mask = 16'hAA00;
defparam \string6|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N25
dffeas \string6|filt0|del[0][21] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][21] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
fiftyfivenm_lcell_comb \string6|filt0|del~5 (
// Equation(s):
// \string6|filt0|del~5_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][21]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~5 .lut_mask = 16'hF000;
defparam \string6|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \string6|filt0|del[1][21] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][21] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
fiftyfivenm_lcell_comb \string6|filt0|del~48 (
// Equation(s):
// \string6|filt0|del~48_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][21]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][21]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~48_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~48 .lut_mask = 16'hF000;
defparam \string6|filt0|del~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \string6|filt0|del[2][21] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][21] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~8_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout )))

	.dataa(\string6|Mult1|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 16'hAAF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N11
dffeas \string6|d[10] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[10] .is_wysiwyg = "true";
defparam \string6|d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
fiftyfivenm_lcell_comb \string6|filt0|del~28 (
// Equation(s):
// \string6|filt0|del~28_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\string6|filt0|del~28_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~28 .lut_mask = 16'hF000;
defparam \string6|filt0|del~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \string6|filt0|del[0][9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][9] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~18_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout )))

	.dataa(\string6|Mult1|auto_generated|op_1~18_combout ),
	.datab(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'hAACC;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \string6|d[15] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[15] .is_wysiwyg = "true";
defparam \string6|d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
fiftyfivenm_lcell_comb \string6|filt0|del~6 (
// Equation(s):
// \string6|filt0|del~6_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\string6|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~6 .lut_mask = 16'hF000;
defparam \string6|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \string6|filt0|del[0][20] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][20] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
fiftyfivenm_lcell_comb \string6|filt0|del~7 (
// Equation(s):
// \string6|filt0|del~7_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][20]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~7 .lut_mask = 16'hF000;
defparam \string6|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \string6|filt0|del[1][20] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][20] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
fiftyfivenm_lcell_comb \string6|filt0|del~50 (
// Equation(s):
// \string6|filt0|del~50_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][20]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~50_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~50 .lut_mask = 16'hF000;
defparam \string6|filt0|del~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \string6|filt0|del[2][20] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][20] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
fiftyfivenm_lcell_comb \string6|filt0|del~51 (
// Equation(s):
// \string6|filt0|del~51_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[2][20]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[2][20]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~51_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~51 .lut_mask = 16'hF000;
defparam \string6|filt0|del~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \string6|filt0|del[3][20] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][20] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~6_combout ))) # (!\string6|KP_state.10~q  & 
// (\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\string6|Mult1|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'hCCAA;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \string6|d[9] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[9] .is_wysiwyg = "true";
defparam \string6|d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
fiftyfivenm_lcell_comb \string6|filt0|del~30 (
// Equation(s):
// \string6|filt0|del~30_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [8])

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~30_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~30 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \string6|filt0|del[0][8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][8] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
fiftyfivenm_lcell_comb \string6|filt0|del~31 (
// Equation(s):
// \string6|filt0|del~31_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][8]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][8]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~31_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~31 .lut_mask = 16'hF000;
defparam \string6|filt0|del~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \string6|filt0|del[1][8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][8] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 (
// Equation(s):
// \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~4_combout )) # (!\string6|KP_state.10~q  & 
// ((\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_1~4_combout ),
	.datac(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .lut_mask = 16'hCCF0;
defparam \string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \string6|d[8] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[8] .is_wysiwyg = "true";
defparam \string6|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
fiftyfivenm_lcell_comb \string6|filt0|del~32 (
// Equation(s):
// \string6|filt0|del~32_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\string6|filt0|del~32_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~32 .lut_mask = 16'hF000;
defparam \string6|filt0|del~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \string6|filt0|del[0][7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][7] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N4
fiftyfivenm_lcell_comb \string6|filt0|del~33 (
// Equation(s):
// \string6|filt0|del~33_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][7]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string6|filt0|del[0][7]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~33_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~33 .lut_mask = 16'hCC00;
defparam \string6|filt0|del~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N5
dffeas \string6|filt0|del[1][7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][7] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
fiftyfivenm_lcell_comb \string6|filt0|del~76 (
// Equation(s):
// \string6|filt0|del~76_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][7]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~76_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~76 .lut_mask = 16'hF000;
defparam \string6|filt0|del~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \string6|filt0|del[2][7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][7] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
fiftyfivenm_lcell_comb \string6|filt0|del~77 (
// Equation(s):
// \string6|filt0|del~77_combout  = (\string6|filt0|del[2][7]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\string6|filt0|del[2][7]~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~77_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~77 .lut_mask = 16'hF000;
defparam \string6|filt0|del~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \string6|filt0|del[3][7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[3][7] .is_wysiwyg = "true";
defparam \string6|filt0|del[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_lcell_comb \string6|d~0 (
// Equation(s):
// \string6|d~0_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|op_1~2_combout )) # (!\string6|KP_state.10~q  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|op_1~2_combout ),
	.datac(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~0 .lut_mask = 16'hCCF0;
defparam \string6|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \string6|d[7] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[7] .is_wysiwyg = "true";
defparam \string6|d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
fiftyfivenm_lcell_comb \string6|filt0|del~34 (
// Equation(s):
// \string6|filt0|del~34_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\string6|filt0|del~34_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~34 .lut_mask = 16'hF000;
defparam \string6|filt0|del~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \string6|filt0|del[0][6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][6] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
fiftyfivenm_lcell_comb \string6|filt0|del~35 (
// Equation(s):
// \string6|filt0|del~35_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][6]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~35_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~35 .lut_mask = 16'hF000;
defparam \string6|filt0|del~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \string6|filt0|del[1][6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][6] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
fiftyfivenm_lcell_comb \string6|filt0|del~78 (
// Equation(s):
// \string6|filt0|del~78_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][6]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~78_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~78 .lut_mask = 16'hF000;
defparam \string6|filt0|del~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \string6|filt0|del[2][6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][6] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
fiftyfivenm_lcell_comb \string6|d~2 (
// Equation(s):
// \string6|d~2_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|w212w [17])) # (!\string6|KP_state.10~q  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|w212w [17]),
	.datac(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~2 .lut_mask = 16'hCCF0;
defparam \string6|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N1
dffeas \string6|d[5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[5] .is_wysiwyg = "true";
defparam \string6|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\string6|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\string6|d [5],\string6|d [4],\string6|d [3],\string6|d [2]}),
	.portaaddr({\string6|wr_ptr [9],\string6|wr_ptr [8],\string6|wr_ptr [7],\string6|wr_ptr [6],\string6|wr_ptr [5],\string6|wr_ptr [4],\string6|wr_ptr [3],\string6|wr_ptr [2],\string6|wr_ptr [1],\string6|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\string6|wr_ptr [9],\string6|wr_ptr [8],\string6|wr_ptr [7],\string6|wr_ptr [6],\string6|wr_ptr [5],\string6|wr_ptr [4],\string6|wr_ptr [3],\string6|wr_ptr [2],\string6|wr_ptr [1],\string6|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated|ALTSYNCRAM";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \string6|shift_reg_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
fiftyfivenm_lcell_comb \string6|filt0|del~36 (
// Equation(s):
// \string6|filt0|del~36_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\string6|filt0|del~36_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~36 .lut_mask = 16'hF000;
defparam \string6|filt0|del~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \string6|filt0|del[0][5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][5] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N6
fiftyfivenm_lcell_comb \string6|filt0|del~37 (
// Equation(s):
// \string6|filt0|del~37_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][5]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(gnd),
	.datad(\string6|filt0|del[0][5]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~37_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~37 .lut_mask = 16'hCC00;
defparam \string6|filt0|del~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N7
dffeas \string6|filt0|del[1][5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][5] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
fiftyfivenm_lcell_comb \string6|filt0|del~80 (
// Equation(s):
// \string6|filt0|del~80_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][5]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~80_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~80 .lut_mask = 16'hF000;
defparam \string6|filt0|del~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \string6|filt0|del[2][5] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][5] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
fiftyfivenm_lcell_comb \string6|d~3 (
// Equation(s):
// \string6|d~3_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|w212w [16])) # (!\string6|KP_state.10~q  & ((\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout )))

	.dataa(\string6|Mult1|auto_generated|w212w [16]),
	.datab(gnd),
	.datac(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~3 .lut_mask = 16'hAAF0;
defparam \string6|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N27
dffeas \string6|d[4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[4] .is_wysiwyg = "true";
defparam \string6|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
fiftyfivenm_lcell_comb \string6|filt0|del~38 (
// Equation(s):
// \string6|filt0|del~38_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\string6|filt0|del~38_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~38 .lut_mask = 16'hF000;
defparam \string6|filt0|del~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \string6|filt0|del[0][4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][4] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
fiftyfivenm_lcell_comb \string6|filt0|del~39 (
// Equation(s):
// \string6|filt0|del~39_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][4]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~39_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~39 .lut_mask = 16'hF000;
defparam \string6|filt0|del~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \string6|filt0|del[1][4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][4] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
fiftyfivenm_lcell_comb \string6|filt0|del~82 (
// Equation(s):
// \string6|filt0|del~82_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][4]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~82_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~82 .lut_mask = 16'hF000;
defparam \string6|filt0|del~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \string6|filt0|del[2][4] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][4] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
fiftyfivenm_lcell_comb \string6|Mult0|mult_core|romout[0][3]~26 (
// Equation(s):
// \string6|Mult0|mult_core|romout[0][3]~26_combout  = \noise|out24ref_6 [11] $ (((\noise|out24ref_6 [9]) # ((\noise|out24ref_6 [8]) # (\noise|out24ref_6 [10]))))

	.dataa(\noise|out24ref_6 [9]),
	.datab(\noise|out24ref_6 [8]),
	.datac(\noise|out24ref_6 [10]),
	.datad(\noise|out24ref_6 [11]),
	.cin(gnd),
	.combout(\string6|Mult0|mult_core|romout[0][3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \string6|Mult0|mult_core|romout[0][3]~26 .lut_mask = 16'h01FE;
defparam \string6|Mult0|mult_core|romout[0][3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
fiftyfivenm_lcell_comb \string6|d~4 (
// Equation(s):
// \string6|d~4_combout  = (\string6|KP_state.10~q  & (\string6|Mult1|auto_generated|w212w [15])) # (!\string6|KP_state.10~q  & ((\string6|Mult0|mult_core|romout[0][3]~26_combout )))

	.dataa(gnd),
	.datab(\string6|Mult1|auto_generated|w212w [15]),
	.datac(\string6|Mult0|mult_core|romout[0][3]~26_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~4 .lut_mask = 16'hCCF0;
defparam \string6|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N13
dffeas \string6|d[3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[3] .is_wysiwyg = "true";
defparam \string6|d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
fiftyfivenm_lcell_comb \string6|filt0|del~40 (
// Equation(s):
// \string6|filt0|del~40_combout  = (\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [3] & \RESET_DELAY_n~q )

	.dataa(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~40_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~40 .lut_mask = 16'hA0A0;
defparam \string6|filt0|del~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \string6|filt0|del[0][3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][3] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
fiftyfivenm_lcell_comb \string6|filt0|del~41 (
// Equation(s):
// \string6|filt0|del~41_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][3]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~41_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~41 .lut_mask = 16'hF000;
defparam \string6|filt0|del~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \string6|filt0|del[1][3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][3] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
fiftyfivenm_lcell_comb \string6|filt0|del~84 (
// Equation(s):
// \string6|filt0|del~84_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][3]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~84_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~84 .lut_mask = 16'hF000;
defparam \string6|filt0|del~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \string6|filt0|del[2][3] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][3] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
fiftyfivenm_lcell_comb \string6|d~6 (
// Equation(s):
// \string6|d~6_combout  = (\string6|d~5_combout ) # ((\string6|Mult1|auto_generated|w212w [14] & \string6|KP_state.10~q ))

	.dataa(\string6|d~5_combout ),
	.datab(gnd),
	.datac(\string6|Mult1|auto_generated|w212w [14]),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~6 .lut_mask = 16'hFAAA;
defparam \string6|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N19
dffeas \string6|d[2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[2] .is_wysiwyg = "true";
defparam \string6|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
fiftyfivenm_lcell_comb \string6|filt0|del~42 (
// Equation(s):
// \string6|filt0|del~42_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\string6|filt0|del~42_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~42 .lut_mask = 16'hF000;
defparam \string6|filt0|del~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \string6|filt0|del[0][2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][2] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
fiftyfivenm_lcell_comb \string6|filt0|del~43 (
// Equation(s):
// \string6|filt0|del~43_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][2]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~43_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~43 .lut_mask = 16'hF000;
defparam \string6|filt0|del~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \string6|filt0|del[1][2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][2] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N2
fiftyfivenm_lcell_comb \string6|filt0|del~86 (
// Equation(s):
// \string6|filt0|del~86_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][2]~q )

	.dataa(gnd),
	.datab(\RESET_DELAY_n~q ),
	.datac(\string6|filt0|del[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\string6|filt0|del~86_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~86 .lut_mask = 16'hC0C0;
defparam \string6|filt0|del~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N3
dffeas \string6|filt0|del[2][2] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][2] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
fiftyfivenm_lcell_comb \string6|d~1 (
// Equation(s):
// \string6|d~1_combout  = (\string6|KP_state.10~q  & ((\string6|Mult1|auto_generated|op_1~0_combout ))) # (!\string6|KP_state.10~q  & (\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\string6|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(\string6|Mult1|auto_generated|op_1~0_combout ),
	.datad(\string6|KP_state.10~q ),
	.cin(gnd),
	.combout(\string6|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \string6|d~1 .lut_mask = 16'hF0AA;
defparam \string6|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \string6|d[6] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \string6|d[6] .is_wysiwyg = "true";
defparam \string6|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
fiftyfivenm_lcell_comb \string6|filt0|del~22 (
// Equation(s):
// \string6|filt0|del~22_combout  = (\RESET_DELAY_n~q  & \string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|shift_reg_ram|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\string6|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~22 .lut_mask = 16'hF000;
defparam \string6|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \string6|filt0|del[0][12] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[0][12] .is_wysiwyg = "true";
defparam \string6|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
fiftyfivenm_lcell_comb \string6|filt0|del~23 (
// Equation(s):
// \string6|filt0|del~23_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[0][12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[0][12]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~23_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~23 .lut_mask = 16'hF000;
defparam \string6|filt0|del~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \string6|filt0|del[1][12] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[1][12] .is_wysiwyg = "true";
defparam \string6|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
fiftyfivenm_lcell_comb \string6|filt0|del~66 (
// Equation(s):
// \string6|filt0|del~66_combout  = (\RESET_DELAY_n~q  & \string6|filt0|del[1][12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\string6|filt0|del[1][12]~q ),
	.cin(gnd),
	.combout(\string6|filt0|del~66_combout ),
	.cout());
// synopsys translate_off
defparam \string6|filt0|del~66 .lut_mask = 16'hF000;
defparam \string6|filt0|del~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \string6|filt0|del[2][12] (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|del~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|del[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|del[2][12] .is_wysiwyg = "true";
defparam \string6|filt0|del[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \string6|filt0|regq[10]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \string6|filt0|regq[9]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \string5|filt0|regq[9]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \string6|filt0|regq[8]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N25
dffeas \string5|filt0|regq[8]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \string6|filt0|regq[7]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N23
dffeas \string5|filt0|regq[7]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N21
dffeas \string5|filt0|regq[6]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \string6|filt0|regq[6]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \string6|filt0|regq[5]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N19
dffeas \string5|filt0|regq[5]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \string5|filt0|regq[4]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \string6|filt0|regq[4]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \string6|filt0|regq[3]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N15
dffeas \string5|filt0|regq[3]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \string6|filt0|regq[2]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N13
dffeas \string5|filt0|regq[2]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
fiftyfivenm_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (\string6|filt0|regq[2]~_Duplicate_1_q  & (\string5|filt0|regq[2]~_Duplicate_1_q  $ (VCC))) # (!\string6|filt0|regq[2]~_Duplicate_1_q  & (\string5|filt0|regq[2]~_Duplicate_1_q  & VCC))
// \Add7~1  = CARRY((\string6|filt0|regq[2]~_Duplicate_1_q  & \string5|filt0|regq[2]~_Duplicate_1_q ))

	.dataa(\string6|filt0|regq[2]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h6688;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
fiftyfivenm_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (\string6|filt0|regq[3]~_Duplicate_1_q  & ((\string5|filt0|regq[3]~_Duplicate_1_q  & (\Add7~1  & VCC)) # (!\string5|filt0|regq[3]~_Duplicate_1_q  & (!\Add7~1 )))) # (!\string6|filt0|regq[3]~_Duplicate_1_q  & 
// ((\string5|filt0|regq[3]~_Duplicate_1_q  & (!\Add7~1 )) # (!\string5|filt0|regq[3]~_Duplicate_1_q  & ((\Add7~1 ) # (GND)))))
// \Add7~3  = CARRY((\string6|filt0|regq[3]~_Duplicate_1_q  & (!\string5|filt0|regq[3]~_Duplicate_1_q  & !\Add7~1 )) # (!\string6|filt0|regq[3]~_Duplicate_1_q  & ((!\Add7~1 ) # (!\string5|filt0|regq[3]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h9617;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
fiftyfivenm_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = ((\string5|filt0|regq[4]~_Duplicate_1_q  $ (\string6|filt0|regq[4]~_Duplicate_1_q  $ (!\Add7~3 )))) # (GND)
// \Add7~5  = CARRY((\string5|filt0|regq[4]~_Duplicate_1_q  & ((\string6|filt0|regq[4]~_Duplicate_1_q ) # (!\Add7~3 ))) # (!\string5|filt0|regq[4]~_Duplicate_1_q  & (\string6|filt0|regq[4]~_Duplicate_1_q  & !\Add7~3 )))

	.dataa(\string5|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'h698E;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
fiftyfivenm_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = (\string6|filt0|regq[5]~_Duplicate_1_q  & ((\string5|filt0|regq[5]~_Duplicate_1_q  & (\Add7~5  & VCC)) # (!\string5|filt0|regq[5]~_Duplicate_1_q  & (!\Add7~5 )))) # (!\string6|filt0|regq[5]~_Duplicate_1_q  & 
// ((\string5|filt0|regq[5]~_Duplicate_1_q  & (!\Add7~5 )) # (!\string5|filt0|regq[5]~_Duplicate_1_q  & ((\Add7~5 ) # (GND)))))
// \Add7~7  = CARRY((\string6|filt0|regq[5]~_Duplicate_1_q  & (!\string5|filt0|regq[5]~_Duplicate_1_q  & !\Add7~5 )) # (!\string6|filt0|regq[5]~_Duplicate_1_q  & ((!\Add7~5 ) # (!\string5|filt0|regq[5]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'h9617;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
fiftyfivenm_lcell_comb \Add7~8 (
// Equation(s):
// \Add7~8_combout  = ((\string5|filt0|regq[6]~_Duplicate_1_q  $ (\string6|filt0|regq[6]~_Duplicate_1_q  $ (!\Add7~7 )))) # (GND)
// \Add7~9  = CARRY((\string5|filt0|regq[6]~_Duplicate_1_q  & ((\string6|filt0|regq[6]~_Duplicate_1_q ) # (!\Add7~7 ))) # (!\string5|filt0|regq[6]~_Duplicate_1_q  & (\string6|filt0|regq[6]~_Duplicate_1_q  & !\Add7~7 )))

	.dataa(\string5|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~7 ),
	.combout(\Add7~8_combout ),
	.cout(\Add7~9 ));
// synopsys translate_off
defparam \Add7~8 .lut_mask = 16'h698E;
defparam \Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
fiftyfivenm_lcell_comb \Add7~10 (
// Equation(s):
// \Add7~10_combout  = (\string6|filt0|regq[7]~_Duplicate_1_q  & ((\string5|filt0|regq[7]~_Duplicate_1_q  & (\Add7~9  & VCC)) # (!\string5|filt0|regq[7]~_Duplicate_1_q  & (!\Add7~9 )))) # (!\string6|filt0|regq[7]~_Duplicate_1_q  & 
// ((\string5|filt0|regq[7]~_Duplicate_1_q  & (!\Add7~9 )) # (!\string5|filt0|regq[7]~_Duplicate_1_q  & ((\Add7~9 ) # (GND)))))
// \Add7~11  = CARRY((\string6|filt0|regq[7]~_Duplicate_1_q  & (!\string5|filt0|regq[7]~_Duplicate_1_q  & !\Add7~9 )) # (!\string6|filt0|regq[7]~_Duplicate_1_q  & ((!\Add7~9 ) # (!\string5|filt0|regq[7]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[7]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~9 ),
	.combout(\Add7~10_combout ),
	.cout(\Add7~11 ));
// synopsys translate_off
defparam \Add7~10 .lut_mask = 16'h9617;
defparam \Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
fiftyfivenm_lcell_comb \Add7~12 (
// Equation(s):
// \Add7~12_combout  = ((\string6|filt0|regq[8]~_Duplicate_1_q  $ (\string5|filt0|regq[8]~_Duplicate_1_q  $ (!\Add7~11 )))) # (GND)
// \Add7~13  = CARRY((\string6|filt0|regq[8]~_Duplicate_1_q  & ((\string5|filt0|regq[8]~_Duplicate_1_q ) # (!\Add7~11 ))) # (!\string6|filt0|regq[8]~_Duplicate_1_q  & (\string5|filt0|regq[8]~_Duplicate_1_q  & !\Add7~11 )))

	.dataa(\string6|filt0|regq[8]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~11 ),
	.combout(\Add7~12_combout ),
	.cout(\Add7~13 ));
// synopsys translate_off
defparam \Add7~12 .lut_mask = 16'h698E;
defparam \Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
fiftyfivenm_lcell_comb \Add7~14 (
// Equation(s):
// \Add7~14_combout  = (\string6|filt0|regq[9]~_Duplicate_1_q  & ((\string5|filt0|regq[9]~_Duplicate_1_q  & (\Add7~13  & VCC)) # (!\string5|filt0|regq[9]~_Duplicate_1_q  & (!\Add7~13 )))) # (!\string6|filt0|regq[9]~_Duplicate_1_q  & 
// ((\string5|filt0|regq[9]~_Duplicate_1_q  & (!\Add7~13 )) # (!\string5|filt0|regq[9]~_Duplicate_1_q  & ((\Add7~13 ) # (GND)))))
// \Add7~15  = CARRY((\string6|filt0|regq[9]~_Duplicate_1_q  & (!\string5|filt0|regq[9]~_Duplicate_1_q  & !\Add7~13 )) # (!\string6|filt0|regq[9]~_Duplicate_1_q  & ((!\Add7~13 ) # (!\string5|filt0|regq[9]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~13 ),
	.combout(\Add7~14_combout ),
	.cout(\Add7~15 ));
// synopsys translate_off
defparam \Add7~14 .lut_mask = 16'h9617;
defparam \Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
fiftyfivenm_lcell_comb \Add7~16 (
// Equation(s):
// \Add7~16_combout  = ((\string5|filt0|regq[10]~_Duplicate_1_q  $ (\string6|filt0|regq[10]~_Duplicate_1_q  $ (!\Add7~15 )))) # (GND)
// \Add7~17  = CARRY((\string5|filt0|regq[10]~_Duplicate_1_q  & ((\string6|filt0|regq[10]~_Duplicate_1_q ) # (!\Add7~15 ))) # (!\string5|filt0|regq[10]~_Duplicate_1_q  & (\string6|filt0|regq[10]~_Duplicate_1_q  & !\Add7~15 )))

	.dataa(\string5|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~15 ),
	.combout(\Add7~16_combout ),
	.cout(\Add7~17 ));
// synopsys translate_off
defparam \Add7~16 .lut_mask = 16'h698E;
defparam \Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = (\Add8~0_combout  & (\Add7~0_combout  $ (VCC))) # (!\Add8~0_combout  & (\Add7~0_combout  & VCC))
// \Add9~1  = CARRY((\Add8~0_combout  & \Add7~0_combout ))

	.dataa(\Add8~0_combout ),
	.datab(\Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h6688;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (\Add7~2_combout  & ((\Add8~2_combout  & (\Add9~1  & VCC)) # (!\Add8~2_combout  & (!\Add9~1 )))) # (!\Add7~2_combout  & ((\Add8~2_combout  & (!\Add9~1 )) # (!\Add8~2_combout  & ((\Add9~1 ) # (GND)))))
// \Add9~3  = CARRY((\Add7~2_combout  & (!\Add8~2_combout  & !\Add9~1 )) # (!\Add7~2_combout  & ((!\Add9~1 ) # (!\Add8~2_combout ))))

	.dataa(\Add7~2_combout ),
	.datab(\Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'h9617;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
fiftyfivenm_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = ((\Add7~4_combout  $ (\Add8~4_combout  $ (!\Add9~3 )))) # (GND)
// \Add9~5  = CARRY((\Add7~4_combout  & ((\Add8~4_combout ) # (!\Add9~3 ))) # (!\Add7~4_combout  & (\Add8~4_combout  & !\Add9~3 )))

	.dataa(\Add7~4_combout ),
	.datab(\Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'h698E;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
fiftyfivenm_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (\Add7~6_combout  & ((\Add8~6_combout  & (\Add9~5  & VCC)) # (!\Add8~6_combout  & (!\Add9~5 )))) # (!\Add7~6_combout  & ((\Add8~6_combout  & (!\Add9~5 )) # (!\Add8~6_combout  & ((\Add9~5 ) # (GND)))))
// \Add9~7  = CARRY((\Add7~6_combout  & (!\Add8~6_combout  & !\Add9~5 )) # (!\Add7~6_combout  & ((!\Add9~5 ) # (!\Add8~6_combout ))))

	.dataa(\Add7~6_combout ),
	.datab(\Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'h9617;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = ((\Add8~8_combout  $ (\Add7~8_combout  $ (!\Add9~7 )))) # (GND)
// \Add9~9  = CARRY((\Add8~8_combout  & ((\Add7~8_combout ) # (!\Add9~7 ))) # (!\Add8~8_combout  & (\Add7~8_combout  & !\Add9~7 )))

	.dataa(\Add8~8_combout ),
	.datab(\Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'h698E;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
fiftyfivenm_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (\Add8~10_combout  & ((\Add7~10_combout  & (\Add9~9  & VCC)) # (!\Add7~10_combout  & (!\Add9~9 )))) # (!\Add8~10_combout  & ((\Add7~10_combout  & (!\Add9~9 )) # (!\Add7~10_combout  & ((\Add9~9 ) # (GND)))))
// \Add9~11  = CARRY((\Add8~10_combout  & (!\Add7~10_combout  & !\Add9~9 )) # (!\Add8~10_combout  & ((!\Add9~9 ) # (!\Add7~10_combout ))))

	.dataa(\Add8~10_combout ),
	.datab(\Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'h9617;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = ((\Add8~12_combout  $ (\Add7~12_combout  $ (!\Add9~11 )))) # (GND)
// \Add9~13  = CARRY((\Add8~12_combout  & ((\Add7~12_combout ) # (!\Add9~11 ))) # (!\Add8~12_combout  & (\Add7~12_combout  & !\Add9~11 )))

	.dataa(\Add8~12_combout ),
	.datab(\Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'h698E;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = (\Add8~14_combout  & ((\Add7~14_combout  & (\Add9~13  & VCC)) # (!\Add7~14_combout  & (!\Add9~13 )))) # (!\Add8~14_combout  & ((\Add7~14_combout  & (!\Add9~13 )) # (!\Add7~14_combout  & ((\Add9~13 ) # (GND)))))
// \Add9~15  = CARRY((\Add8~14_combout  & (!\Add7~14_combout  & !\Add9~13 )) # (!\Add8~14_combout  & ((!\Add9~13 ) # (!\Add7~14_combout ))))

	.dataa(\Add8~14_combout ),
	.datab(\Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout(\Add9~15 ));
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'h9617;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \Add9~16 (
// Equation(s):
// \Add9~16_combout  = ((\Add8~16_combout  $ (\Add7~16_combout  $ (!\Add9~15 )))) # (GND)
// \Add9~17  = CARRY((\Add8~16_combout  & ((\Add7~16_combout ) # (!\Add9~15 ))) # (!\Add8~16_combout  & (\Add7~16_combout  & !\Add9~15 )))

	.dataa(\Add8~16_combout ),
	.datab(\Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~15 ),
	.combout(\Add9~16_combout ),
	.cout(\Add9~17 ));
// synopsys translate_off
defparam \Add9~16 .lut_mask = 16'h698E;
defparam \Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][8]~7 (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][8]~7_combout  = (\Add9~0_combout  & (((\Add9~2_combout )))) # (!\Add9~0_combout  & (!\Add9~2_combout  & ((\Add9~4_combout ) # (\Add9~6_combout ))))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][8]~7 .lut_mask = 16'hC3C2;
defparam \effect|Mult0|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][6]~4 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][6]~4_combout  = (\Add9~10_combout ) # ((\Add9~14_combout ) # ((\Add9~12_combout ) # (\Add9~8_combout )))

	.dataa(\Add9~10_combout ),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][6]~4 .lut_mask = 16'hFFFE;
defparam \effect|Mult0|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][7]~8 (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][7]~8_combout  = (!\Add9~0_combout  & ((\Add9~4_combout ) # ((\Add9~2_combout ) # (\Add9~6_combout ))))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][7]~8 .lut_mask = 16'h3332;
defparam \effect|Mult0|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][3]~combout  = \Add9~14_combout  $ (((\Add9~10_combout ) # ((\Add9~12_combout ) # (\Add9~8_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][3] .lut_mask = 16'h3336;
defparam \effect|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][2]~9 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][2]~9_combout  = \Add9~12_combout  $ (((\Add9~10_combout ) # (\Add9~8_combout )))

	.dataa(\Add9~10_combout ),
	.datab(gnd),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][2]~9 .lut_mask = 16'h0F5A;
defparam \effect|Mult0|mult_core|romout[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][6]~10 (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][6]~10_combout  = (\Add9~4_combout ) # ((\Add9~0_combout ) # ((\Add9~2_combout ) # (\Add9~6_combout )))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][6]~10 .lut_mask = 16'hFFFE;
defparam \effect|Mult0|mult_core|romout[0][6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][9]~11 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][9]~11_combout  = \Add9~10_combout  $ (\Add9~8_combout )

	.dataa(\Add9~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][9]~11 .lut_mask = 16'h55AA;
defparam \effect|Mult0|mult_core|romout[1][9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\Add9~8_combout  & (\effect|Mult0|mult_core|romout[0][6]~10_combout  $ (VCC))) # (!\Add9~8_combout  & (\effect|Mult0|mult_core|romout[0][6]~10_combout  & VCC))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\Add9~8_combout  & \effect|Mult0|mult_core|romout[0][6]~10_combout ))

	.dataa(\Add9~8_combout ),
	.datab(\effect|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\effect|Mult0|mult_core|romout[1][9]~11_combout  & ((\effect|Mult0|mult_core|romout[0][6]~10_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\effect|Mult0|mult_core|romout[0][6]~10_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\effect|Mult0|mult_core|romout[1][9]~11_combout  & ((\effect|Mult0|mult_core|romout[0][6]~10_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\effect|Mult0|mult_core|romout[0][6]~10_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\effect|Mult0|mult_core|romout[1][9]~11_combout  & (!\effect|Mult0|mult_core|romout[0][6]~10_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\effect|Mult0|mult_core|romout[1][9]~11_combout  & ((!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\effect|Mult0|mult_core|romout[0][6]~10_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[1][9]~11_combout ),
	.datab(\effect|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\effect|Mult0|mult_core|romout[1][2]~9_combout  $ (\effect|Mult0|mult_core|romout[0][6]~10_combout  $ (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\effect|Mult0|mult_core|romout[1][2]~9_combout  & ((\effect|Mult0|mult_core|romout[0][6]~10_combout ) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\effect|Mult0|mult_core|romout[1][2]~9_combout  & (\effect|Mult0|mult_core|romout[0][6]~10_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\effect|Mult0|mult_core|romout[1][2]~9_combout ),
	.datab(\effect|Mult0|mult_core|romout[0][6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\effect|Mult0|mult_core|romout[0][7]~8_combout  & ((\effect|Mult0|mult_core|romout[1][3]~combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\effect|Mult0|mult_core|romout[1][3]~combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\effect|Mult0|mult_core|romout[0][7]~8_combout  & ((\effect|Mult0|mult_core|romout[1][3]~combout  & 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\effect|Mult0|mult_core|romout[1][3]~combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\effect|Mult0|mult_core|romout[0][7]~8_combout  & (!\effect|Mult0|mult_core|romout[1][3]~combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\effect|Mult0|mult_core|romout[0][7]~8_combout  & ((!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\effect|Mult0|mult_core|romout[1][3]~combout ))))

	.dataa(\effect|Mult0|mult_core|romout[0][7]~8_combout ),
	.datab(\effect|Mult0|mult_core|romout[1][3]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\effect|Mult0|mult_core|romout[0][8]~7_combout  $ (\effect|Mult0|mult_core|romout[1][6]~4_combout  $ (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\effect|Mult0|mult_core|romout[0][8]~7_combout  & ((\effect|Mult0|mult_core|romout[1][6]~4_combout ) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\effect|Mult0|mult_core|romout[0][8]~7_combout  & (\effect|Mult0|mult_core|romout[1][6]~4_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\effect|Mult0|mult_core|romout[0][8]~7_combout ),
	.datab(\effect|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\Add9~16_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\Add9~16_combout  & 
// (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\Add9~16_combout  & \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\Add9~16_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N31
dffeas \string4|filt0|regq[11]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N31
dffeas \string3|filt0|regq[11]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
fiftyfivenm_lcell_comb \Add8~18 (
// Equation(s):
// \Add8~18_combout  = (\string4|filt0|regq[11]~_Duplicate_1_q  & ((\string3|filt0|regq[11]~_Duplicate_1_q  & (\Add8~17  & VCC)) # (!\string3|filt0|regq[11]~_Duplicate_1_q  & (!\Add8~17 )))) # (!\string4|filt0|regq[11]~_Duplicate_1_q  & 
// ((\string3|filt0|regq[11]~_Duplicate_1_q  & (!\Add8~17 )) # (!\string3|filt0|regq[11]~_Duplicate_1_q  & ((\Add8~17 ) # (GND)))))
// \Add8~19  = CARRY((\string4|filt0|regq[11]~_Duplicate_1_q  & (!\string3|filt0|regq[11]~_Duplicate_1_q  & !\Add8~17 )) # (!\string4|filt0|regq[11]~_Duplicate_1_q  & ((!\Add8~17 ) # (!\string3|filt0|regq[11]~_Duplicate_1_q ))))

	.dataa(\string4|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~17 ),
	.combout(\Add8~18_combout ),
	.cout(\Add8~19 ));
// synopsys translate_off
defparam \Add8~18 .lut_mask = 16'h9617;
defparam \Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y33_N31
dffeas \string5|filt0|regq[11]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \string6|filt0|regq[11]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
fiftyfivenm_lcell_comb \Add7~18 (
// Equation(s):
// \Add7~18_combout  = (\string5|filt0|regq[11]~_Duplicate_1_q  & ((\string6|filt0|regq[11]~_Duplicate_1_q  & (\Add7~17  & VCC)) # (!\string6|filt0|regq[11]~_Duplicate_1_q  & (!\Add7~17 )))) # (!\string5|filt0|regq[11]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[11]~_Duplicate_1_q  & (!\Add7~17 )) # (!\string6|filt0|regq[11]~_Duplicate_1_q  & ((\Add7~17 ) # (GND)))))
// \Add7~19  = CARRY((\string5|filt0|regq[11]~_Duplicate_1_q  & (!\string6|filt0|regq[11]~_Duplicate_1_q  & !\Add7~17 )) # (!\string5|filt0|regq[11]~_Duplicate_1_q  & ((!\Add7~17 ) # (!\string6|filt0|regq[11]~_Duplicate_1_q ))))

	.dataa(\string5|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~17 ),
	.combout(\Add7~18_combout ),
	.cout(\Add7~19 ));
// synopsys translate_off
defparam \Add7~18 .lut_mask = 16'h9617;
defparam \Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
fiftyfivenm_lcell_comb \Add9~18 (
// Equation(s):
// \Add9~18_combout  = (\Add8~18_combout  & ((\Add7~18_combout  & (\Add9~17  & VCC)) # (!\Add7~18_combout  & (!\Add9~17 )))) # (!\Add8~18_combout  & ((\Add7~18_combout  & (!\Add9~17 )) # (!\Add7~18_combout  & ((\Add9~17 ) # (GND)))))
// \Add9~19  = CARRY((\Add8~18_combout  & (!\Add7~18_combout  & !\Add9~17 )) # (!\Add8~18_combout  & ((!\Add9~17 ) # (!\Add7~18_combout ))))

	.dataa(\Add8~18_combout ),
	.datab(\Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~17 ),
	.combout(\Add9~18_combout ),
	.cout(\Add9~19 ));
// synopsys translate_off
defparam \Add9~18 .lut_mask = 16'h9617;
defparam \Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][9]~24 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][9]~24_combout  = \Add9~18_combout  $ (\Add9~16_combout )

	.dataa(\Add9~18_combout ),
	.datab(gnd),
	.datac(\Add9~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][9]~24 .lut_mask = 16'h5A5A;
defparam \effect|Mult0|mult_core|romout[2][9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][9]~6_combout  = (\Add9~4_combout  & ((\Add9~0_combout ) # ((\Add9~2_combout )))) # (!\Add9~4_combout  & (!\Add9~0_combout  & (!\Add9~2_combout  & \Add9~6_combout )))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][9]~6 .lut_mask = 16'hA9A8;
defparam \effect|Mult0|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\effect|Mult0|mult_core|romout[0][9]~6_combout  & ((\effect|Mult0|mult_core|romout[1][6]~4_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\effect|Mult0|mult_core|romout[1][6]~4_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\effect|Mult0|mult_core|romout[0][9]~6_combout  & ((\effect|Mult0|mult_core|romout[1][6]~4_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\effect|Mult0|mult_core|romout[1][6]~4_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\effect|Mult0|mult_core|romout[0][9]~6_combout  & (!\effect|Mult0|mult_core|romout[1][6]~4_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\effect|Mult0|mult_core|romout[0][9]~6_combout  & ((!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\effect|Mult0|mult_core|romout[1][6]~4_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[0][9]~6_combout ),
	.datab(\effect|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\effect|Mult0|mult_core|romout[2][9]~24_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\effect|Mult0|mult_core|romout[2][9]~24_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\effect|Mult0|mult_core|romout[2][9]~24_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\effect|Mult0|mult_core|romout[2][9]~24_combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[2][9]~24_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \string6|filt0|regq[12]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N1
dffeas \string5|filt0|regq[12]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
fiftyfivenm_lcell_comb \Add7~20 (
// Equation(s):
// \Add7~20_combout  = ((\string6|filt0|regq[12]~_Duplicate_1_q  $ (\string5|filt0|regq[12]~_Duplicate_1_q  $ (!\Add7~19 )))) # (GND)
// \Add7~21  = CARRY((\string6|filt0|regq[12]~_Duplicate_1_q  & ((\string5|filt0|regq[12]~_Duplicate_1_q ) # (!\Add7~19 ))) # (!\string6|filt0|regq[12]~_Duplicate_1_q  & (\string5|filt0|regq[12]~_Duplicate_1_q  & !\Add7~19 )))

	.dataa(\string6|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~19 ),
	.combout(\Add7~20_combout ),
	.cout(\Add7~21 ));
// synopsys translate_off
defparam \Add7~20 .lut_mask = 16'h698E;
defparam \Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y33_N1
dffeas \string3|filt0|regq[12]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N1
dffeas \string4|filt0|regq[12]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
fiftyfivenm_lcell_comb \Add8~20 (
// Equation(s):
// \Add8~20_combout  = ((\string3|filt0|regq[12]~_Duplicate_1_q  $ (\string4|filt0|regq[12]~_Duplicate_1_q  $ (!\Add8~19 )))) # (GND)
// \Add8~21  = CARRY((\string3|filt0|regq[12]~_Duplicate_1_q  & ((\string4|filt0|regq[12]~_Duplicate_1_q ) # (!\Add8~19 ))) # (!\string3|filt0|regq[12]~_Duplicate_1_q  & (\string4|filt0|regq[12]~_Duplicate_1_q  & !\Add8~19 )))

	.dataa(\string3|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\string4|filt0|regq[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~19 ),
	.combout(\Add8~20_combout ),
	.cout(\Add8~21 ));
// synopsys translate_off
defparam \Add8~20 .lut_mask = 16'h698E;
defparam \Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \Add9~20 (
// Equation(s):
// \Add9~20_combout  = ((\Add7~20_combout  $ (\Add8~20_combout  $ (!\Add9~19 )))) # (GND)
// \Add9~21  = CARRY((\Add7~20_combout  & ((\Add8~20_combout ) # (!\Add9~19 ))) # (!\Add7~20_combout  & (\Add8~20_combout  & !\Add9~19 )))

	.dataa(\Add7~20_combout ),
	.datab(\Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~19 ),
	.combout(\Add9~20_combout ),
	.cout(\Add9~21 ));
// synopsys translate_off
defparam \Add9~20 .lut_mask = 16'h698E;
defparam \Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][2]~23 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][2]~23_combout  = \Add9~20_combout  $ (((\Add9~18_combout ) # (\Add9~16_combout )))

	.dataa(\Add9~18_combout ),
	.datab(gnd),
	.datac(\Add9~16_combout ),
	.datad(\Add9~20_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][2]~23 .lut_mask = 16'h05FA;
defparam \effect|Mult0|mult_core|romout[2][2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][10]~5_combout  = (\Add9~6_combout  & ((\Add9~4_combout ) # ((\Add9~0_combout ) # (\Add9~2_combout ))))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hFE00;
defparam \effect|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\effect|Mult0|mult_core|romout[0][10]~5_combout  $ (\effect|Mult0|mult_core|romout[1][6]~4_combout  $ (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\effect|Mult0|mult_core|romout[0][10]~5_combout  & ((\effect|Mult0|mult_core|romout[1][6]~4_combout ) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\effect|Mult0|mult_core|romout[0][10]~5_combout  & (\effect|Mult0|mult_core|romout[1][6]~4_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\effect|Mult0|mult_core|romout[0][10]~5_combout ),
	.datab(\effect|Mult0|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\effect|Mult0|mult_core|romout[2][2]~23_combout  $ (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\effect|Mult0|mult_core|romout[2][2]~23_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\effect|Mult0|mult_core|romout[2][2]~23_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\effect|Mult0|mult_core|romout[2][2]~23_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y22_N0
fiftyfivenm_mac_mult \effect|Mult1|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.datab({\effect|filt0|regq[23]~70_combout ,\effect|filt0|regq[22]~68_combout ,\effect|filt0|regq[21]~66_combout ,\effect|filt0|regq[20]~64_combout ,\effect|filt0|regq[19]~62_combout ,\effect|filt0|regq[18]~60_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\effect|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \effect|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \effect|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \effect|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \effect|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \effect|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y22_N2
fiftyfivenm_mac_out \effect|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\effect|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT17 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT14 ,
\effect|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT12 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT9 ,
\effect|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT7 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\effect|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT2 ,\effect|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\effect|Mult1|auto_generated|mac_mult3~dataout ,\effect|Mult1|auto_generated|mac_mult3~16 ,
\effect|Mult1|auto_generated|mac_mult3~15 ,\effect|Mult1|auto_generated|mac_mult3~14 ,\effect|Mult1|auto_generated|mac_mult3~13 ,\effect|Mult1|auto_generated|mac_mult3~12 ,\effect|Mult1|auto_generated|mac_mult3~11 ,\effect|Mult1|auto_generated|mac_mult3~10 ,
\effect|Mult1|auto_generated|mac_mult3~9 ,\effect|Mult1|auto_generated|mac_mult3~8 ,\effect|Mult1|auto_generated|mac_mult3~7 ,\effect|Mult1|auto_generated|mac_mult3~6 ,\effect|Mult1|auto_generated|mac_mult3~5 ,\effect|Mult1|auto_generated|mac_mult3~4 ,
\effect|Mult1|auto_generated|mac_mult3~3 ,\effect|Mult1|auto_generated|mac_mult3~2 ,\effect|Mult1|auto_generated|mac_mult3~1 ,\effect|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\effect|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \effect|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: FF_X40_Y28_N3
dffeas \string4|filt0|regq[13]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \string3|filt0|regq[13]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
fiftyfivenm_lcell_comb \Add8~22 (
// Equation(s):
// \Add8~22_combout  = (\string4|filt0|regq[13]~_Duplicate_1_q  & ((\string3|filt0|regq[13]~_Duplicate_1_q  & (\Add8~21  & VCC)) # (!\string3|filt0|regq[13]~_Duplicate_1_q  & (!\Add8~21 )))) # (!\string4|filt0|regq[13]~_Duplicate_1_q  & 
// ((\string3|filt0|regq[13]~_Duplicate_1_q  & (!\Add8~21 )) # (!\string3|filt0|regq[13]~_Duplicate_1_q  & ((\Add8~21 ) # (GND)))))
// \Add8~23  = CARRY((\string4|filt0|regq[13]~_Duplicate_1_q  & (!\string3|filt0|regq[13]~_Duplicate_1_q  & !\Add8~21 )) # (!\string4|filt0|regq[13]~_Duplicate_1_q  & ((!\Add8~21 ) # (!\string3|filt0|regq[13]~_Duplicate_1_q ))))

	.dataa(\string4|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~21 ),
	.combout(\Add8~22_combout ),
	.cout(\Add8~23 ));
// synopsys translate_off
defparam \Add8~22 .lut_mask = 16'h9617;
defparam \Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y32_N3
dffeas \string5|filt0|regq[13]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \string6|filt0|regq[13]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
fiftyfivenm_lcell_comb \Add7~22 (
// Equation(s):
// \Add7~22_combout  = (\string5|filt0|regq[13]~_Duplicate_1_q  & ((\string6|filt0|regq[13]~_Duplicate_1_q  & (\Add7~21  & VCC)) # (!\string6|filt0|regq[13]~_Duplicate_1_q  & (!\Add7~21 )))) # (!\string5|filt0|regq[13]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[13]~_Duplicate_1_q  & (!\Add7~21 )) # (!\string6|filt0|regq[13]~_Duplicate_1_q  & ((\Add7~21 ) # (GND)))))
// \Add7~23  = CARRY((\string5|filt0|regq[13]~_Duplicate_1_q  & (!\string6|filt0|regq[13]~_Duplicate_1_q  & !\Add7~21 )) # (!\string5|filt0|regq[13]~_Duplicate_1_q  & ((!\Add7~21 ) # (!\string6|filt0|regq[13]~_Duplicate_1_q ))))

	.dataa(\string5|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~21 ),
	.combout(\Add7~22_combout ),
	.cout(\Add7~23 ));
// synopsys translate_off
defparam \Add7~22 .lut_mask = 16'h9617;
defparam \Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \Add9~22 (
// Equation(s):
// \Add9~22_combout  = (\Add8~22_combout  & ((\Add7~22_combout  & (\Add9~21  & VCC)) # (!\Add7~22_combout  & (!\Add9~21 )))) # (!\Add8~22_combout  & ((\Add7~22_combout  & (!\Add9~21 )) # (!\Add7~22_combout  & ((\Add9~21 ) # (GND)))))
// \Add9~23  = CARRY((\Add8~22_combout  & (!\Add7~22_combout  & !\Add9~21 )) # (!\Add8~22_combout  & ((!\Add9~21 ) # (!\Add7~22_combout ))))

	.dataa(\Add8~22_combout ),
	.datab(\Add7~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~21 ),
	.combout(\Add9~22_combout ),
	.cout(\Add9~23 ));
// synopsys translate_off
defparam \Add9~22 .lut_mask = 16'h9617;
defparam \Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][6]~21 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][6]~21_combout  = (\Add9~18_combout ) # ((\Add9~20_combout ) # ((\Add9~16_combout ) # (\Add9~22_combout )))

	.dataa(\Add9~18_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add9~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][6]~21 .lut_mask = 16'hFFFE;
defparam \effect|Mult0|mult_core|romout[2][6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N7
dffeas \string3|filt0|regq[15]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N7
dffeas \string4|filt0|regq[15]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N5
dffeas \string4|filt0|regq[14]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N5
dffeas \string3|filt0|regq[14]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
fiftyfivenm_lcell_comb \Add8~24 (
// Equation(s):
// \Add8~24_combout  = ((\string4|filt0|regq[14]~_Duplicate_1_q  $ (\string3|filt0|regq[14]~_Duplicate_1_q  $ (!\Add8~23 )))) # (GND)
// \Add8~25  = CARRY((\string4|filt0|regq[14]~_Duplicate_1_q  & ((\string3|filt0|regq[14]~_Duplicate_1_q ) # (!\Add8~23 ))) # (!\string4|filt0|regq[14]~_Duplicate_1_q  & (\string3|filt0|regq[14]~_Duplicate_1_q  & !\Add8~23 )))

	.dataa(\string4|filt0|regq[14]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~23 ),
	.combout(\Add8~24_combout ),
	.cout(\Add8~25 ));
// synopsys translate_off
defparam \Add8~24 .lut_mask = 16'h698E;
defparam \Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
fiftyfivenm_lcell_comb \Add8~26 (
// Equation(s):
// \Add8~26_combout  = (\string3|filt0|regq[15]~_Duplicate_1_q  & ((\string4|filt0|regq[15]~_Duplicate_1_q  & (\Add8~25  & VCC)) # (!\string4|filt0|regq[15]~_Duplicate_1_q  & (!\Add8~25 )))) # (!\string3|filt0|regq[15]~_Duplicate_1_q  & 
// ((\string4|filt0|regq[15]~_Duplicate_1_q  & (!\Add8~25 )) # (!\string4|filt0|regq[15]~_Duplicate_1_q  & ((\Add8~25 ) # (GND)))))
// \Add8~27  = CARRY((\string3|filt0|regq[15]~_Duplicate_1_q  & (!\string4|filt0|regq[15]~_Duplicate_1_q  & !\Add8~25 )) # (!\string3|filt0|regq[15]~_Duplicate_1_q  & ((!\Add8~25 ) # (!\string4|filt0|regq[15]~_Duplicate_1_q ))))

	.dataa(\string3|filt0|regq[15]~_Duplicate_1_q ),
	.datab(\string4|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~25 ),
	.combout(\Add8~26_combout ),
	.cout(\Add8~27 ));
// synopsys translate_off
defparam \Add8~26 .lut_mask = 16'h9617;
defparam \Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \string6|filt0|regq[15]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N7
dffeas \string5|filt0|regq[15]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \string6|filt0|regq[14]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N5
dffeas \string5|filt0|regq[14]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
fiftyfivenm_lcell_comb \Add7~24 (
// Equation(s):
// \Add7~24_combout  = ((\string6|filt0|regq[14]~_Duplicate_1_q  $ (\string5|filt0|regq[14]~_Duplicate_1_q  $ (!\Add7~23 )))) # (GND)
// \Add7~25  = CARRY((\string6|filt0|regq[14]~_Duplicate_1_q  & ((\string5|filt0|regq[14]~_Duplicate_1_q ) # (!\Add7~23 ))) # (!\string6|filt0|regq[14]~_Duplicate_1_q  & (\string5|filt0|regq[14]~_Duplicate_1_q  & !\Add7~23 )))

	.dataa(\string6|filt0|regq[14]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~23 ),
	.combout(\Add7~24_combout ),
	.cout(\Add7~25 ));
// synopsys translate_off
defparam \Add7~24 .lut_mask = 16'h698E;
defparam \Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
fiftyfivenm_lcell_comb \Add7~26 (
// Equation(s):
// \Add7~26_combout  = (\string6|filt0|regq[15]~_Duplicate_1_q  & ((\string5|filt0|regq[15]~_Duplicate_1_q  & (\Add7~25  & VCC)) # (!\string5|filt0|regq[15]~_Duplicate_1_q  & (!\Add7~25 )))) # (!\string6|filt0|regq[15]~_Duplicate_1_q  & 
// ((\string5|filt0|regq[15]~_Duplicate_1_q  & (!\Add7~25 )) # (!\string5|filt0|regq[15]~_Duplicate_1_q  & ((\Add7~25 ) # (GND)))))
// \Add7~27  = CARRY((\string6|filt0|regq[15]~_Duplicate_1_q  & (!\string5|filt0|regq[15]~_Duplicate_1_q  & !\Add7~25 )) # (!\string6|filt0|regq[15]~_Duplicate_1_q  & ((!\Add7~25 ) # (!\string5|filt0|regq[15]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[15]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~25 ),
	.combout(\Add7~26_combout ),
	.cout(\Add7~27 ));
// synopsys translate_off
defparam \Add7~26 .lut_mask = 16'h9617;
defparam \Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \Add9~24 (
// Equation(s):
// \Add9~24_combout  = ((\Add8~24_combout  $ (\Add7~24_combout  $ (!\Add9~23 )))) # (GND)
// \Add9~25  = CARRY((\Add8~24_combout  & ((\Add7~24_combout ) # (!\Add9~23 ))) # (!\Add8~24_combout  & (\Add7~24_combout  & !\Add9~23 )))

	.dataa(\Add8~24_combout ),
	.datab(\Add7~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~23 ),
	.combout(\Add9~24_combout ),
	.cout(\Add9~25 ));
// synopsys translate_off
defparam \Add9~24 .lut_mask = 16'h698E;
defparam \Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \Add9~26 (
// Equation(s):
// \Add9~26_combout  = (\Add8~26_combout  & ((\Add7~26_combout  & (\Add9~25  & VCC)) # (!\Add7~26_combout  & (!\Add9~25 )))) # (!\Add8~26_combout  & ((\Add7~26_combout  & (!\Add9~25 )) # (!\Add7~26_combout  & ((\Add9~25 ) # (GND)))))
// \Add9~27  = CARRY((\Add8~26_combout  & (!\Add7~26_combout  & !\Add9~25 )) # (!\Add8~26_combout  & ((!\Add9~25 ) # (!\Add7~26_combout ))))

	.dataa(\Add8~26_combout ),
	.datab(\Add7~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~25 ),
	.combout(\Add9~26_combout ),
	.cout(\Add9~27 ));
// synopsys translate_off
defparam \Add9~26 .lut_mask = 16'h9617;
defparam \Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][1]~22 (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][1]~22_combout  = \Add9~26_combout  $ (\Add9~24_combout )

	.dataa(gnd),
	.datab(\Add9~26_combout ),
	.datac(\Add9~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][1]~22 .lut_mask = 16'h3C3C;
defparam \effect|Mult0|mult_core|romout[3][1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\effect|Mult0|mult_core|romout[2][6]~21_combout  & (\Add9~24_combout  $ (VCC))) # (!\effect|Mult0|mult_core|romout[2][6]~21_combout  & (\Add9~24_combout  & VCC))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\effect|Mult0|mult_core|romout[2][6]~21_combout  & \Add9~24_combout ))

	.dataa(\effect|Mult0|mult_core|romout[2][6]~21_combout ),
	.datab(\Add9~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = (\effect|Mult0|mult_core|romout[2][6]~21_combout  & ((\effect|Mult0|mult_core|romout[3][1]~22_combout  & (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  & VCC)) # 
// (!\effect|Mult0|mult_core|romout[3][1]~22_combout  & (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )))) # (!\effect|Mult0|mult_core|romout[2][6]~21_combout  & ((\effect|Mult0|mult_core|romout[3][1]~22_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # (!\effect|Mult0|mult_core|romout[3][1]~22_combout  & ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (GND)))))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\effect|Mult0|mult_core|romout[2][6]~21_combout  & (!\effect|Mult0|mult_core|romout[3][1]~22_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # 
// (!\effect|Mult0|mult_core|romout[2][6]~21_combout  & ((!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (!\effect|Mult0|mult_core|romout[3][1]~22_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[2][6]~21_combout ),
	.datab(\effect|Mult0|mult_core|romout[3][1]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][9]~1 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][9]~1_combout  = (\Add9~10_combout  & (((\Add9~12_combout )))) # (!\Add9~10_combout  & ((\Add9~12_combout  & ((\Add9~8_combout ))) # (!\Add9~12_combout  & (\Add9~14_combout  & !\Add9~8_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][9]~1 .lut_mask = 16'hF0A4;
defparam \effect|Mult0|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][8]~2_combout  = (\Add9~10_combout  & (((\Add9~8_combout )))) # (!\Add9~10_combout  & (!\Add9~8_combout  & ((\Add9~14_combout ) # (\Add9~12_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'hAA54;
defparam \effect|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][7]~3 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][7]~3_combout  = (!\Add9~8_combout  & ((\Add9~10_combout ) # ((\Add9~14_combout ) # (\Add9~12_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][7]~3 .lut_mask = 16'h00FE;
defparam \effect|Mult0|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\effect|Mult0|mult_core|romout[1][7]~3_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\effect|Mult0|mult_core|romout[1][7]~3_combout  & 
// ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\effect|Mult0|mult_core|romout[1][7]~3_combout ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\effect|Mult0|mult_core|romout[1][8]~2_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\effect|Mult0|mult_core|romout[1][8]~2_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\effect|Mult0|mult_core|romout[1][8]~2_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|romout[1][8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\effect|Mult0|mult_core|romout[1][9]~1_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\effect|Mult0|mult_core|romout[1][9]~1_combout  & 
// ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\effect|Mult0|mult_core|romout[1][9]~1_combout ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|romout[1][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][3] (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][3]~combout  = \Add9~22_combout  $ (((\Add9~18_combout ) # ((\Add9~20_combout ) # (\Add9~16_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add9~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][3] .lut_mask = 16'h01FE;
defparam \effect|Mult0|mult_core|romout[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\effect|Mult0|mult_core|romout[2][3]~combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\effect|Mult0|mult_core|romout[2][3]~combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\effect|Mult0|mult_core|romout[2][3]~combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\effect|Mult0|mult_core|romout[2][3]~combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[2][3]~combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ))))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
fiftyfivenm_lcell_comb \effect|filt0|del~5 (
// Equation(s):
// \effect|filt0|del~5_combout  = (\effect|filt0|del[0][18]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\effect|filt0|del[0][18]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~5_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~5 .lut_mask = 16'hC0C0;
defparam \effect|filt0|del~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \effect|filt0|del[1][18] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][18] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
fiftyfivenm_lcell_comb \effect|filt0|del~6 (
// Equation(s):
// \effect|filt0|del~6_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][17]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][17]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~6_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~6 .lut_mask = 16'hF000;
defparam \effect|filt0|del~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N25
dffeas \effect|filt0|del[1][17] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][17] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
fiftyfivenm_lcell_comb \effect|filt0|del~8 (
// Equation(s):
// \effect|filt0|del~8_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][15]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][15]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~8_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~8 .lut_mask = 16'hF000;
defparam \effect|filt0|del~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N27
dffeas \effect|filt0|del[1][15] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][15] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
fiftyfivenm_lcell_comb \effect|filt0|del~11 (
// Equation(s):
// \effect|filt0|del~11_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][12]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~11_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~11 .lut_mask = 16'hF000;
defparam \effect|filt0|del~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \effect|filt0|del[1][12] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][12] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
fiftyfivenm_lcell_comb \effect|filt0|del~15 (
// Equation(s):
// \effect|filt0|del~15_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][8]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][8]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~15_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~15 .lut_mask = 16'hF000;
defparam \effect|filt0|del~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N21
dffeas \effect|filt0|del[1][8] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][8] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
fiftyfivenm_lcell_comb \effect|filt0|del~17 (
// Equation(s):
// \effect|filt0|del~17_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][6]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~17_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~17 .lut_mask = 16'hF000;
defparam \effect|filt0|del~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N25
dffeas \effect|filt0|del[1][6] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][6] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
fiftyfivenm_lcell_comb \effect|filt0|del~19 (
// Equation(s):
// \effect|filt0|del~19_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][4]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~19_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~19 .lut_mask = 16'hF000;
defparam \effect|filt0|del~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N3
dffeas \effect|filt0|del[1][4] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][4] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N4
fiftyfivenm_lcell_comb \effect|filt0|del~21 (
// Equation(s):
// \effect|filt0|del~21_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][2]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~21_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~21 .lut_mask = 16'hF000;
defparam \effect|filt0|del~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N5
dffeas \effect|filt0|del[1][2] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][2] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
fiftyfivenm_lcell_comb \effect|filt0|regq[0]~24 (
// Equation(s):
// \effect|filt0|regq[0]~24_combout  = (\effect|filt0|del[1][1]~q  & (\effect|filt0|del[0][1]~q  $ (VCC))) # (!\effect|filt0|del[1][1]~q  & (\effect|filt0|del[0][1]~q  & VCC))
// \effect|filt0|regq[0]~25  = CARRY((\effect|filt0|del[1][1]~q  & \effect|filt0|del[0][1]~q ))

	.dataa(\effect|filt0|del[1][1]~q ),
	.datab(\effect|filt0|del[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|filt0|regq[0]~24_combout ),
	.cout(\effect|filt0|regq[0]~25 ));
// synopsys translate_off
defparam \effect|filt0|regq[0]~24 .lut_mask = 16'h6688;
defparam \effect|filt0|regq[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N10
fiftyfivenm_lcell_comb \effect|filt0|regq[1]~26 (
// Equation(s):
// \effect|filt0|regq[1]~26_combout  = (\effect|filt0|del[0][2]~q  & ((\effect|filt0|del[1][2]~q  & (\effect|filt0|regq[0]~25  & VCC)) # (!\effect|filt0|del[1][2]~q  & (!\effect|filt0|regq[0]~25 )))) # (!\effect|filt0|del[0][2]~q  & 
// ((\effect|filt0|del[1][2]~q  & (!\effect|filt0|regq[0]~25 )) # (!\effect|filt0|del[1][2]~q  & ((\effect|filt0|regq[0]~25 ) # (GND)))))
// \effect|filt0|regq[1]~27  = CARRY((\effect|filt0|del[0][2]~q  & (!\effect|filt0|del[1][2]~q  & !\effect|filt0|regq[0]~25 )) # (!\effect|filt0|del[0][2]~q  & ((!\effect|filt0|regq[0]~25 ) # (!\effect|filt0|del[1][2]~q ))))

	.dataa(\effect|filt0|del[0][2]~q ),
	.datab(\effect|filt0|del[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[0]~25 ),
	.combout(\effect|filt0|regq[1]~26_combout ),
	.cout(\effect|filt0|regq[1]~27 ));
// synopsys translate_off
defparam \effect|filt0|regq[1]~26 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
fiftyfivenm_lcell_comb \effect|filt0|regq[2]~28 (
// Equation(s):
// \effect|filt0|regq[2]~28_combout  = ((\effect|filt0|del[1][3]~q  $ (\effect|filt0|del[0][3]~q  $ (!\effect|filt0|regq[1]~27 )))) # (GND)
// \effect|filt0|regq[2]~29  = CARRY((\effect|filt0|del[1][3]~q  & ((\effect|filt0|del[0][3]~q ) # (!\effect|filt0|regq[1]~27 ))) # (!\effect|filt0|del[1][3]~q  & (\effect|filt0|del[0][3]~q  & !\effect|filt0|regq[1]~27 )))

	.dataa(\effect|filt0|del[1][3]~q ),
	.datab(\effect|filt0|del[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[1]~27 ),
	.combout(\effect|filt0|regq[2]~28_combout ),
	.cout(\effect|filt0|regq[2]~29 ));
// synopsys translate_off
defparam \effect|filt0|regq[2]~28 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N14
fiftyfivenm_lcell_comb \effect|filt0|regq[3]~30 (
// Equation(s):
// \effect|filt0|regq[3]~30_combout  = (\effect|filt0|del[0][4]~q  & ((\effect|filt0|del[1][4]~q  & (\effect|filt0|regq[2]~29  & VCC)) # (!\effect|filt0|del[1][4]~q  & (!\effect|filt0|regq[2]~29 )))) # (!\effect|filt0|del[0][4]~q  & 
// ((\effect|filt0|del[1][4]~q  & (!\effect|filt0|regq[2]~29 )) # (!\effect|filt0|del[1][4]~q  & ((\effect|filt0|regq[2]~29 ) # (GND)))))
// \effect|filt0|regq[3]~31  = CARRY((\effect|filt0|del[0][4]~q  & (!\effect|filt0|del[1][4]~q  & !\effect|filt0|regq[2]~29 )) # (!\effect|filt0|del[0][4]~q  & ((!\effect|filt0|regq[2]~29 ) # (!\effect|filt0|del[1][4]~q ))))

	.dataa(\effect|filt0|del[0][4]~q ),
	.datab(\effect|filt0|del[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[2]~29 ),
	.combout(\effect|filt0|regq[3]~30_combout ),
	.cout(\effect|filt0|regq[3]~31 ));
// synopsys translate_off
defparam \effect|filt0|regq[3]~30 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N16
fiftyfivenm_lcell_comb \effect|filt0|regq[4]~32 (
// Equation(s):
// \effect|filt0|regq[4]~32_combout  = ((\effect|filt0|del[1][5]~q  $ (\effect|filt0|del[0][5]~q  $ (!\effect|filt0|regq[3]~31 )))) # (GND)
// \effect|filt0|regq[4]~33  = CARRY((\effect|filt0|del[1][5]~q  & ((\effect|filt0|del[0][5]~q ) # (!\effect|filt0|regq[3]~31 ))) # (!\effect|filt0|del[1][5]~q  & (\effect|filt0|del[0][5]~q  & !\effect|filt0|regq[3]~31 )))

	.dataa(\effect|filt0|del[1][5]~q ),
	.datab(\effect|filt0|del[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[3]~31 ),
	.combout(\effect|filt0|regq[4]~32_combout ),
	.cout(\effect|filt0|regq[4]~33 ));
// synopsys translate_off
defparam \effect|filt0|regq[4]~32 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N18
fiftyfivenm_lcell_comb \effect|filt0|regq[5]~34 (
// Equation(s):
// \effect|filt0|regq[5]~34_combout  = (\effect|filt0|del[0][6]~q  & ((\effect|filt0|del[1][6]~q  & (\effect|filt0|regq[4]~33  & VCC)) # (!\effect|filt0|del[1][6]~q  & (!\effect|filt0|regq[4]~33 )))) # (!\effect|filt0|del[0][6]~q  & 
// ((\effect|filt0|del[1][6]~q  & (!\effect|filt0|regq[4]~33 )) # (!\effect|filt0|del[1][6]~q  & ((\effect|filt0|regq[4]~33 ) # (GND)))))
// \effect|filt0|regq[5]~35  = CARRY((\effect|filt0|del[0][6]~q  & (!\effect|filt0|del[1][6]~q  & !\effect|filt0|regq[4]~33 )) # (!\effect|filt0|del[0][6]~q  & ((!\effect|filt0|regq[4]~33 ) # (!\effect|filt0|del[1][6]~q ))))

	.dataa(\effect|filt0|del[0][6]~q ),
	.datab(\effect|filt0|del[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[4]~33 ),
	.combout(\effect|filt0|regq[5]~34_combout ),
	.cout(\effect|filt0|regq[5]~35 ));
// synopsys translate_off
defparam \effect|filt0|regq[5]~34 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N20
fiftyfivenm_lcell_comb \effect|filt0|regq[6]~36 (
// Equation(s):
// \effect|filt0|regq[6]~36_combout  = ((\effect|filt0|del[1][7]~q  $ (\effect|filt0|del[0][7]~q  $ (!\effect|filt0|regq[5]~35 )))) # (GND)
// \effect|filt0|regq[6]~37  = CARRY((\effect|filt0|del[1][7]~q  & ((\effect|filt0|del[0][7]~q ) # (!\effect|filt0|regq[5]~35 ))) # (!\effect|filt0|del[1][7]~q  & (\effect|filt0|del[0][7]~q  & !\effect|filt0|regq[5]~35 )))

	.dataa(\effect|filt0|del[1][7]~q ),
	.datab(\effect|filt0|del[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[5]~35 ),
	.combout(\effect|filt0|regq[6]~36_combout ),
	.cout(\effect|filt0|regq[6]~37 ));
// synopsys translate_off
defparam \effect|filt0|regq[6]~36 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
fiftyfivenm_lcell_comb \effect|filt0|regq[7]~38 (
// Equation(s):
// \effect|filt0|regq[7]~38_combout  = (\effect|filt0|del[0][8]~q  & ((\effect|filt0|del[1][8]~q  & (\effect|filt0|regq[6]~37  & VCC)) # (!\effect|filt0|del[1][8]~q  & (!\effect|filt0|regq[6]~37 )))) # (!\effect|filt0|del[0][8]~q  & 
// ((\effect|filt0|del[1][8]~q  & (!\effect|filt0|regq[6]~37 )) # (!\effect|filt0|del[1][8]~q  & ((\effect|filt0|regq[6]~37 ) # (GND)))))
// \effect|filt0|regq[7]~39  = CARRY((\effect|filt0|del[0][8]~q  & (!\effect|filt0|del[1][8]~q  & !\effect|filt0|regq[6]~37 )) # (!\effect|filt0|del[0][8]~q  & ((!\effect|filt0|regq[6]~37 ) # (!\effect|filt0|del[1][8]~q ))))

	.dataa(\effect|filt0|del[0][8]~q ),
	.datab(\effect|filt0|del[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[6]~37 ),
	.combout(\effect|filt0|regq[7]~38_combout ),
	.cout(\effect|filt0|regq[7]~39 ));
// synopsys translate_off
defparam \effect|filt0|regq[7]~38 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
fiftyfivenm_lcell_comb \effect|filt0|regq[8]~40 (
// Equation(s):
// \effect|filt0|regq[8]~40_combout  = ((\effect|filt0|del[1][9]~q  $ (\effect|filt0|del[0][9]~q  $ (!\effect|filt0|regq[7]~39 )))) # (GND)
// \effect|filt0|regq[8]~41  = CARRY((\effect|filt0|del[1][9]~q  & ((\effect|filt0|del[0][9]~q ) # (!\effect|filt0|regq[7]~39 ))) # (!\effect|filt0|del[1][9]~q  & (\effect|filt0|del[0][9]~q  & !\effect|filt0|regq[7]~39 )))

	.dataa(\effect|filt0|del[1][9]~q ),
	.datab(\effect|filt0|del[0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[7]~39 ),
	.combout(\effect|filt0|regq[8]~40_combout ),
	.cout(\effect|filt0|regq[8]~41 ));
// synopsys translate_off
defparam \effect|filt0|regq[8]~40 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N26
fiftyfivenm_lcell_comb \effect|filt0|regq[9]~42 (
// Equation(s):
// \effect|filt0|regq[9]~42_combout  = (\effect|filt0|del[1][10]~q  & ((\effect|filt0|del[0][10]~q  & (\effect|filt0|regq[8]~41  & VCC)) # (!\effect|filt0|del[0][10]~q  & (!\effect|filt0|regq[8]~41 )))) # (!\effect|filt0|del[1][10]~q  & 
// ((\effect|filt0|del[0][10]~q  & (!\effect|filt0|regq[8]~41 )) # (!\effect|filt0|del[0][10]~q  & ((\effect|filt0|regq[8]~41 ) # (GND)))))
// \effect|filt0|regq[9]~43  = CARRY((\effect|filt0|del[1][10]~q  & (!\effect|filt0|del[0][10]~q  & !\effect|filt0|regq[8]~41 )) # (!\effect|filt0|del[1][10]~q  & ((!\effect|filt0|regq[8]~41 ) # (!\effect|filt0|del[0][10]~q ))))

	.dataa(\effect|filt0|del[1][10]~q ),
	.datab(\effect|filt0|del[0][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[8]~41 ),
	.combout(\effect|filt0|regq[9]~42_combout ),
	.cout(\effect|filt0|regq[9]~43 ));
// synopsys translate_off
defparam \effect|filt0|regq[9]~42 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
fiftyfivenm_lcell_comb \effect|filt0|regq[10]~44 (
// Equation(s):
// \effect|filt0|regq[10]~44_combout  = ((\effect|filt0|del[1][11]~q  $ (\effect|filt0|del[0][11]~q  $ (!\effect|filt0|regq[9]~43 )))) # (GND)
// \effect|filt0|regq[10]~45  = CARRY((\effect|filt0|del[1][11]~q  & ((\effect|filt0|del[0][11]~q ) # (!\effect|filt0|regq[9]~43 ))) # (!\effect|filt0|del[1][11]~q  & (\effect|filt0|del[0][11]~q  & !\effect|filt0|regq[9]~43 )))

	.dataa(\effect|filt0|del[1][11]~q ),
	.datab(\effect|filt0|del[0][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[9]~43 ),
	.combout(\effect|filt0|regq[10]~44_combout ),
	.cout(\effect|filt0|regq[10]~45 ));
// synopsys translate_off
defparam \effect|filt0|regq[10]~44 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
fiftyfivenm_lcell_comb \effect|filt0|regq[11]~46 (
// Equation(s):
// \effect|filt0|regq[11]~46_combout  = (\effect|filt0|del[0][12]~q  & ((\effect|filt0|del[1][12]~q  & (\effect|filt0|regq[10]~45  & VCC)) # (!\effect|filt0|del[1][12]~q  & (!\effect|filt0|regq[10]~45 )))) # (!\effect|filt0|del[0][12]~q  & 
// ((\effect|filt0|del[1][12]~q  & (!\effect|filt0|regq[10]~45 )) # (!\effect|filt0|del[1][12]~q  & ((\effect|filt0|regq[10]~45 ) # (GND)))))
// \effect|filt0|regq[11]~47  = CARRY((\effect|filt0|del[0][12]~q  & (!\effect|filt0|del[1][12]~q  & !\effect|filt0|regq[10]~45 )) # (!\effect|filt0|del[0][12]~q  & ((!\effect|filt0|regq[10]~45 ) # (!\effect|filt0|del[1][12]~q ))))

	.dataa(\effect|filt0|del[0][12]~q ),
	.datab(\effect|filt0|del[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[10]~45 ),
	.combout(\effect|filt0|regq[11]~46_combout ),
	.cout(\effect|filt0|regq[11]~47 ));
// synopsys translate_off
defparam \effect|filt0|regq[11]~46 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
fiftyfivenm_lcell_comb \effect|filt0|regq[12]~48 (
// Equation(s):
// \effect|filt0|regq[12]~48_combout  = ((\effect|filt0|del[1][13]~q  $ (\effect|filt0|del[0][13]~q  $ (!\effect|filt0|regq[11]~47 )))) # (GND)
// \effect|filt0|regq[12]~49  = CARRY((\effect|filt0|del[1][13]~q  & ((\effect|filt0|del[0][13]~q ) # (!\effect|filt0|regq[11]~47 ))) # (!\effect|filt0|del[1][13]~q  & (\effect|filt0|del[0][13]~q  & !\effect|filt0|regq[11]~47 )))

	.dataa(\effect|filt0|del[1][13]~q ),
	.datab(\effect|filt0|del[0][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[11]~47 ),
	.combout(\effect|filt0|regq[12]~48_combout ),
	.cout(\effect|filt0|regq[12]~49 ));
// synopsys translate_off
defparam \effect|filt0|regq[12]~48 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
fiftyfivenm_lcell_comb \effect|filt0|regq[13]~50 (
// Equation(s):
// \effect|filt0|regq[13]~50_combout  = (\effect|filt0|del[1][14]~q  & ((\effect|filt0|del[0][14]~q  & (\effect|filt0|regq[12]~49  & VCC)) # (!\effect|filt0|del[0][14]~q  & (!\effect|filt0|regq[12]~49 )))) # (!\effect|filt0|del[1][14]~q  & 
// ((\effect|filt0|del[0][14]~q  & (!\effect|filt0|regq[12]~49 )) # (!\effect|filt0|del[0][14]~q  & ((\effect|filt0|regq[12]~49 ) # (GND)))))
// \effect|filt0|regq[13]~51  = CARRY((\effect|filt0|del[1][14]~q  & (!\effect|filt0|del[0][14]~q  & !\effect|filt0|regq[12]~49 )) # (!\effect|filt0|del[1][14]~q  & ((!\effect|filt0|regq[12]~49 ) # (!\effect|filt0|del[0][14]~q ))))

	.dataa(\effect|filt0|del[1][14]~q ),
	.datab(\effect|filt0|del[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[12]~49 ),
	.combout(\effect|filt0|regq[13]~50_combout ),
	.cout(\effect|filt0|regq[13]~51 ));
// synopsys translate_off
defparam \effect|filt0|regq[13]~50 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
fiftyfivenm_lcell_comb \effect|filt0|regq[14]~52 (
// Equation(s):
// \effect|filt0|regq[14]~52_combout  = ((\effect|filt0|del[0][15]~q  $ (\effect|filt0|del[1][15]~q  $ (!\effect|filt0|regq[13]~51 )))) # (GND)
// \effect|filt0|regq[14]~53  = CARRY((\effect|filt0|del[0][15]~q  & ((\effect|filt0|del[1][15]~q ) # (!\effect|filt0|regq[13]~51 ))) # (!\effect|filt0|del[0][15]~q  & (\effect|filt0|del[1][15]~q  & !\effect|filt0|regq[13]~51 )))

	.dataa(\effect|filt0|del[0][15]~q ),
	.datab(\effect|filt0|del[1][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[13]~51 ),
	.combout(\effect|filt0|regq[14]~52_combout ),
	.cout(\effect|filt0|regq[14]~53 ));
// synopsys translate_off
defparam \effect|filt0|regq[14]~52 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
fiftyfivenm_lcell_comb \effect|filt0|regq[15]~54 (
// Equation(s):
// \effect|filt0|regq[15]~54_combout  = (\effect|filt0|del[1][16]~q  & ((\effect|filt0|del[0][16]~q  & (\effect|filt0|regq[14]~53  & VCC)) # (!\effect|filt0|del[0][16]~q  & (!\effect|filt0|regq[14]~53 )))) # (!\effect|filt0|del[1][16]~q  & 
// ((\effect|filt0|del[0][16]~q  & (!\effect|filt0|regq[14]~53 )) # (!\effect|filt0|del[0][16]~q  & ((\effect|filt0|regq[14]~53 ) # (GND)))))
// \effect|filt0|regq[15]~55  = CARRY((\effect|filt0|del[1][16]~q  & (!\effect|filt0|del[0][16]~q  & !\effect|filt0|regq[14]~53 )) # (!\effect|filt0|del[1][16]~q  & ((!\effect|filt0|regq[14]~53 ) # (!\effect|filt0|del[0][16]~q ))))

	.dataa(\effect|filt0|del[1][16]~q ),
	.datab(\effect|filt0|del[0][16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[14]~53 ),
	.combout(\effect|filt0|regq[15]~54_combout ),
	.cout(\effect|filt0|regq[15]~55 ));
// synopsys translate_off
defparam \effect|filt0|regq[15]~54 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
fiftyfivenm_lcell_comb \effect|filt0|regq[16]~56 (
// Equation(s):
// \effect|filt0|regq[16]~56_combout  = ((\effect|filt0|del[0][17]~q  $ (\effect|filt0|del[1][17]~q  $ (!\effect|filt0|regq[15]~55 )))) # (GND)
// \effect|filt0|regq[16]~57  = CARRY((\effect|filt0|del[0][17]~q  & ((\effect|filt0|del[1][17]~q ) # (!\effect|filt0|regq[15]~55 ))) # (!\effect|filt0|del[0][17]~q  & (\effect|filt0|del[1][17]~q  & !\effect|filt0|regq[15]~55 )))

	.dataa(\effect|filt0|del[0][17]~q ),
	.datab(\effect|filt0|del[1][17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[15]~55 ),
	.combout(\effect|filt0|regq[16]~56_combout ),
	.cout(\effect|filt0|regq[16]~57 ));
// synopsys translate_off
defparam \effect|filt0|regq[16]~56 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
fiftyfivenm_lcell_comb \effect|filt0|regq[17]~58 (
// Equation(s):
// \effect|filt0|regq[17]~58_combout  = (\effect|filt0|del[0][18]~q  & ((\effect|filt0|del[1][18]~q  & (\effect|filt0|regq[16]~57  & VCC)) # (!\effect|filt0|del[1][18]~q  & (!\effect|filt0|regq[16]~57 )))) # (!\effect|filt0|del[0][18]~q  & 
// ((\effect|filt0|del[1][18]~q  & (!\effect|filt0|regq[16]~57 )) # (!\effect|filt0|del[1][18]~q  & ((\effect|filt0|regq[16]~57 ) # (GND)))))
// \effect|filt0|regq[17]~59  = CARRY((\effect|filt0|del[0][18]~q  & (!\effect|filt0|del[1][18]~q  & !\effect|filt0|regq[16]~57 )) # (!\effect|filt0|del[0][18]~q  & ((!\effect|filt0|regq[16]~57 ) # (!\effect|filt0|del[1][18]~q ))))

	.dataa(\effect|filt0|del[0][18]~q ),
	.datab(\effect|filt0|del[1][18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[16]~57 ),
	.combout(\effect|filt0|regq[17]~58_combout ),
	.cout(\effect|filt0|regq[17]~59 ));
// synopsys translate_off
defparam \effect|filt0|regq[17]~58 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X48_Y23_N0
fiftyfivenm_mac_mult \effect|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(vcc),
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\effect|filt0|regq[17]~58_combout ,\effect|filt0|regq[16]~56_combout ,\effect|filt0|regq[15]~54_combout ,\effect|filt0|regq[14]~52_combout ,\effect|filt0|regq[13]~50_combout ,\effect|filt0|regq[12]~48_combout ,\effect|filt0|regq[11]~46_combout ,
\effect|filt0|regq[10]~44_combout ,\effect|filt0|regq[9]~42_combout ,\effect|filt0|regq[8]~40_combout ,\effect|filt0|regq[7]~38_combout ,\effect|filt0|regq[6]~36_combout ,\effect|filt0|regq[5]~34_combout ,\effect|filt0|regq[4]~32_combout ,
\effect|filt0|regq[3]~30_combout ,\effect|filt0|regq[2]~28_combout ,\effect|filt0|regq[1]~26_combout ,\effect|filt0|regq[0]~24_combout }),
	.datab({gnd,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\effect|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \effect|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \effect|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \effect|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \effect|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \effect|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y23_N2
fiftyfivenm_mac_out \effect|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\effect|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\effect|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\effect|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\effect|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\effect|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\effect|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\effect|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\effect|Mult1|auto_generated|mac_mult1~dataout ,\effect|Mult1|auto_generated|mac_mult1~4 ,\effect|Mult1|auto_generated|mac_mult1~3 ,\effect|Mult1|auto_generated|mac_mult1~2 ,\effect|Mult1|auto_generated|mac_mult1~1 ,\effect|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\effect|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \effect|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~0_combout  = (\effect|Mult1|auto_generated|mac_out2~DATAOUT18  & (\effect|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\effect|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \effect|Mult1|auto_generated|op_1~1  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT18  & \effect|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|Mult1|auto_generated|op_1~0_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \effect|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~2_combout  = (\effect|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT1  & (\effect|Mult1|auto_generated|op_1~1  & VCC)) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// (!\effect|Mult1|auto_generated|op_1~1 )))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\effect|Mult1|auto_generated|op_1~1 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((\effect|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \effect|Mult1|auto_generated|op_1~3  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\effect|Mult1|auto_generated|mac_out4~DATAOUT1  & !\effect|Mult1|auto_generated|op_1~1 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((!\effect|Mult1|auto_generated|op_1~1 ) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~1 ),
	.combout(\effect|Mult1|auto_generated|op_1~2_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \effect|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~4_combout  = ((\effect|Mult1|auto_generated|mac_out2~DATAOUT20  $ (\effect|Mult1|auto_generated|mac_out4~DATAOUT2  $ (!\effect|Mult1|auto_generated|op_1~3 )))) # (GND)
// \effect|Mult1|auto_generated|op_1~5  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT20  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT2 ) # (!\effect|Mult1|auto_generated|op_1~3 ))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT20  & 
// (\effect|Mult1|auto_generated|mac_out4~DATAOUT2  & !\effect|Mult1|auto_generated|op_1~3 )))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~3 ),
	.combout(\effect|Mult1|auto_generated|op_1~4_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \effect|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~6_combout  = (\effect|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT3  & (\effect|Mult1|auto_generated|op_1~5  & VCC)) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\effect|Mult1|auto_generated|op_1~5 )))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\effect|Mult1|auto_generated|op_1~5 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\effect|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \effect|Mult1|auto_generated|op_1~7  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\effect|Mult1|auto_generated|mac_out4~DATAOUT3  & !\effect|Mult1|auto_generated|op_1~5 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\effect|Mult1|auto_generated|op_1~5 ) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~5 ),
	.combout(\effect|Mult1|auto_generated|op_1~6_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \effect|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~8_combout  = ((\effect|Mult1|auto_generated|mac_out2~DATAOUT22  $ (\effect|Mult1|auto_generated|mac_out4~DATAOUT4  $ (!\effect|Mult1|auto_generated|op_1~7 )))) # (GND)
// \effect|Mult1|auto_generated|op_1~9  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT22  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT4 ) # (!\effect|Mult1|auto_generated|op_1~7 ))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT22  & 
// (\effect|Mult1|auto_generated|mac_out4~DATAOUT4  & !\effect|Mult1|auto_generated|op_1~7 )))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~7 ),
	.combout(\effect|Mult1|auto_generated|op_1~8_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \effect|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~10_combout  = (\effect|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT5  & (\effect|Mult1|auto_generated|op_1~9  & VCC)) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// (!\effect|Mult1|auto_generated|op_1~9 )))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\effect|Mult1|auto_generated|op_1~9 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\effect|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \effect|Mult1|auto_generated|op_1~11  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\effect|Mult1|auto_generated|mac_out4~DATAOUT5  & !\effect|Mult1|auto_generated|op_1~9 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\effect|Mult1|auto_generated|op_1~9 ) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~9 ),
	.combout(\effect|Mult1|auto_generated|op_1~10_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \effect|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~12_combout  = ((\effect|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\effect|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\effect|Mult1|auto_generated|op_1~11 )))) # (GND)
// \effect|Mult1|auto_generated|op_1~13  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\effect|Mult1|auto_generated|op_1~11 ))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\effect|Mult1|auto_generated|mac_out2~DATAOUT24  & !\effect|Mult1|auto_generated|op_1~11 )))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\effect|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~11 ),
	.combout(\effect|Mult1|auto_generated|op_1~12_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \effect|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~14_combout  = (\effect|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT7  & (\effect|Mult1|auto_generated|op_1~13  & VCC)) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// (!\effect|Mult1|auto_generated|op_1~13 )))) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\effect|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\effect|Mult1|auto_generated|op_1~13 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((\effect|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \effect|Mult1|auto_generated|op_1~15  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\effect|Mult1|auto_generated|mac_out4~DATAOUT7  & !\effect|Mult1|auto_generated|op_1~13 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\effect|Mult1|auto_generated|op_1~13 ) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~13 ),
	.combout(\effect|Mult1|auto_generated|op_1~14_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \effect|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~16_combout  = ((\effect|Mult1|auto_generated|mac_out4~DATAOUT8  $ (\effect|Mult1|auto_generated|mac_out2~DATAOUT26  $ (!\effect|Mult1|auto_generated|op_1~15 )))) # (GND)
// \effect|Mult1|auto_generated|op_1~17  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT8  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT26 ) # (!\effect|Mult1|auto_generated|op_1~15 ))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT8  & 
// (\effect|Mult1|auto_generated|mac_out2~DATAOUT26  & !\effect|Mult1|auto_generated|op_1~15 )))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\effect|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~15 ),
	.combout(\effect|Mult1|auto_generated|op_1~16_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \effect|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~18_combout  = (\effect|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT27  & (\effect|Mult1|auto_generated|op_1~17  & VCC)) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// (!\effect|Mult1|auto_generated|op_1~17 )))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT9  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\effect|Mult1|auto_generated|op_1~17 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((\effect|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \effect|Mult1|auto_generated|op_1~19  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\effect|Mult1|auto_generated|mac_out2~DATAOUT27  & !\effect|Mult1|auto_generated|op_1~17 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((!\effect|Mult1|auto_generated|op_1~17 ) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\effect|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~17 ),
	.combout(\effect|Mult1|auto_generated|op_1~18_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \effect|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~20_combout  = ((\effect|Mult1|auto_generated|mac_out4~DATAOUT10  $ (\effect|Mult1|auto_generated|mac_out2~DATAOUT28  $ (!\effect|Mult1|auto_generated|op_1~19 )))) # (GND)
// \effect|Mult1|auto_generated|op_1~21  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT10  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT28 ) # (!\effect|Mult1|auto_generated|op_1~19 ))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT10  & 
// (\effect|Mult1|auto_generated|mac_out2~DATAOUT28  & !\effect|Mult1|auto_generated|op_1~19 )))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\effect|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~19 ),
	.combout(\effect|Mult1|auto_generated|op_1~20_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \effect|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~22_combout  = (\effect|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT29  & (\effect|Mult1|auto_generated|op_1~21  & VCC)) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// (!\effect|Mult1|auto_generated|op_1~21 )))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\effect|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\effect|Mult1|auto_generated|op_1~21 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT29  & 
// ((\effect|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \effect|Mult1|auto_generated|op_1~23  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\effect|Mult1|auto_generated|mac_out2~DATAOUT29  & !\effect|Mult1|auto_generated|op_1~21 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((!\effect|Mult1|auto_generated|op_1~21 ) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\effect|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~21 ),
	.combout(\effect|Mult1|auto_generated|op_1~22_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \effect|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N9
dffeas \string4|filt0|regq[16]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \string3|filt0|regq[16]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
fiftyfivenm_lcell_comb \Add8~28 (
// Equation(s):
// \Add8~28_combout  = ((\string4|filt0|regq[16]~_Duplicate_1_q  $ (\string3|filt0|regq[16]~_Duplicate_1_q  $ (!\Add8~27 )))) # (GND)
// \Add8~29  = CARRY((\string4|filt0|regq[16]~_Duplicate_1_q  & ((\string3|filt0|regq[16]~_Duplicate_1_q ) # (!\Add8~27 ))) # (!\string4|filt0|regq[16]~_Duplicate_1_q  & (\string3|filt0|regq[16]~_Duplicate_1_q  & !\Add8~27 )))

	.dataa(\string4|filt0|regq[16]~_Duplicate_1_q ),
	.datab(\string3|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~27 ),
	.combout(\Add8~28_combout ),
	.cout(\Add8~29 ));
// synopsys translate_off
defparam \Add8~28 .lut_mask = 16'h698E;
defparam \Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y32_N9
dffeas \string5|filt0|regq[16]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \string6|filt0|regq[16]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
fiftyfivenm_lcell_comb \Add7~28 (
// Equation(s):
// \Add7~28_combout  = ((\string5|filt0|regq[16]~_Duplicate_1_q  $ (\string6|filt0|regq[16]~_Duplicate_1_q  $ (!\Add7~27 )))) # (GND)
// \Add7~29  = CARRY((\string5|filt0|regq[16]~_Duplicate_1_q  & ((\string6|filt0|regq[16]~_Duplicate_1_q ) # (!\Add7~27 ))) # (!\string5|filt0|regq[16]~_Duplicate_1_q  & (\string6|filt0|regq[16]~_Duplicate_1_q  & !\Add7~27 )))

	.dataa(\string5|filt0|regq[16]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~27 ),
	.combout(\Add7~28_combout ),
	.cout(\Add7~29 ));
// synopsys translate_off
defparam \Add7~28 .lut_mask = 16'h698E;
defparam \Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \Add9~28 (
// Equation(s):
// \Add9~28_combout  = ((\Add8~28_combout  $ (\Add7~28_combout  $ (!\Add9~27 )))) # (GND)
// \Add9~29  = CARRY((\Add8~28_combout  & ((\Add7~28_combout ) # (!\Add9~27 ))) # (!\Add8~28_combout  & (\Add7~28_combout  & !\Add9~27 )))

	.dataa(\Add8~28_combout ),
	.datab(\Add7~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~27 ),
	.combout(\Add9~28_combout ),
	.cout(\Add9~29 ));
// synopsys translate_off
defparam \Add9~28 .lut_mask = 16'h698E;
defparam \Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \string6|filt0|regq[17]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N11
dffeas \string5|filt0|regq[17]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
fiftyfivenm_lcell_comb \Add7~30 (
// Equation(s):
// \Add7~30_combout  = \string6|filt0|regq[17]~_Duplicate_1_q  $ (\string5|filt0|regq[17]~_Duplicate_1_q  $ (\Add7~29 ))

	.dataa(\string6|filt0|regq[17]~_Duplicate_1_q ),
	.datab(\string5|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add7~29 ),
	.combout(\Add7~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~30 .lut_mask = 16'h9696;
defparam \Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y33_N11
dffeas \string3|filt0|regq[17]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N11
dffeas \string4|filt0|regq[17]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
fiftyfivenm_lcell_comb \Add8~30 (
// Equation(s):
// \Add8~30_combout  = \string3|filt0|regq[17]~_Duplicate_1_q  $ (\Add8~29  $ (\string4|filt0|regq[17]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\string3|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\string4|filt0|regq[17]~_Duplicate_1_q ),
	.cin(\Add8~29 ),
	.combout(\Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~30 .lut_mask = 16'hC33C;
defparam \Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
fiftyfivenm_lcell_comb \Add9~30 (
// Equation(s):
// \Add9~30_combout  = \Add7~30_combout  $ (\Add9~29  $ (\Add8~30_combout ))

	.dataa(\Add7~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add8~30_combout ),
	.cin(\Add9~29 ),
	.combout(\Add9~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~30 .lut_mask = 16'hA55A;
defparam \Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][6]~14 (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][6]~14_combout  = (!\Add9~30_combout  & ((\Add9~24_combout ) # ((\Add9~28_combout ) # (\Add9~26_combout ))))

	.dataa(\Add9~24_combout ),
	.datab(\Add9~28_combout ),
	.datac(\Add9~30_combout ),
	.datad(\Add9~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][6]~14 .lut_mask = 16'h0F0E;
defparam \effect|Mult0|mult_core|romout[3][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][9]~16 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][9]~16_combout  = (\Add9~18_combout  & (\Add9~20_combout )) # (!\Add9~18_combout  & ((\Add9~20_combout  & (\Add9~16_combout )) # (!\Add9~20_combout  & (!\Add9~16_combout  & \Add9~22_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add9~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][9]~16 .lut_mask = 16'hC9C8;
defparam \effect|Mult0|mult_core|romout[2][9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][8]~17 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][8]~17_combout  = (\Add9~18_combout  & (((\Add9~16_combout )))) # (!\Add9~18_combout  & (!\Add9~16_combout  & ((\Add9~20_combout ) # (\Add9~22_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add9~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][8]~17 .lut_mask = 16'hA5A4;
defparam \effect|Mult0|mult_core|romout[2][8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][7]~19 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][7]~19_combout  = (!\Add9~16_combout  & ((\Add9~18_combout ) # ((\Add9~20_combout ) # (\Add9~22_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add9~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][7]~19 .lut_mask = 16'h0F0E;
defparam \effect|Mult0|mult_core|romout[2][7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][3]~18 (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][3]~18_combout  = \Add9~30_combout  $ (((\Add9~28_combout ) # ((\Add9~24_combout ) # (\Add9~26_combout ))))

	.dataa(\Add9~28_combout ),
	.datab(\Add9~30_combout ),
	.datac(\Add9~24_combout ),
	.datad(\Add9~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][3]~18 .lut_mask = 16'h3336;
defparam \effect|Mult0|mult_core|romout[3][3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][2]~20 (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][2]~20_combout  = \Add9~28_combout  $ (((\Add9~24_combout ) # (\Add9~26_combout )))

	.dataa(\Add9~28_combout ),
	.datab(gnd),
	.datac(\Add9~24_combout ),
	.datad(\Add9~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][2]~20 .lut_mask = 16'h555A;
defparam \effect|Mult0|mult_core|romout[3][2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = ((\effect|Mult0|mult_core|romout[2][6]~21_combout  $ (\effect|Mult0|mult_core|romout[3][2]~20_combout  $ (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))) # (GND)
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\effect|Mult0|mult_core|romout[2][6]~21_combout  & ((\effect|Mult0|mult_core|romout[3][2]~20_combout ) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))) # 
// (!\effect|Mult0|mult_core|romout[2][6]~21_combout  & (\effect|Mult0|mult_core|romout[3][2]~20_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))

	.dataa(\effect|Mult0|mult_core|romout[2][6]~21_combout ),
	.datab(\effect|Mult0|mult_core|romout[3][2]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\effect|Mult0|mult_core|romout[2][7]~19_combout  & ((\effect|Mult0|mult_core|romout[3][3]~18_combout  & (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  & VCC)) # 
// (!\effect|Mult0|mult_core|romout[3][3]~18_combout  & (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )))) # (!\effect|Mult0|mult_core|romout[2][7]~19_combout  & ((\effect|Mult0|mult_core|romout[3][3]~18_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\effect|Mult0|mult_core|romout[3][3]~18_combout  & ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((\effect|Mult0|mult_core|romout[2][7]~19_combout  & (!\effect|Mult0|mult_core|romout[3][3]~18_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # 
// (!\effect|Mult0|mult_core|romout[2][7]~19_combout  & ((!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\effect|Mult0|mult_core|romout[3][3]~18_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[2][7]~19_combout ),
	.datab(\effect|Mult0|mult_core|romout[3][3]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = ((\effect|Mult0|mult_core|romout[3][6]~14_combout  $ (\effect|Mult0|mult_core|romout[2][8]~17_combout  $ (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))) # (GND)
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\effect|Mult0|mult_core|romout[3][6]~14_combout  & ((\effect|Mult0|mult_core|romout[2][8]~17_combout ) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))) # 
// (!\effect|Mult0|mult_core|romout[3][6]~14_combout  & (\effect|Mult0|mult_core|romout[2][8]~17_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))

	.dataa(\effect|Mult0|mult_core|romout[3][6]~14_combout ),
	.datab(\effect|Mult0|mult_core|romout[2][8]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\effect|Mult0|mult_core|romout[3][6]~14_combout  & ((\effect|Mult0|mult_core|romout[2][9]~16_combout  & (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  & VCC)) # 
// (!\effect|Mult0|mult_core|romout[2][9]~16_combout  & (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )))) # (!\effect|Mult0|mult_core|romout[3][6]~14_combout  & ((\effect|Mult0|mult_core|romout[2][9]~16_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\effect|Mult0|mult_core|romout[2][9]~16_combout  & ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((\effect|Mult0|mult_core|romout[3][6]~14_combout  & (!\effect|Mult0|mult_core|romout[2][9]~16_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # 
// (!\effect|Mult0|mult_core|romout[3][6]~14_combout  & ((!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\effect|Mult0|mult_core|romout[2][9]~16_combout ))))

	.dataa(\effect|Mult0|mult_core|romout[3][6]~14_combout ),
	.datab(\effect|Mult0|mult_core|romout[2][9]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[1][10]~0 (
// Equation(s):
// \effect|Mult0|mult_core|romout[1][10]~0_combout  = (\Add9~14_combout  & ((\Add9~10_combout ) # ((\Add9~12_combout ) # (\Add9~8_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\Add9~14_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[1][10]~0 .lut_mask = 16'hCCC8;
defparam \effect|Mult0|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = (\effect|Mult0|mult_core|romout[1][10]~0_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (GND))) # (!\effect|Mult0|mult_core|romout[1][10]~0_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  & VCC))
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\effect|Mult0|mult_core|romout[1][10]~0_combout  & !\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))

	.dataa(\effect|Mult0|mult_core|romout[1][10]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'hF0F0;
defparam \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )))

	.dataa(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )))) # 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  $ (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~22_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )))

	.dataa(\effect|KP_state.10~q ),
	.datab(gnd),
	.datac(\effect|Mult1|auto_generated|op_1~22_combout ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .lut_mask = 16'hF5A0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N29
dffeas \effect|d[17] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[17] .is_wysiwyg = "true";
defparam \effect|d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
fiftyfivenm_lcell_comb \effect|wr_ptr[0]~feeder (
// Equation(s):
// \effect|wr_ptr[0]~feeder_combout  = \effect|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [0]),
	.cin(gnd),
	.combout(\effect|wr_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \effect|wr_ptr[0] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[0] .is_wysiwyg = "true";
defparam \effect|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
fiftyfivenm_lcell_comb \effect|wr_ptr[1]~feeder (
// Equation(s):
// \effect|wr_ptr[1]~feeder_combout  = \effect|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \effect|wr_ptr[1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[1] .is_wysiwyg = "true";
defparam \effect|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
fiftyfivenm_lcell_comb \effect|wr_ptr[2]~feeder (
// Equation(s):
// \effect|wr_ptr[2]~feeder_combout  = \effect|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [2]),
	.cin(gnd),
	.combout(\effect|wr_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N17
dffeas \effect|wr_ptr[2] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[2] .is_wysiwyg = "true";
defparam \effect|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
fiftyfivenm_lcell_comb \effect|wr_ptr[3]~feeder (
// Equation(s):
// \effect|wr_ptr[3]~feeder_combout  = \effect|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[3]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N31
dffeas \effect|wr_ptr[3] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[3] .is_wysiwyg = "true";
defparam \effect|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
fiftyfivenm_lcell_comb \effect|wr_ptr[4]~feeder (
// Equation(s):
// \effect|wr_ptr[4]~feeder_combout  = \effect|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[4]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N13
dffeas \effect|wr_ptr[4] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[4] .is_wysiwyg = "true";
defparam \effect|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
fiftyfivenm_lcell_comb \effect|wr_ptr[5]~feeder (
// Equation(s):
// \effect|wr_ptr[5]~feeder_combout  = \effect|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[5]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N3
dffeas \effect|wr_ptr[5] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[5] .is_wysiwyg = "true";
defparam \effect|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
fiftyfivenm_lcell_comb \effect|wr_ptr[6]~feeder (
// Equation(s):
// \effect|wr_ptr[6]~feeder_combout  = \effect|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [6]),
	.cin(gnd),
	.combout(\effect|wr_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \effect|wr_ptr[6] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[6] .is_wysiwyg = "true";
defparam \effect|wr_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
fiftyfivenm_lcell_comb \effect|wr_ptr[7]~feeder (
// Equation(s):
// \effect|wr_ptr[7]~feeder_combout  = \effect|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[7]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \effect|wr_ptr[7] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[7] .is_wysiwyg = "true";
defparam \effect|wr_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \effect|wr_ptr[8] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\effect|count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[8] .is_wysiwyg = "true";
defparam \effect|wr_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
fiftyfivenm_lcell_comb \effect|wr_ptr[9]~feeder (
// Equation(s):
// \effect|wr_ptr[9]~feeder_combout  = \effect|count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[9]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N21
dffeas \effect|wr_ptr[9] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[9] .is_wysiwyg = "true";
defparam \effect|wr_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
fiftyfivenm_lcell_comb \effect|wr_ptr[10]~feeder (
// Equation(s):
// \effect|wr_ptr[10]~feeder_combout  = \effect|count [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [10]),
	.cin(gnd),
	.combout(\effect|wr_ptr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[10]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N27
dffeas \effect|wr_ptr[10] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[10] .is_wysiwyg = "true";
defparam \effect|wr_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
fiftyfivenm_lcell_comb \effect|wr_ptr[11]~feeder (
// Equation(s):
// \effect|wr_ptr[11]~feeder_combout  = \effect|count [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\effect|count [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|wr_ptr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[11]~feeder .lut_mask = 16'hF0F0;
defparam \effect|wr_ptr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N5
dffeas \effect|wr_ptr[11] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[11] .is_wysiwyg = "true";
defparam \effect|wr_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
fiftyfivenm_lcell_comb \effect|wr_ptr[12]~feeder (
// Equation(s):
// \effect|wr_ptr[12]~feeder_combout  = \effect|count [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|count [12]),
	.cin(gnd),
	.combout(\effect|wr_ptr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \effect|wr_ptr[12]~feeder .lut_mask = 16'hFF00;
defparam \effect|wr_ptr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N11
dffeas \effect|wr_ptr[12] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|wr_ptr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|wr_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|wr_ptr[12] .is_wysiwyg = "true";
defparam \effect|wr_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [17]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [17]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [17]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w[2] (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2] = (!\effect|wr_ptr [14] & !\effect|wr_ptr [13])

	.dataa(\effect|wr_ptr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|wr_ptr [13]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w[2] .lut_mask = 16'h0055;
defparam \effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [17]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ) # 
// ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12 .lut_mask = 16'hADA8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout 
//  & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~12_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13 .lut_mask = 16'hF588;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N19
dffeas \effect|filt0|del[0][17] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[17]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][17] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~20_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )))

	.dataa(\effect|Mult1|auto_generated|op_1~20_combout ),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .lut_mask = 16'hAFA0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N23
dffeas \effect|d[16] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[16] .is_wysiwyg = "true";
defparam \effect|d[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [16]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y27_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [16]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y24_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [16]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [16]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14 .lut_mask = 16'hEE30;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout 
//  & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~14_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15 .lut_mask = 16'hF388;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \effect|filt0|del[0][16] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][16] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
fiftyfivenm_lcell_comb \effect|filt0|del~7 (
// Equation(s):
// \effect|filt0|del~7_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][16]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|filt0|del[0][16]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~7_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~7 .lut_mask = 16'hAA00;
defparam \effect|filt0|del~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \effect|filt0|del[1][16] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][16] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~18_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout )))

	.dataa(\effect|KP_state.10~q ),
	.datab(gnd),
	.datac(\effect|Mult1|auto_generated|op_1~18_combout ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .lut_mask = 16'hF5A0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N25
dffeas \effect|d[15] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[15] .is_wysiwyg = "true";
defparam \effect|d[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [15]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [15]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [15]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [15]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N30
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63~portbdataout ) # 
// (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & 
// ((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16 .lut_mask = 16'hAAE4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N8
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # ((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout  & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b 
// [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17 .lut_mask = 16'hACF0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N9
dffeas \effect|filt0|del[0][15] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][15] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~16_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )))

	.dataa(\effect|Mult1|auto_generated|op_1~16_combout ),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 16'hB8B8;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N9
dffeas \effect|d[14] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[14] .is_wysiwyg = "true";
defparam \effect|d[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y18_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [14]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y11_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [14]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [14]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y14_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [14]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18 .lut_mask = 16'hEE30;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout 
//  & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~18_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19 .lut_mask = 16'hF388;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \effect|filt0|del[0][14] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[14]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][14] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
fiftyfivenm_lcell_comb \effect|filt0|del~9 (
// Equation(s):
// \effect|filt0|del~9_combout  = (\effect|filt0|del[0][14]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\effect|filt0|del[0][14]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~9_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~9 .lut_mask = 16'hC0C0;
defparam \effect|filt0|del~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N1
dffeas \effect|filt0|del[1][14] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][14] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N2
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout  = (\effect|KP_state.10~q  & ((\effect|Mult1|auto_generated|op_1~14_combout ))) # (!\effect|KP_state.10~q  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datad(\effect|Mult1|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .lut_mask = 16'hFC30;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N3
dffeas \effect|d[13] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[13] .is_wysiwyg = "true";
defparam \effect|d[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [13]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [13]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [13]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [13]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N24
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20 .lut_mask = 16'hEE50;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N2
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout 
//  & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~20_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21 .lut_mask = 16'hF588;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N3
dffeas \effect|filt0|del[0][13] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[13]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][13] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N26
fiftyfivenm_lcell_comb \effect|filt0|del~10 (
// Equation(s):
// \effect|filt0|del~10_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][13]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~10_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~10 .lut_mask = 16'hF000;
defparam \effect|filt0|del~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N27
dffeas \effect|filt0|del[1][13] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][13] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~12_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))

	.dataa(gnd),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult1|auto_generated|op_1~12_combout ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .lut_mask = 16'hF3C0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \effect|d[12] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[12] .is_wysiwyg = "true";
defparam \effect|d[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [12]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [12]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [12]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [12]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22 .lut_mask = 16'hFA0C;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout 
//  & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~22_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23 .lut_mask = 16'hAFC0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \effect|filt0|del[0][12] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][12] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~10_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout )))

	.dataa(gnd),
	.datab(\effect|Mult1|auto_generated|op_1~10_combout ),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .lut_mask = 16'hCFC0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N13
dffeas \effect|d[11] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[11] .is_wysiwyg = "true";
defparam \effect|d[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [11]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [11]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59~portbdataout ) # 
// ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & 
// !\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24 .lut_mask = 16'hCCB8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [11]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [11]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24_combout  & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83~portbdataout ) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24_combout  & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b 
// [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~24_combout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25 .lut_mask = 16'hE4AA;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \effect|filt0|del[0][11] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][11] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
fiftyfivenm_lcell_comb \effect|filt0|del~12 (
// Equation(s):
// \effect|filt0|del~12_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][11]~q )

	.dataa(\RESET_DELAY_n~q ),
	.datab(gnd),
	.datac(\effect|filt0|del[0][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~12_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~12 .lut_mask = 16'hA0A0;
defparam \effect|filt0|del~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \effect|filt0|del[1][11] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][11] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout  = (\effect|KP_state.10~q  & ((\effect|Mult1|auto_generated|op_1~8_combout ))) # (!\effect|KP_state.10~q  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\effect|KP_state.10~q ),
	.datac(gnd),
	.datad(\effect|Mult1|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 16'hEE22;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \effect|d[10] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[10] .is_wysiwyg = "true";
defparam \effect|d[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [10]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [10]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [10]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26 .lut_mask = 16'hD9C8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [10]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout 
//  & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~26_combout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27 .lut_mask = 16'hDAD0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N9
dffeas \effect|filt0|del[0][10] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][10] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
fiftyfivenm_lcell_comb \effect|filt0|del~13 (
// Equation(s):
// \effect|filt0|del~13_combout  = (\effect|filt0|del[0][10]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\effect|filt0|del[0][10]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~13_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~13 .lut_mask = 16'hC0C0;
defparam \effect|filt0|del~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N27
dffeas \effect|filt0|del[1][10] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][10] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout  = (\effect|KP_state.10~q  & ((\effect|Mult1|auto_generated|op_1~6_combout ))) # (!\effect|KP_state.10~q  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datad(\effect|Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .lut_mask = 16'hFC30;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N13
dffeas \effect|d[9] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[9] .is_wysiwyg = "true";
defparam \effect|d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [9]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [9]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [9]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28 .lut_mask = 16'hFC22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [9]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout  
// & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~28_combout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29 .lut_mask = 16'hF838;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N19
dffeas \effect|filt0|del[0][9] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][9] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
fiftyfivenm_lcell_comb \effect|filt0|del~14 (
// Equation(s):
// \effect|filt0|del~14_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][9]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~14_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~14 .lut_mask = 16'hF000;
defparam \effect|filt0|del~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N1
dffeas \effect|filt0|del[1][9] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][9] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout  = (\effect|KP_state.10~q  & ((\effect|Mult1|auto_generated|op_1~4_combout ))) # (!\effect|KP_state.10~q  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\effect|KP_state.10~q ),
	.datac(gnd),
	.datad(\effect|Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .lut_mask = 16'hEE22;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \effect|d[8] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[8] .is_wysiwyg = "true";
defparam \effect|d[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [8]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [8]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [8]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [8]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30 .lut_mask = 16'hDC98;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout  
// & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~30_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31 .lut_mask = 16'hDDA0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \effect|filt0|del[0][8] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][8] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
fiftyfivenm_lcell_comb \effect|d~0 (
// Equation(s):
// \effect|d~0_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~2_combout )) # (!\effect|KP_state.10~q  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout )))

	.dataa(gnd),
	.datab(\effect|Mult1|auto_generated|op_1~2_combout ),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\effect|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~0 .lut_mask = 16'hCFC0;
defparam \effect|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N7
dffeas \effect|d[7] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[7] .is_wysiwyg = "true";
defparam \effect|d[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [7]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y8_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [7]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [7]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [7]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32 .lut_mask = 16'hB9A8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout  
// & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~32_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33 .lut_mask = 16'hBBC0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N11
dffeas \effect|filt0|del[0][7] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][7] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
fiftyfivenm_lcell_comb \effect|filt0|del~16 (
// Equation(s):
// \effect|filt0|del~16_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][7]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~16_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~16 .lut_mask = 16'hF000;
defparam \effect|filt0|del~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N15
dffeas \effect|filt0|del[1][7] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][7] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
fiftyfivenm_lcell_comb \effect|d~1 (
// Equation(s):
// \effect|d~1_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~0_combout )) # (!\effect|KP_state.10~q  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout )))

	.dataa(gnd),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult1|auto_generated|op_1~0_combout ),
	.datad(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\effect|d~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~1 .lut_mask = 16'hF3C0;
defparam \effect|d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N5
dffeas \effect|d[6] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[6] .is_wysiwyg = "true";
defparam \effect|d[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [6]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [6]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [6]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [6]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34 .lut_mask = 16'hDC98;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout  
// & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~34_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35 .lut_mask = 16'hF588;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N1
dffeas \effect|filt0|del[0][6] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][6] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
fiftyfivenm_lcell_comb \effect|d~2 (
// Equation(s):
// \effect|d~2_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|w212w [17])) # (!\effect|KP_state.10~q  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout )))

	.dataa(\effect|Mult1|auto_generated|w212w [17]),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\effect|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~2 .lut_mask = 16'hAFA0;
defparam \effect|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \effect|d[5] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[5] .is_wysiwyg = "true";
defparam \effect|d[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [5]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [5]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [5]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [5]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53~portbdataout ) # 
// ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & 
// !\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36 .lut_mask = 16'hAAD8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N0
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36_combout  & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77~portbdataout ) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36_combout  & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b 
// [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~36_combout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37 .lut_mask = 16'hCAF0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N1
dffeas \effect|filt0|del[0][5] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][5] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
fiftyfivenm_lcell_comb \effect|filt0|del~18 (
// Equation(s):
// \effect|filt0|del~18_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][5]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~18_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~18 .lut_mask = 16'hF000;
defparam \effect|filt0|del~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N11
dffeas \effect|filt0|del[1][5] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][5] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
fiftyfivenm_lcell_comb \effect|d~3 (
// Equation(s):
// \effect|d~3_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|w212w [16])) # (!\effect|KP_state.10~q  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout )))

	.dataa(\effect|Mult1|auto_generated|w212w [16]),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\effect|d~3_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~3 .lut_mask = 16'hAFA0;
defparam \effect|d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \effect|d[4] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[4] .is_wysiwyg = "true";
defparam \effect|d[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [4]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [4]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [4]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [4]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) # 
// (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// ((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38 .lut_mask = 16'hAAE4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76~portbdataout ) # ((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38_combout  & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b 
// [1]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~38_combout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39 .lut_mask = 16'hACF0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \effect|filt0|del[0][4] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][4] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][3] (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][3]~combout  = \Add9~6_combout  $ (((\Add9~4_combout ) # ((\Add9~0_combout ) # (\Add9~2_combout ))))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][3] .lut_mask = 16'h01FE;
defparam \effect|Mult0|mult_core|romout[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
fiftyfivenm_lcell_comb \effect|d~4 (
// Equation(s):
// \effect|d~4_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|w212w [15])) # (!\effect|KP_state.10~q  & ((\effect|Mult0|mult_core|romout[0][3]~combout )))

	.dataa(gnd),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult1|auto_generated|w212w [15]),
	.datad(\effect|Mult0|mult_core|romout[0][3]~combout ),
	.cin(gnd),
	.combout(\effect|d~4_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~4 .lut_mask = 16'hF3C0;
defparam \effect|d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \effect|d[3] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[3] .is_wysiwyg = "true";
defparam \effect|d[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [3]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y25_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [3]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y30_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [3]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [3]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) # 
// ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & 
// !\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40 .lut_mask = 16'hCCB8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout  
// & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~40_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41 .lut_mask = 16'hF588;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \effect|filt0|del[0][3] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[3]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][3] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
fiftyfivenm_lcell_comb \effect|filt0|del~20 (
// Equation(s):
// \effect|filt0|del~20_combout  = (\effect|filt0|del[0][3]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\effect|filt0|del[0][3]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~20_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~20 .lut_mask = 16'hC0C0;
defparam \effect|filt0|del~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \effect|filt0|del[1][3] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][3] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[0][2]~25 (
// Equation(s):
// \effect|Mult0|mult_core|romout[0][2]~25_combout  = \Add9~4_combout  $ (((\Add9~0_combout ) # (\Add9~2_combout )))

	.dataa(\Add9~4_combout ),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[0][2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[0][2]~25 .lut_mask = 16'h5656;
defparam \effect|Mult0|mult_core|romout[0][2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
fiftyfivenm_lcell_comb \effect|d~5 (
// Equation(s):
// \effect|d~5_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|w212w [14])) # (!\effect|KP_state.10~q  & ((\effect|Mult0|mult_core|romout[0][2]~25_combout )))

	.dataa(gnd),
	.datab(\effect|KP_state.10~q ),
	.datac(\effect|Mult1|auto_generated|w212w [14]),
	.datad(\effect|Mult0|mult_core|romout[0][2]~25_combout ),
	.cin(gnd),
	.combout(\effect|d~5_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~5 .lut_mask = 16'hF3C0;
defparam \effect|d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N11
dffeas \effect|d[2] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[2] .is_wysiwyg = "true";
defparam \effect|d[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [2]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [2]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [2]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [2]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42 .lut_mask = 16'hDC98;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout  
// & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43 .lut_mask = 16'hF588;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N3
dffeas \effect|filt0|del[0][2] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][2] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
fiftyfivenm_lcell_comb \effect|d~6 (
// Equation(s):
// \effect|d~6_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|w212w [13])) # (!\effect|KP_state.10~q  & ((\Add9~0_combout  $ (\Add9~2_combout ))))

	.dataa(\effect|Mult1|auto_generated|w212w [13]),
	.datab(\Add9~0_combout ),
	.datac(\Add9~2_combout ),
	.datad(\effect|KP_state.10~q ),
	.cin(gnd),
	.combout(\effect|d~6_combout ),
	.cout());
// synopsys translate_off
defparam \effect|d~6 .lut_mask = 16'hAA3C;
defparam \effect|d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N9
dffeas \effect|d[1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[1] .is_wysiwyg = "true";
defparam \effect|d[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [1]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [1]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44 .lut_mask = 16'hD9C8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [1]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [1]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44_combout  & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44_combout  & (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25~portbdataout 
// ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~44_combout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45 .lut_mask = 16'hE6A2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N13
dffeas \effect|filt0|del[0][1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[1]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][1] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
fiftyfivenm_lcell_comb \effect|filt0|del~22 (
// Equation(s):
// \effect|filt0|del~22_combout  = (\effect|filt0|del[0][1]~q  & \RESET_DELAY_n~q )

	.dataa(gnd),
	.datab(\effect|filt0|del[0][1]~q ),
	.datac(\RESET_DELAY_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|filt0|del~22_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~22 .lut_mask = 16'hC0C0;
defparam \effect|filt0|del~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N7
dffeas \effect|filt0|del[1][1] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][1] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_2~0 (
// Equation(s):
// \effect|Mult1|auto_generated|op_2~0_combout  = \effect|Mult1|auto_generated|mac_out4~DATAOUT12  $ (VCC)
// \effect|Mult1|auto_generated|op_2~1  = CARRY(\effect|Mult1|auto_generated|mac_out4~DATAOUT12 )

	.dataa(gnd),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\effect|Mult1|auto_generated|op_2~0_combout ),
	.cout(\effect|Mult1|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_2~0 .lut_mask = 16'h33CC;
defparam \effect|Mult1|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~24_combout  = ((\effect|Mult1|auto_generated|mac_out2~DATAOUT30  $ (\effect|Mult1|auto_generated|op_2~0_combout  $ (\effect|Mult1|auto_generated|op_1~23 )))) # (GND)
// \effect|Mult1|auto_generated|op_1~25  = CARRY((\effect|Mult1|auto_generated|mac_out2~DATAOUT30  & (\effect|Mult1|auto_generated|op_2~0_combout  & !\effect|Mult1|auto_generated|op_1~23 )) # (!\effect|Mult1|auto_generated|mac_out2~DATAOUT30  & 
// ((\effect|Mult1|auto_generated|op_2~0_combout ) # (!\effect|Mult1|auto_generated|op_1~23 ))))

	.dataa(\effect|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\effect|Mult1|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~23 ),
	.combout(\effect|Mult1|auto_generated|op_1~24_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \effect|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[2][10]~15 (
// Equation(s):
// \effect|Mult0|mult_core|romout[2][10]~15_combout  = (\Add9~22_combout  & ((\Add9~18_combout ) # ((\Add9~20_combout ) # (\Add9~16_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~16_combout ),
	.datad(\Add9~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[2][10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[2][10]~15 .lut_mask = 16'hFE00;
defparam \effect|Mult0|mult_core|romout[2][10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = ((\effect|Mult0|mult_core|romout[3][6]~14_combout  $ (\effect|Mult0|mult_core|romout[2][10]~15_combout  $ (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))) # 
// (GND)
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\effect|Mult0|mult_core|romout[3][6]~14_combout  & ((\effect|Mult0|mult_core|romout[2][10]~15_combout ) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))) # 
// (!\effect|Mult0|mult_core|romout[3][6]~14_combout  & (\effect|Mult0|mult_core|romout[2][10]~15_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))

	.dataa(\effect|Mult0|mult_core|romout[3][6]~14_combout ),
	.datab(\effect|Mult0|mult_core|romout[2][10]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  $ (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ))) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 )))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~24_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(\effect|KP_state.10~q ),
	.datab(\effect|Mult1|auto_generated|op_1~24_combout ),
	.datac(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 16'hD8D8;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N3
dffeas \effect|d[18] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[18] .is_wysiwyg = "true";
defparam \effect|d[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [18]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [18]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [18]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [18]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42~portbdataout ) # 
// ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10 .lut_mask = 16'hCBC8;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout 
//  & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~10_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11 .lut_mask = 16'hF388;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \effect|filt0|del[0][18] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[18]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][18] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
fiftyfivenm_lcell_comb \effect|filt0|regq[18]~60 (
// Equation(s):
// \effect|filt0|regq[18]~60_combout  = ((\effect|filt0|del[1][19]~q  $ (\effect|filt0|del[0][19]~q  $ (!\effect|filt0|regq[17]~59 )))) # (GND)
// \effect|filt0|regq[18]~61  = CARRY((\effect|filt0|del[1][19]~q  & ((\effect|filt0|del[0][19]~q ) # (!\effect|filt0|regq[17]~59 ))) # (!\effect|filt0|del[1][19]~q  & (\effect|filt0|del[0][19]~q  & !\effect|filt0|regq[17]~59 )))

	.dataa(\effect|filt0|del[1][19]~q ),
	.datab(\effect|filt0|del[0][19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[17]~59 ),
	.combout(\effect|filt0|regq[18]~60_combout ),
	.cout(\effect|filt0|regq[18]~61 ));
// synopsys translate_off
defparam \effect|filt0|regq[18]~60 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
fiftyfivenm_lcell_comb \effect|filt0|regq[19]~62 (
// Equation(s):
// \effect|filt0|regq[19]~62_combout  = (\effect|filt0|del[0][20]~q  & ((\effect|filt0|del[1][20]~q  & (\effect|filt0|regq[18]~61  & VCC)) # (!\effect|filt0|del[1][20]~q  & (!\effect|filt0|regq[18]~61 )))) # (!\effect|filt0|del[0][20]~q  & 
// ((\effect|filt0|del[1][20]~q  & (!\effect|filt0|regq[18]~61 )) # (!\effect|filt0|del[1][20]~q  & ((\effect|filt0|regq[18]~61 ) # (GND)))))
// \effect|filt0|regq[19]~63  = CARRY((\effect|filt0|del[0][20]~q  & (!\effect|filt0|del[1][20]~q  & !\effect|filt0|regq[18]~61 )) # (!\effect|filt0|del[0][20]~q  & ((!\effect|filt0|regq[18]~61 ) # (!\effect|filt0|del[1][20]~q ))))

	.dataa(\effect|filt0|del[0][20]~q ),
	.datab(\effect|filt0|del[1][20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[18]~61 ),
	.combout(\effect|filt0|regq[19]~62_combout ),
	.cout(\effect|filt0|regq[19]~63 ));
// synopsys translate_off
defparam \effect|filt0|regq[19]~62 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
fiftyfivenm_lcell_comb \effect|filt0|regq[20]~64 (
// Equation(s):
// \effect|filt0|regq[20]~64_combout  = ((\effect|filt0|del[0][21]~q  $ (\effect|filt0|del[1][21]~q  $ (!\effect|filt0|regq[19]~63 )))) # (GND)
// \effect|filt0|regq[20]~65  = CARRY((\effect|filt0|del[0][21]~q  & ((\effect|filt0|del[1][21]~q ) # (!\effect|filt0|regq[19]~63 ))) # (!\effect|filt0|del[0][21]~q  & (\effect|filt0|del[1][21]~q  & !\effect|filt0|regq[19]~63 )))

	.dataa(\effect|filt0|del[0][21]~q ),
	.datab(\effect|filt0|del[1][21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[19]~63 ),
	.combout(\effect|filt0|regq[20]~64_combout ),
	.cout(\effect|filt0|regq[20]~65 ));
// synopsys translate_off
defparam \effect|filt0|regq[20]~64 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
fiftyfivenm_lcell_comb \effect|filt0|regq[21]~66 (
// Equation(s):
// \effect|filt0|regq[21]~66_combout  = (\effect|filt0|del[0][22]~q  & ((\effect|filt0|del[1][22]~q  & (\effect|filt0|regq[20]~65  & VCC)) # (!\effect|filt0|del[1][22]~q  & (!\effect|filt0|regq[20]~65 )))) # (!\effect|filt0|del[0][22]~q  & 
// ((\effect|filt0|del[1][22]~q  & (!\effect|filt0|regq[20]~65 )) # (!\effect|filt0|del[1][22]~q  & ((\effect|filt0|regq[20]~65 ) # (GND)))))
// \effect|filt0|regq[21]~67  = CARRY((\effect|filt0|del[0][22]~q  & (!\effect|filt0|del[1][22]~q  & !\effect|filt0|regq[20]~65 )) # (!\effect|filt0|del[0][22]~q  & ((!\effect|filt0|regq[20]~65 ) # (!\effect|filt0|del[1][22]~q ))))

	.dataa(\effect|filt0|del[0][22]~q ),
	.datab(\effect|filt0|del[1][22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[20]~65 ),
	.combout(\effect|filt0|regq[21]~66_combout ),
	.cout(\effect|filt0|regq[21]~67 ));
// synopsys translate_off
defparam \effect|filt0|regq[21]~66 .lut_mask = 16'h9617;
defparam \effect|filt0|regq[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
fiftyfivenm_lcell_comb \effect|filt0|regq[22]~68 (
// Equation(s):
// \effect|filt0|regq[22]~68_combout  = ((\effect|filt0|del[1][23]~q  $ (\effect|filt0|del[0][23]~q  $ (!\effect|filt0|regq[21]~67 )))) # (GND)
// \effect|filt0|regq[22]~69  = CARRY((\effect|filt0|del[1][23]~q  & ((\effect|filt0|del[0][23]~q ) # (!\effect|filt0|regq[21]~67 ))) # (!\effect|filt0|del[1][23]~q  & (\effect|filt0|del[0][23]~q  & !\effect|filt0|regq[21]~67 )))

	.dataa(\effect|filt0|del[1][23]~q ),
	.datab(\effect|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|filt0|regq[21]~67 ),
	.combout(\effect|filt0|regq[22]~68_combout ),
	.cout(\effect|filt0|regq[22]~69 ));
// synopsys translate_off
defparam \effect|filt0|regq[22]~68 .lut_mask = 16'h698E;
defparam \effect|filt0|regq[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_2~2 (
// Equation(s):
// \effect|Mult1|auto_generated|op_2~2_combout  = (\effect|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\effect|Mult1|auto_generated|op_2~1 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\effect|Mult1|auto_generated|op_2~1 ) # (GND)))
// \effect|Mult1|auto_generated|op_2~3  = CARRY((!\effect|Mult1|auto_generated|op_2~1 ) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_2~1 ),
	.combout(\effect|Mult1|auto_generated|op_2~2_combout ),
	.cout(\effect|Mult1|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_2~2 .lut_mask = 16'h5A5F;
defparam \effect|Mult1|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_2~4 (
// Equation(s):
// \effect|Mult1|auto_generated|op_2~4_combout  = (\effect|Mult1|auto_generated|mac_out4~DATAOUT14  & (\effect|Mult1|auto_generated|op_2~3  $ (GND))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT14  & (!\effect|Mult1|auto_generated|op_2~3  & VCC))
// \effect|Mult1|auto_generated|op_2~5  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT14  & !\effect|Mult1|auto_generated|op_2~3 ))

	.dataa(gnd),
	.datab(\effect|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_2~3 ),
	.combout(\effect|Mult1|auto_generated|op_2~4_combout ),
	.cout(\effect|Mult1|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_2~4 .lut_mask = 16'hC30C;
defparam \effect|Mult1|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N26
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_2~6 (
// Equation(s):
// \effect|Mult1|auto_generated|op_2~6_combout  = (\effect|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\effect|Mult1|auto_generated|op_2~5 )) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\effect|Mult1|auto_generated|op_2~5 ) # (GND)))
// \effect|Mult1|auto_generated|op_2~7  = CARRY((!\effect|Mult1|auto_generated|op_2~5 ) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_2~5 ),
	.combout(\effect|Mult1|auto_generated|op_2~6_combout ),
	.cout(\effect|Mult1|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_2~6 .lut_mask = 16'h5A5F;
defparam \effect|Mult1|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_2~8 (
// Equation(s):
// \effect|Mult1|auto_generated|op_2~8_combout  = (\effect|Mult1|auto_generated|mac_out4~DATAOUT16  & (\effect|Mult1|auto_generated|op_2~7  $ (GND))) # (!\effect|Mult1|auto_generated|mac_out4~DATAOUT16  & (!\effect|Mult1|auto_generated|op_2~7  & VCC))
// \effect|Mult1|auto_generated|op_2~9  = CARRY((\effect|Mult1|auto_generated|mac_out4~DATAOUT16  & !\effect|Mult1|auto_generated|op_2~7 ))

	.dataa(\effect|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_2~7 ),
	.combout(\effect|Mult1|auto_generated|op_2~8_combout ),
	.cout(\effect|Mult1|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_2~8 .lut_mask = 16'hA50A;
defparam \effect|Mult1|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~26_combout  = (\effect|Mult1|auto_generated|op_2~2_combout  & (\effect|Mult1|auto_generated|op_1~25  & VCC)) # (!\effect|Mult1|auto_generated|op_2~2_combout  & (!\effect|Mult1|auto_generated|op_1~25 ))
// \effect|Mult1|auto_generated|op_1~27  = CARRY((!\effect|Mult1|auto_generated|op_2~2_combout  & !\effect|Mult1|auto_generated|op_1~25 ))

	.dataa(\effect|Mult1|auto_generated|op_2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~25 ),
	.combout(\effect|Mult1|auto_generated|op_1~26_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~26 .lut_mask = 16'hA505;
defparam \effect|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~28_combout  = (\effect|Mult1|auto_generated|op_2~4_combout  & ((GND) # (!\effect|Mult1|auto_generated|op_1~27 ))) # (!\effect|Mult1|auto_generated|op_2~4_combout  & (\effect|Mult1|auto_generated|op_1~27  $ (GND)))
// \effect|Mult1|auto_generated|op_1~29  = CARRY((\effect|Mult1|auto_generated|op_2~4_combout ) # (!\effect|Mult1|auto_generated|op_1~27 ))

	.dataa(gnd),
	.datab(\effect|Mult1|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~27 ),
	.combout(\effect|Mult1|auto_generated|op_1~28_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~28 .lut_mask = 16'h3CCF;
defparam \effect|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~30_combout  = (\effect|Mult1|auto_generated|op_2~6_combout  & (\effect|Mult1|auto_generated|op_1~29  & VCC)) # (!\effect|Mult1|auto_generated|op_2~6_combout  & (!\effect|Mult1|auto_generated|op_1~29 ))
// \effect|Mult1|auto_generated|op_1~31  = CARRY((!\effect|Mult1|auto_generated|op_2~6_combout  & !\effect|Mult1|auto_generated|op_1~29 ))

	.dataa(\effect|Mult1|auto_generated|op_2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~29 ),
	.combout(\effect|Mult1|auto_generated|op_1~30_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~30 .lut_mask = 16'hA505;
defparam \effect|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~32_combout  = (\effect|Mult1|auto_generated|op_2~8_combout  & ((GND) # (!\effect|Mult1|auto_generated|op_1~31 ))) # (!\effect|Mult1|auto_generated|op_2~8_combout  & (\effect|Mult1|auto_generated|op_1~31  $ (GND)))
// \effect|Mult1|auto_generated|op_1~33  = CARRY((\effect|Mult1|auto_generated|op_2~8_combout ) # (!\effect|Mult1|auto_generated|op_1~31 ))

	.dataa(gnd),
	.datab(\effect|Mult1|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult1|auto_generated|op_1~31 ),
	.combout(\effect|Mult1|auto_generated|op_1~32_combout ),
	.cout(\effect|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~32 .lut_mask = 16'h3CCF;
defparam \effect|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][9]~12 (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][9]~12_combout  = (\Add9~28_combout  & ((\Add9~24_combout ) # ((\Add9~30_combout ) # (\Add9~26_combout ))))

	.dataa(\Add9~24_combout ),
	.datab(\Add9~28_combout ),
	.datac(\Add9~30_combout ),
	.datad(\Add9~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][9]~12 .lut_mask = 16'hCCC8;
defparam \effect|Mult0|mult_core|romout[3][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][8] (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][8]~combout  = (\Add9~24_combout  & (((\Add9~26_combout )))) # (!\Add9~24_combout  & ((\Add9~30_combout  & ((\Add9~26_combout ))) # (!\Add9~30_combout  & (\Add9~28_combout  & !\Add9~26_combout ))))

	.dataa(\Add9~24_combout ),
	.datab(\Add9~28_combout ),
	.datac(\Add9~30_combout ),
	.datad(\Add9~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][8]~combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][8] .lut_mask = 16'hFA04;
defparam \effect|Mult0|mult_core|romout[3][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|romout[3][7]~13 (
// Equation(s):
// \effect|Mult0|mult_core|romout[3][7]~13_combout  = (\Add9~24_combout  & (((\Add9~30_combout )))) # (!\Add9~24_combout  & (!\Add9~30_combout  & ((\Add9~28_combout ) # (\Add9~26_combout ))))

	.dataa(\Add9~24_combout ),
	.datab(\Add9~28_combout ),
	.datac(\Add9~30_combout ),
	.datad(\Add9~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|romout[3][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|romout[3][7]~13 .lut_mask = 16'hA5A4;
defparam \effect|Mult0|mult_core|romout[3][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = (\effect|Mult0|mult_core|romout[3][7]~13_combout  & (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 )) # (!\effect|Mult0|mult_core|romout[3][7]~13_combout  & 
// ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (GND)))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  = CARRY((!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (!\effect|Mult0|mult_core|romout[3][7]~13_combout ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|romout[3][7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  = (\effect|Mult0|mult_core|romout[3][8]~combout  & (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  $ (GND))) # (!\effect|Mult0|mult_core|romout[3][8]~combout  & 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  & VCC))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  = CARRY((\effect|Mult0|mult_core|romout[3][8]~combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|romout[3][8]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  = (\effect|Mult0|mult_core|romout[3][9]~12_combout  & (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 )) # (!\effect|Mult0|mult_core|romout[3][9]~12_combout  & 
// ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (GND)))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  = CARRY((!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ) # (!\effect|Mult0|mult_core|romout[3][9]~12_combout ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|romout[3][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .lut_mask = 16'h3C3F;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  = (\Add9~30_combout  & (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  $ (GND))) # (!\Add9~30_combout  & 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19  & VCC))
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21  = CARRY((\Add9~30_combout  & !\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ))

	.dataa(\Add9~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.cout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout  = (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )))) # 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 )) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout  = ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  $ (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ))) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 )))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout  = (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25  & VCC)) # (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )))) # 
// (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 )) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  & ((!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ) # 
// (!\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ))))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout  = ((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  $ (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  = CARRY((\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & ((\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # 
// (!\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ))) # (!\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout  & (\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// !\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 )))

	.dataa(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout ),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~32_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout )))

	.dataa(\effect|Mult1|auto_generated|op_1~32_combout ),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 16'hAFA0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N7
dffeas \effect|d[22] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[22] .is_wysiwyg = "true";
defparam \effect|d[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y15_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [22]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [22]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y17_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [22]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y13_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [22]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2 .lut_mask = 16'hEE30;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout  
// & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~2_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3 .lut_mask = 16'hF388;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \effect|filt0|del[0][22] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[22]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][22] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~30_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout )))

	.dataa(\effect|Mult1|auto_generated|op_1~30_combout ),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .lut_mask = 16'hAFA0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N17
dffeas \effect|d[21] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[21] .is_wysiwyg = "true";
defparam \effect|d[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [21]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [21]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [21]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N14
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4 .lut_mask = 16'hFA44;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [21]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 21;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout  
// & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout  & 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~4_combout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5 .lut_mask = 16'hF858;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N11
dffeas \effect|filt0|del[0][21] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[21]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][21] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~28_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout )))

	.dataa(\effect|Mult1|auto_generated|op_1~28_combout ),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .lut_mask = 16'hAFA0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N27
dffeas \effect|d[20] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[20] .is_wysiwyg = "true";
defparam \effect|d[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [20]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [20]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [20]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [20]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 20;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6 .lut_mask = 16'hCEC2;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout  
// & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~6_combout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7 .lut_mask = 16'hBBC0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \effect|filt0|del[0][20] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[20]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][20] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~26_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout )))

	.dataa(\effect|Mult1|auto_generated|op_1~26_combout ),
	.datab(gnd),
	.datac(\effect|KP_state.10~q ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hAFA0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N13
dffeas \effect|d[19] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[19] .is_wysiwyg = "true";
defparam \effect|d[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [19]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [19]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [19]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N28
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8 .lut_mask = 16'hFA44;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [19]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 19;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91~portbdataout ) # ((!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8_combout  & (((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & \effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b 
// [0]))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~8_combout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9 .lut_mask = 16'hB8CC;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N17
dffeas \effect|filt0|del[0][19] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[19]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][19] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
fiftyfivenm_lcell_comb \effect|filt0|del~4 (
// Equation(s):
// \effect|filt0|del~4_combout  = (\RESET_DELAY_n~q  & \effect|filt0|del[0][19]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_DELAY_n~q ),
	.datad(\effect|filt0|del[0][19]~q ),
	.cin(gnd),
	.combout(\effect|filt0|del~4_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|del~4 .lut_mask = 16'hF000;
defparam \effect|filt0|del~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N31
dffeas \effect|filt0|del[1][19] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|del~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[1][19] .is_wysiwyg = "true";
defparam \effect|filt0|del[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_2~10 (
// Equation(s):
// \effect|Mult1|auto_generated|op_2~10_combout  = \effect|Mult1|auto_generated|op_2~9  $ (\effect|Mult1|auto_generated|mac_out4~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\effect|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.cin(\effect|Mult1|auto_generated|op_2~9 ),
	.combout(\effect|Mult1|auto_generated|op_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_2~10 .lut_mask = 16'h0FF0;
defparam \effect|Mult1|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
fiftyfivenm_lcell_comb \effect|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \effect|Mult1|auto_generated|op_1~34_combout  = \effect|Mult1|auto_generated|op_2~10_combout  $ (!\effect|Mult1|auto_generated|op_1~33 )

	.dataa(\effect|Mult1|auto_generated|op_2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\effect|Mult1|auto_generated|op_1~33 ),
	.combout(\effect|Mult1|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult1|auto_generated|op_1~34 .lut_mask = 16'hA5A5;
defparam \effect|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 (
// Equation(s):
// \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout  = \Add9~30_combout  $ (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 )

	.dataa(\Add9~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 ),
	.combout(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .lut_mask = 16'h5A5A;
defparam \effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout  = \effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ (\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29  $ 
// (\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ))

	.dataa(gnd),
	.datab(\effect|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(\effect|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout ),
	.cin(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 ),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .lut_mask = 16'hC33C;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
fiftyfivenm_lcell_comb \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout  = (\effect|KP_state.10~q  & (\effect|Mult1|auto_generated|op_1~34_combout )) # (!\effect|KP_state.10~q  & 
// ((\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout )))

	.dataa(\effect|KP_state.10~q ),
	.datab(gnd),
	.datac(\effect|Mult1|auto_generated|op_1~34_combout ),
	.datad(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .lut_mask = 16'hF5A0;
defparam \effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N21
dffeas \effect|d[23] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \effect|d[23] .is_wysiwyg = "true";
defparam \effect|d[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [23]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode807w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [23]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) # 
// (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23~portbdataout )))))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0 .lut_mask = 16'hEE50;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [23]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\effect|delay_ram|altsyncram_component|auto_generated|decode2|w_anode828w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\effect|rden~q ),
	.portbaddrstall(gnd),
	.clk0(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RESET_DELAY_n~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\effect|d [23]}),
	.portaaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\effect|wr_ptr [12],\effect|wr_ptr [11],\effect|wr_ptr [10],\effect|wr_ptr [9],\effect|wr_ptr [8],\effect|wr_ptr [7],\effect|wr_ptr [6],\effect|wr_ptr [5],\effect|wr_ptr [4],\effect|wr_ptr [3],\effect|wr_ptr [2],\effect|wr_ptr [1],\effect|wr_ptr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|ALTSYNCRAM";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "clear0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 23;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 32768;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 24;
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N4
fiftyfivenm_lcell_comb \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1 (
// Equation(s):
// \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1_combout  = (\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout  
// & (\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95~portbdataout )) # (!\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout  & 
// ((\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))))) # (!\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout ))

	.dataa(\effect|delay_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~0_combout ),
	.datac(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datad(\effect|delay_ram|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1 .lut_mask = 16'hE6C4;
defparam \effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N5
dffeas \effect|filt0|del[0][23] (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|delay_ram|altsyncram_component|auto_generated|mux3|result_node[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|del[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|del[0][23] .is_wysiwyg = "true";
defparam \effect|filt0|del[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
fiftyfivenm_lcell_comb \effect|filt0|regq[23]~70 (
// Equation(s):
// \effect|filt0|regq[23]~70_combout  = \effect|filt0|del[0][23]~q  $ (\effect|filt0|regq[22]~69  $ (\effect|filt0|del[1][23]~q ))

	.dataa(gnd),
	.datab(\effect|filt0|del[0][23]~q ),
	.datac(gnd),
	.datad(\effect|filt0|del[1][23]~q ),
	.cin(\effect|filt0|regq[22]~69 ),
	.combout(\effect|filt0|regq[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \effect|filt0|regq[23]~70 .lut_mask = 16'hC33C;
defparam \effect|filt0|regq[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \effect|filt0|regq[23]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \string6|filt0|regq[23]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N21
dffeas \effect|filt0|regq[22]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \string6|filt0|regq[22]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \string6|filt0|regq[21]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N19
dffeas \effect|filt0|regq[21]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N17
dffeas \effect|filt0|regq[20]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \string6|filt0|regq[20]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \string6|filt0|regq[19]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N15
dffeas \effect|filt0|regq[19]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N13
dffeas \effect|filt0|regq[18]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \string6|filt0|regq[18]~_Duplicate_1 (
	.clk(\string6|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string6|filt0|regq[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string6|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string6|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string6|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N11
dffeas \effect|filt0|regq[17]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N9
dffeas \effect|filt0|regq[16]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N7
dffeas \effect|filt0|regq[15]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N5
dffeas \effect|filt0|regq[14]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N3
dffeas \effect|filt0|regq[13]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N1
dffeas \effect|filt0|regq[12]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N31
dffeas \effect|filt0|regq[11]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N29
dffeas \effect|filt0|regq[10]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N27
dffeas \effect|filt0|regq[9]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N25
dffeas \effect|filt0|regq[8]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N23
dffeas \effect|filt0|regq[7]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N21
dffeas \effect|filt0|regq[6]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N19
dffeas \effect|filt0|regq[5]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N17
dffeas \effect|filt0|regq[4]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N15
dffeas \effect|filt0|regq[3]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N13
dffeas \effect|filt0|regq[2]~_Duplicate_1 (
	.clk(\effect|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\effect|filt0|regq[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\effect|filt0|regq[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \effect|filt0|regq[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \effect|filt0|regq[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\effect|filt0|regq[2]~_Duplicate_1_q  & (\string6|filt0|regq[2]~_Duplicate_1_q  $ (VCC))) # (!\effect|filt0|regq[2]~_Duplicate_1_q  & (\string6|filt0|regq[2]~_Duplicate_1_q  & VCC))
// \Add0~1  = CARRY((\effect|filt0|regq[2]~_Duplicate_1_q  & \string6|filt0|regq[2]~_Duplicate_1_q ))

	.dataa(\effect|filt0|regq[2]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\string6|filt0|regq[3]~_Duplicate_1_q  & ((\effect|filt0|regq[3]~_Duplicate_1_q  & (\Add0~1  & VCC)) # (!\effect|filt0|regq[3]~_Duplicate_1_q  & (!\Add0~1 )))) # (!\string6|filt0|regq[3]~_Duplicate_1_q  & 
// ((\effect|filt0|regq[3]~_Duplicate_1_q  & (!\Add0~1 )) # (!\effect|filt0|regq[3]~_Duplicate_1_q  & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\string6|filt0|regq[3]~_Duplicate_1_q  & (!\effect|filt0|regq[3]~_Duplicate_1_q  & !\Add0~1 )) # (!\string6|filt0|regq[3]~_Duplicate_1_q  & ((!\Add0~1 ) # (!\effect|filt0|regq[3]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\effect|filt0|regq[4]~_Duplicate_1_q  $ (\string6|filt0|regq[4]~_Duplicate_1_q  $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\effect|filt0|regq[4]~_Duplicate_1_q  & ((\string6|filt0|regq[4]~_Duplicate_1_q ) # (!\Add0~3 ))) # (!\effect|filt0|regq[4]~_Duplicate_1_q  & (\string6|filt0|regq[4]~_Duplicate_1_q  & !\Add0~3 )))

	.dataa(\effect|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\effect|filt0|regq[5]~_Duplicate_1_q  & ((\string6|filt0|regq[5]~_Duplicate_1_q  & (\Add0~5  & VCC)) # (!\string6|filt0|regq[5]~_Duplicate_1_q  & (!\Add0~5 )))) # (!\effect|filt0|regq[5]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[5]~_Duplicate_1_q  & (!\Add0~5 )) # (!\string6|filt0|regq[5]~_Duplicate_1_q  & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\effect|filt0|regq[5]~_Duplicate_1_q  & (!\string6|filt0|regq[5]~_Duplicate_1_q  & !\Add0~5 )) # (!\effect|filt0|regq[5]~_Duplicate_1_q  & ((!\Add0~5 ) # (!\string6|filt0|regq[5]~_Duplicate_1_q ))))

	.dataa(\effect|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\string6|filt0|regq[6]~_Duplicate_1_q  $ (\effect|filt0|regq[6]~_Duplicate_1_q  $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((\string6|filt0|regq[6]~_Duplicate_1_q  & ((\effect|filt0|regq[6]~_Duplicate_1_q ) # (!\Add0~7 ))) # (!\string6|filt0|regq[6]~_Duplicate_1_q  & (\effect|filt0|regq[6]~_Duplicate_1_q  & !\Add0~7 )))

	.dataa(\string6|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\string6|filt0|regq[7]~_Duplicate_1_q  & ((\effect|filt0|regq[7]~_Duplicate_1_q  & (\Add0~9  & VCC)) # (!\effect|filt0|regq[7]~_Duplicate_1_q  & (!\Add0~9 )))) # (!\string6|filt0|regq[7]~_Duplicate_1_q  & 
// ((\effect|filt0|regq[7]~_Duplicate_1_q  & (!\Add0~9 )) # (!\effect|filt0|regq[7]~_Duplicate_1_q  & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((\string6|filt0|regq[7]~_Duplicate_1_q  & (!\effect|filt0|regq[7]~_Duplicate_1_q  & !\Add0~9 )) # (!\string6|filt0|regq[7]~_Duplicate_1_q  & ((!\Add0~9 ) # (!\effect|filt0|regq[7]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[7]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\string6|filt0|regq[8]~_Duplicate_1_q  $ (\effect|filt0|regq[8]~_Duplicate_1_q  $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((\string6|filt0|regq[8]~_Duplicate_1_q  & ((\effect|filt0|regq[8]~_Duplicate_1_q ) # (!\Add0~11 ))) # (!\string6|filt0|regq[8]~_Duplicate_1_q  & (\effect|filt0|regq[8]~_Duplicate_1_q  & !\Add0~11 )))

	.dataa(\string6|filt0|regq[8]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\effect|filt0|regq[9]~_Duplicate_1_q  & ((\string6|filt0|regq[9]~_Duplicate_1_q  & (\Add0~13  & VCC)) # (!\string6|filt0|regq[9]~_Duplicate_1_q  & (!\Add0~13 )))) # (!\effect|filt0|regq[9]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[9]~_Duplicate_1_q  & (!\Add0~13 )) # (!\string6|filt0|regq[9]~_Duplicate_1_q  & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((\effect|filt0|regq[9]~_Duplicate_1_q  & (!\string6|filt0|regq[9]~_Duplicate_1_q  & !\Add0~13 )) # (!\effect|filt0|regq[9]~_Duplicate_1_q  & ((!\Add0~13 ) # (!\string6|filt0|regq[9]~_Duplicate_1_q ))))

	.dataa(\effect|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = ((\effect|filt0|regq[10]~_Duplicate_1_q  $ (\string6|filt0|regq[10]~_Duplicate_1_q  $ (!\Add0~15 )))) # (GND)
// \Add0~17  = CARRY((\effect|filt0|regq[10]~_Duplicate_1_q  & ((\string6|filt0|regq[10]~_Duplicate_1_q ) # (!\Add0~15 ))) # (!\effect|filt0|regq[10]~_Duplicate_1_q  & (\string6|filt0|regq[10]~_Duplicate_1_q  & !\Add0~15 )))

	.dataa(\effect|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h698E;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
fiftyfivenm_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\string6|filt0|regq[11]~_Duplicate_1_q  & ((\effect|filt0|regq[11]~_Duplicate_1_q  & (\Add0~17  & VCC)) # (!\effect|filt0|regq[11]~_Duplicate_1_q  & (!\Add0~17 )))) # (!\string6|filt0|regq[11]~_Duplicate_1_q  & 
// ((\effect|filt0|regq[11]~_Duplicate_1_q  & (!\Add0~17 )) # (!\effect|filt0|regq[11]~_Duplicate_1_q  & ((\Add0~17 ) # (GND)))))
// \Add0~19  = CARRY((\string6|filt0|regq[11]~_Duplicate_1_q  & (!\effect|filt0|regq[11]~_Duplicate_1_q  & !\Add0~17 )) # (!\string6|filt0|regq[11]~_Duplicate_1_q  & ((!\Add0~17 ) # (!\effect|filt0|regq[11]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
fiftyfivenm_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = ((\effect|filt0|regq[12]~_Duplicate_1_q  $ (\string6|filt0|regq[12]~_Duplicate_1_q  $ (!\Add0~19 )))) # (GND)
// \Add0~21  = CARRY((\effect|filt0|regq[12]~_Duplicate_1_q  & ((\string6|filt0|regq[12]~_Duplicate_1_q ) # (!\Add0~19 ))) # (!\effect|filt0|regq[12]~_Duplicate_1_q  & (\string6|filt0|regq[12]~_Duplicate_1_q  & !\Add0~19 )))

	.dataa(\effect|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h698E;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
fiftyfivenm_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\effect|filt0|regq[13]~_Duplicate_1_q  & ((\string6|filt0|regq[13]~_Duplicate_1_q  & (\Add0~21  & VCC)) # (!\string6|filt0|regq[13]~_Duplicate_1_q  & (!\Add0~21 )))) # (!\effect|filt0|regq[13]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[13]~_Duplicate_1_q  & (!\Add0~21 )) # (!\string6|filt0|regq[13]~_Duplicate_1_q  & ((\Add0~21 ) # (GND)))))
// \Add0~23  = CARRY((\effect|filt0|regq[13]~_Duplicate_1_q  & (!\string6|filt0|regq[13]~_Duplicate_1_q  & !\Add0~21 )) # (!\effect|filt0|regq[13]~_Duplicate_1_q  & ((!\Add0~21 ) # (!\string6|filt0|regq[13]~_Duplicate_1_q ))))

	.dataa(\effect|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h9617;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
fiftyfivenm_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((\effect|filt0|regq[14]~_Duplicate_1_q  $ (\string6|filt0|regq[14]~_Duplicate_1_q  $ (!\Add0~23 )))) # (GND)
// \Add0~25  = CARRY((\effect|filt0|regq[14]~_Duplicate_1_q  & ((\string6|filt0|regq[14]~_Duplicate_1_q ) # (!\Add0~23 ))) # (!\effect|filt0|regq[14]~_Duplicate_1_q  & (\string6|filt0|regq[14]~_Duplicate_1_q  & !\Add0~23 )))

	.dataa(\effect|filt0|regq[14]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N2
fiftyfivenm_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\effect|filt0|regq[15]~_Duplicate_1_q  & ((\string6|filt0|regq[15]~_Duplicate_1_q  & (\Add0~25  & VCC)) # (!\string6|filt0|regq[15]~_Duplicate_1_q  & (!\Add0~25 )))) # (!\effect|filt0|regq[15]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[15]~_Duplicate_1_q  & (!\Add0~25 )) # (!\string6|filt0|regq[15]~_Duplicate_1_q  & ((\Add0~25 ) # (GND)))))
// \Add0~27  = CARRY((\effect|filt0|regq[15]~_Duplicate_1_q  & (!\string6|filt0|regq[15]~_Duplicate_1_q  & !\Add0~25 )) # (!\effect|filt0|regq[15]~_Duplicate_1_q  & ((!\Add0~25 ) # (!\string6|filt0|regq[15]~_Duplicate_1_q ))))

	.dataa(\effect|filt0|regq[15]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N4
fiftyfivenm_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = ((\string6|filt0|regq[16]~_Duplicate_1_q  $ (\effect|filt0|regq[16]~_Duplicate_1_q  $ (!\Add0~27 )))) # (GND)
// \Add0~29  = CARRY((\string6|filt0|regq[16]~_Duplicate_1_q  & ((\effect|filt0|regq[16]~_Duplicate_1_q ) # (!\Add0~27 ))) # (!\string6|filt0|regq[16]~_Duplicate_1_q  & (\effect|filt0|regq[16]~_Duplicate_1_q  & !\Add0~27 )))

	.dataa(\string6|filt0|regq[16]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h698E;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
fiftyfivenm_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\string6|filt0|regq[17]~_Duplicate_1_q  & ((\effect|filt0|regq[17]~_Duplicate_1_q  & (\Add0~29  & VCC)) # (!\effect|filt0|regq[17]~_Duplicate_1_q  & (!\Add0~29 )))) # (!\string6|filt0|regq[17]~_Duplicate_1_q  & 
// ((\effect|filt0|regq[17]~_Duplicate_1_q  & (!\Add0~29 )) # (!\effect|filt0|regq[17]~_Duplicate_1_q  & ((\Add0~29 ) # (GND)))))
// \Add0~31  = CARRY((\string6|filt0|regq[17]~_Duplicate_1_q  & (!\effect|filt0|regq[17]~_Duplicate_1_q  & !\Add0~29 )) # (!\string6|filt0|regq[17]~_Duplicate_1_q  & ((!\Add0~29 ) # (!\effect|filt0|regq[17]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[17]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h9617;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
fiftyfivenm_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = ((\effect|filt0|regq[18]~_Duplicate_1_q  $ (\string6|filt0|regq[18]~_Duplicate_1_q  $ (!\Add0~31 )))) # (GND)
// \Add0~33  = CARRY((\effect|filt0|regq[18]~_Duplicate_1_q  & ((\string6|filt0|regq[18]~_Duplicate_1_q ) # (!\Add0~31 ))) # (!\effect|filt0|regq[18]~_Duplicate_1_q  & (\string6|filt0|regq[18]~_Duplicate_1_q  & !\Add0~31 )))

	.dataa(\effect|filt0|regq[18]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[18]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h698E;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
fiftyfivenm_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\string6|filt0|regq[19]~_Duplicate_1_q  & ((\effect|filt0|regq[19]~_Duplicate_1_q  & (\Add0~33  & VCC)) # (!\effect|filt0|regq[19]~_Duplicate_1_q  & (!\Add0~33 )))) # (!\string6|filt0|regq[19]~_Duplicate_1_q  & 
// ((\effect|filt0|regq[19]~_Duplicate_1_q  & (!\Add0~33 )) # (!\effect|filt0|regq[19]~_Duplicate_1_q  & ((\Add0~33 ) # (GND)))))
// \Add0~35  = CARRY((\string6|filt0|regq[19]~_Duplicate_1_q  & (!\effect|filt0|regq[19]~_Duplicate_1_q  & !\Add0~33 )) # (!\string6|filt0|regq[19]~_Duplicate_1_q  & ((!\Add0~33 ) # (!\effect|filt0|regq[19]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[19]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h9617;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
fiftyfivenm_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((\effect|filt0|regq[20]~_Duplicate_1_q  $ (\string6|filt0|regq[20]~_Duplicate_1_q  $ (!\Add0~35 )))) # (GND)
// \Add0~37  = CARRY((\effect|filt0|regq[20]~_Duplicate_1_q  & ((\string6|filt0|regq[20]~_Duplicate_1_q ) # (!\Add0~35 ))) # (!\effect|filt0|regq[20]~_Duplicate_1_q  & (\string6|filt0|regq[20]~_Duplicate_1_q  & !\Add0~35 )))

	.dataa(\effect|filt0|regq[20]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[20]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
fiftyfivenm_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\string6|filt0|regq[21]~_Duplicate_1_q  & ((\effect|filt0|regq[21]~_Duplicate_1_q  & (\Add0~37  & VCC)) # (!\effect|filt0|regq[21]~_Duplicate_1_q  & (!\Add0~37 )))) # (!\string6|filt0|regq[21]~_Duplicate_1_q  & 
// ((\effect|filt0|regq[21]~_Duplicate_1_q  & (!\Add0~37 )) # (!\effect|filt0|regq[21]~_Duplicate_1_q  & ((\Add0~37 ) # (GND)))))
// \Add0~39  = CARRY((\string6|filt0|regq[21]~_Duplicate_1_q  & (!\effect|filt0|regq[21]~_Duplicate_1_q  & !\Add0~37 )) # (!\string6|filt0|regq[21]~_Duplicate_1_q  & ((!\Add0~37 ) # (!\effect|filt0|regq[21]~_Duplicate_1_q ))))

	.dataa(\string6|filt0|regq[21]~_Duplicate_1_q ),
	.datab(\effect|filt0|regq[21]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h9617;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
fiftyfivenm_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = ((\effect|filt0|regq[22]~_Duplicate_1_q  $ (\string6|filt0|regq[22]~_Duplicate_1_q  $ (!\Add0~39 )))) # (GND)
// \Add0~41  = CARRY((\effect|filt0|regq[22]~_Duplicate_1_q  & ((\string6|filt0|regq[22]~_Duplicate_1_q ) # (!\Add0~39 ))) # (!\effect|filt0|regq[22]~_Duplicate_1_q  & (\string6|filt0|regq[22]~_Duplicate_1_q  & !\Add0~39 )))

	.dataa(\effect|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[22]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h698E;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
fiftyfivenm_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\effect|filt0|regq[23]~_Duplicate_1_q  & ((\string6|filt0|regq[23]~_Duplicate_1_q  & (\Add0~41  & VCC)) # (!\string6|filt0|regq[23]~_Duplicate_1_q  & (!\Add0~41 )))) # (!\effect|filt0|regq[23]~_Duplicate_1_q  & 
// ((\string6|filt0|regq[23]~_Duplicate_1_q  & (!\Add0~41 )) # (!\string6|filt0|regq[23]~_Duplicate_1_q  & ((\Add0~41 ) # (GND)))))
// \Add0~43  = CARRY((\effect|filt0|regq[23]~_Duplicate_1_q  & (!\string6|filt0|regq[23]~_Duplicate_1_q  & !\Add0~41 )) # (!\effect|filt0|regq[23]~_Duplicate_1_q  & ((!\Add0~41 ) # (!\string6|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\effect|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h9617;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
fiftyfivenm_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = ((\effect|filt0|regq[23]~_Duplicate_1_q  $ (\string6|filt0|regq[23]~_Duplicate_1_q  $ (!\Add0~43 )))) # (GND)
// \Add0~45  = CARRY((\effect|filt0|regq[23]~_Duplicate_1_q  & ((\string6|filt0|regq[23]~_Duplicate_1_q ) # (!\Add0~43 ))) # (!\effect|filt0|regq[23]~_Duplicate_1_q  & (\string6|filt0|regq[23]~_Duplicate_1_q  & !\Add0~43 )))

	.dataa(\effect|filt0|regq[23]~_Duplicate_1_q ),
	.datab(\string6|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h698E;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
fiftyfivenm_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = \effect|filt0|regq[23]~_Duplicate_1_q  $ (\Add0~45  $ (\string6|filt0|regq[23]~_Duplicate_1_q ))

	.dataa(\effect|filt0|regq[23]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\string6|filt0|regq[23]~_Duplicate_1_q ),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'hA55A;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y32_N23
dffeas \string5|filt0|regq[23]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N21
dffeas \string5|filt0|regq[22]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N19
dffeas \string5|filt0|regq[21]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N17
dffeas \string5|filt0|regq[20]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N15
dffeas \string5|filt0|regq[19]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N13
dffeas \string5|filt0|regq[18]~_Duplicate_1 (
	.clk(\string5|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string5|filt0|regq[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string5|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string5|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string5|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\Add0~0_combout  & (\string5|filt0|regq[2]~_Duplicate_1_q  $ (VCC))) # (!\Add0~0_combout  & (\string5|filt0|regq[2]~_Duplicate_1_q  & VCC))
// \Add1~1  = CARRY((\Add0~0_combout  & \string5|filt0|regq[2]~_Duplicate_1_q ))

	.dataa(\Add0~0_combout ),
	.datab(\string5|filt0|regq[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\string5|filt0|regq[3]~_Duplicate_1_q  & ((\Add0~2_combout  & (\Add1~1  & VCC)) # (!\Add0~2_combout  & (!\Add1~1 )))) # (!\string5|filt0|regq[3]~_Duplicate_1_q  & ((\Add0~2_combout  & (!\Add1~1 )) # (!\Add0~2_combout  & ((\Add1~1 ) # 
// (GND)))))
// \Add1~3  = CARRY((\string5|filt0|regq[3]~_Duplicate_1_q  & (!\Add0~2_combout  & !\Add1~1 )) # (!\string5|filt0|regq[3]~_Duplicate_1_q  & ((!\Add1~1 ) # (!\Add0~2_combout ))))

	.dataa(\string5|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\Add0~4_combout  $ (\string5|filt0|regq[4]~_Duplicate_1_q  $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\Add0~4_combout  & ((\string5|filt0|regq[4]~_Duplicate_1_q ) # (!\Add1~3 ))) # (!\Add0~4_combout  & (\string5|filt0|regq[4]~_Duplicate_1_q  & !\Add1~3 )))

	.dataa(\Add0~4_combout ),
	.datab(\string5|filt0|regq[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add0~6_combout  & ((\string5|filt0|regq[5]~_Duplicate_1_q  & (\Add1~5  & VCC)) # (!\string5|filt0|regq[5]~_Duplicate_1_q  & (!\Add1~5 )))) # (!\Add0~6_combout  & ((\string5|filt0|regq[5]~_Duplicate_1_q  & (!\Add1~5 )) # 
// (!\string5|filt0|regq[5]~_Duplicate_1_q  & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\Add0~6_combout  & (!\string5|filt0|regq[5]~_Duplicate_1_q  & !\Add1~5 )) # (!\Add0~6_combout  & ((!\Add1~5 ) # (!\string5|filt0|regq[5]~_Duplicate_1_q ))))

	.dataa(\Add0~6_combout ),
	.datab(\string5|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\Add0~8_combout  $ (\string5|filt0|regq[6]~_Duplicate_1_q  $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\Add0~8_combout  & ((\string5|filt0|regq[6]~_Duplicate_1_q ) # (!\Add1~7 ))) # (!\Add0~8_combout  & (\string5|filt0|regq[6]~_Duplicate_1_q  & !\Add1~7 )))

	.dataa(\Add0~8_combout ),
	.datab(\string5|filt0|regq[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add0~10_combout  & ((\string5|filt0|regq[7]~_Duplicate_1_q  & (\Add1~9  & VCC)) # (!\string5|filt0|regq[7]~_Duplicate_1_q  & (!\Add1~9 )))) # (!\Add0~10_combout  & ((\string5|filt0|regq[7]~_Duplicate_1_q  & (!\Add1~9 )) # 
// (!\string5|filt0|regq[7]~_Duplicate_1_q  & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((\Add0~10_combout  & (!\string5|filt0|regq[7]~_Duplicate_1_q  & !\Add1~9 )) # (!\Add0~10_combout  & ((!\Add1~9 ) # (!\string5|filt0|regq[7]~_Duplicate_1_q ))))

	.dataa(\Add0~10_combout ),
	.datab(\string5|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\Add0~12_combout  $ (\string5|filt0|regq[8]~_Duplicate_1_q  $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\Add0~12_combout  & ((\string5|filt0|regq[8]~_Duplicate_1_q ) # (!\Add1~11 ))) # (!\Add0~12_combout  & (\string5|filt0|regq[8]~_Duplicate_1_q  & !\Add1~11 )))

	.dataa(\Add0~12_combout ),
	.datab(\string5|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\Add0~14_combout  & ((\string5|filt0|regq[9]~_Duplicate_1_q  & (\Add1~13  & VCC)) # (!\string5|filt0|regq[9]~_Duplicate_1_q  & (!\Add1~13 )))) # (!\Add0~14_combout  & ((\string5|filt0|regq[9]~_Duplicate_1_q  & (!\Add1~13 )) # 
// (!\string5|filt0|regq[9]~_Duplicate_1_q  & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((\Add0~14_combout  & (!\string5|filt0|regq[9]~_Duplicate_1_q  & !\Add1~13 )) # (!\Add0~14_combout  & ((!\Add1~13 ) # (!\string5|filt0|regq[9]~_Duplicate_1_q ))))

	.dataa(\Add0~14_combout ),
	.datab(\string5|filt0|regq[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\string5|filt0|regq[10]~_Duplicate_1_q  $ (\Add0~16_combout  $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\string5|filt0|regq[10]~_Duplicate_1_q  & ((\Add0~16_combout ) # (!\Add1~15 ))) # (!\string5|filt0|regq[10]~_Duplicate_1_q  & (\Add0~16_combout  & !\Add1~15 )))

	.dataa(\string5|filt0|regq[10]~_Duplicate_1_q ),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add0~18_combout  & ((\string5|filt0|regq[11]~_Duplicate_1_q  & (\Add1~17  & VCC)) # (!\string5|filt0|regq[11]~_Duplicate_1_q  & (!\Add1~17 )))) # (!\Add0~18_combout  & ((\string5|filt0|regq[11]~_Duplicate_1_q  & (!\Add1~17 )) # 
// (!\string5|filt0|regq[11]~_Duplicate_1_q  & ((\Add1~17 ) # (GND)))))
// \Add1~19  = CARRY((\Add0~18_combout  & (!\string5|filt0|regq[11]~_Duplicate_1_q  & !\Add1~17 )) # (!\Add0~18_combout  & ((!\Add1~17 ) # (!\string5|filt0|regq[11]~_Duplicate_1_q ))))

	.dataa(\Add0~18_combout ),
	.datab(\string5|filt0|regq[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\string5|filt0|regq[12]~_Duplicate_1_q  $ (\Add0~20_combout  $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\string5|filt0|regq[12]~_Duplicate_1_q  & ((\Add0~20_combout ) # (!\Add1~19 ))) # (!\string5|filt0|regq[12]~_Duplicate_1_q  & (\Add0~20_combout  & !\Add1~19 )))

	.dataa(\string5|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
fiftyfivenm_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Add0~22_combout  & ((\string5|filt0|regq[13]~_Duplicate_1_q  & (\Add1~21  & VCC)) # (!\string5|filt0|regq[13]~_Duplicate_1_q  & (!\Add1~21 )))) # (!\Add0~22_combout  & ((\string5|filt0|regq[13]~_Duplicate_1_q  & (!\Add1~21 )) # 
// (!\string5|filt0|regq[13]~_Duplicate_1_q  & ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((\Add0~22_combout  & (!\string5|filt0|regq[13]~_Duplicate_1_q  & !\Add1~21 )) # (!\Add0~22_combout  & ((!\Add1~21 ) # (!\string5|filt0|regq[13]~_Duplicate_1_q ))))

	.dataa(\Add0~22_combout ),
	.datab(\string5|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
fiftyfivenm_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\Add0~24_combout  $ (\string5|filt0|regq[14]~_Duplicate_1_q  $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\Add0~24_combout  & ((\string5|filt0|regq[14]~_Duplicate_1_q ) # (!\Add1~23 ))) # (!\Add0~24_combout  & (\string5|filt0|regq[14]~_Duplicate_1_q  & !\Add1~23 )))

	.dataa(\Add0~24_combout ),
	.datab(\string5|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
fiftyfivenm_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\string5|filt0|regq[15]~_Duplicate_1_q  & ((\Add0~26_combout  & (\Add1~25  & VCC)) # (!\Add0~26_combout  & (!\Add1~25 )))) # (!\string5|filt0|regq[15]~_Duplicate_1_q  & ((\Add0~26_combout  & (!\Add1~25 )) # (!\Add0~26_combout  & 
// ((\Add1~25 ) # (GND)))))
// \Add1~27  = CARRY((\string5|filt0|regq[15]~_Duplicate_1_q  & (!\Add0~26_combout  & !\Add1~25 )) # (!\string5|filt0|regq[15]~_Duplicate_1_q  & ((!\Add1~25 ) # (!\Add0~26_combout ))))

	.dataa(\string5|filt0|regq[15]~_Duplicate_1_q ),
	.datab(\Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9617;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
fiftyfivenm_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ((\Add0~28_combout  $ (\string5|filt0|regq[16]~_Duplicate_1_q  $ (!\Add1~27 )))) # (GND)
// \Add1~29  = CARRY((\Add0~28_combout  & ((\string5|filt0|regq[16]~_Duplicate_1_q ) # (!\Add1~27 ))) # (!\Add0~28_combout  & (\string5|filt0|regq[16]~_Duplicate_1_q  & !\Add1~27 )))

	.dataa(\Add0~28_combout ),
	.datab(\string5|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h698E;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
fiftyfivenm_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\string5|filt0|regq[17]~_Duplicate_1_q  & ((\Add0~30_combout  & (\Add1~29  & VCC)) # (!\Add0~30_combout  & (!\Add1~29 )))) # (!\string5|filt0|regq[17]~_Duplicate_1_q  & ((\Add0~30_combout  & (!\Add1~29 )) # (!\Add0~30_combout  & 
// ((\Add1~29 ) # (GND)))))
// \Add1~31  = CARRY((\string5|filt0|regq[17]~_Duplicate_1_q  & (!\Add0~30_combout  & !\Add1~29 )) # (!\string5|filt0|regq[17]~_Duplicate_1_q  & ((!\Add1~29 ) # (!\Add0~30_combout ))))

	.dataa(\string5|filt0|regq[17]~_Duplicate_1_q ),
	.datab(\Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h9617;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
fiftyfivenm_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = ((\Add0~32_combout  $ (\string5|filt0|regq[18]~_Duplicate_1_q  $ (!\Add1~31 )))) # (GND)
// \Add1~33  = CARRY((\Add0~32_combout  & ((\string5|filt0|regq[18]~_Duplicate_1_q ) # (!\Add1~31 ))) # (!\Add0~32_combout  & (\string5|filt0|regq[18]~_Duplicate_1_q  & !\Add1~31 )))

	.dataa(\Add0~32_combout ),
	.datab(\string5|filt0|regq[18]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h698E;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
fiftyfivenm_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\string5|filt0|regq[19]~_Duplicate_1_q  & ((\Add0~34_combout  & (\Add1~33  & VCC)) # (!\Add0~34_combout  & (!\Add1~33 )))) # (!\string5|filt0|regq[19]~_Duplicate_1_q  & ((\Add0~34_combout  & (!\Add1~33 )) # (!\Add0~34_combout  & 
// ((\Add1~33 ) # (GND)))))
// \Add1~35  = CARRY((\string5|filt0|regq[19]~_Duplicate_1_q  & (!\Add0~34_combout  & !\Add1~33 )) # (!\string5|filt0|regq[19]~_Duplicate_1_q  & ((!\Add1~33 ) # (!\Add0~34_combout ))))

	.dataa(\string5|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h9617;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
fiftyfivenm_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = ((\Add0~36_combout  $ (\string5|filt0|regq[20]~_Duplicate_1_q  $ (!\Add1~35 )))) # (GND)
// \Add1~37  = CARRY((\Add0~36_combout  & ((\string5|filt0|regq[20]~_Duplicate_1_q ) # (!\Add1~35 ))) # (!\Add0~36_combout  & (\string5|filt0|regq[20]~_Duplicate_1_q  & !\Add1~35 )))

	.dataa(\Add0~36_combout ),
	.datab(\string5|filt0|regq[20]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h698E;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
fiftyfivenm_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\string5|filt0|regq[21]~_Duplicate_1_q  & ((\Add0~38_combout  & (\Add1~37  & VCC)) # (!\Add0~38_combout  & (!\Add1~37 )))) # (!\string5|filt0|regq[21]~_Duplicate_1_q  & ((\Add0~38_combout  & (!\Add1~37 )) # (!\Add0~38_combout  & 
// ((\Add1~37 ) # (GND)))))
// \Add1~39  = CARRY((\string5|filt0|regq[21]~_Duplicate_1_q  & (!\Add0~38_combout  & !\Add1~37 )) # (!\string5|filt0|regq[21]~_Duplicate_1_q  & ((!\Add1~37 ) # (!\Add0~38_combout ))))

	.dataa(\string5|filt0|regq[21]~_Duplicate_1_q ),
	.datab(\Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h9617;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
fiftyfivenm_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = ((\string5|filt0|regq[22]~_Duplicate_1_q  $ (\Add0~40_combout  $ (!\Add1~39 )))) # (GND)
// \Add1~41  = CARRY((\string5|filt0|regq[22]~_Duplicate_1_q  & ((\Add0~40_combout ) # (!\Add1~39 ))) # (!\string5|filt0|regq[22]~_Duplicate_1_q  & (\Add0~40_combout  & !\Add1~39 )))

	.dataa(\string5|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\Add0~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h698E;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
fiftyfivenm_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\Add0~42_combout  & ((\string5|filt0|regq[23]~_Duplicate_1_q  & (\Add1~41  & VCC)) # (!\string5|filt0|regq[23]~_Duplicate_1_q  & (!\Add1~41 )))) # (!\Add0~42_combout  & ((\string5|filt0|regq[23]~_Duplicate_1_q  & (!\Add1~41 )) # 
// (!\string5|filt0|regq[23]~_Duplicate_1_q  & ((\Add1~41 ) # (GND)))))
// \Add1~43  = CARRY((\Add0~42_combout  & (!\string5|filt0|regq[23]~_Duplicate_1_q  & !\Add1~41 )) # (!\Add0~42_combout  & ((!\Add1~41 ) # (!\string5|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add0~42_combout ),
	.datab(\string5|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h9617;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
fiftyfivenm_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = ((\Add0~44_combout  $ (\string5|filt0|regq[23]~_Duplicate_1_q  $ (!\Add1~43 )))) # (GND)
// \Add1~45  = CARRY((\Add0~44_combout  & ((\string5|filt0|regq[23]~_Duplicate_1_q ) # (!\Add1~43 ))) # (!\Add0~44_combout  & (\string5|filt0|regq[23]~_Duplicate_1_q  & !\Add1~43 )))

	.dataa(\Add0~44_combout ),
	.datab(\string5|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h698E;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
fiftyfivenm_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = \Add0~46_combout  $ (\Add1~45  $ (\string5|filt0|regq[23]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\Add0~46_combout ),
	.datac(gnd),
	.datad(\string5|filt0|regq[23]~_Duplicate_1_q ),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'hC33C;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y28_N23
dffeas \string4|filt0|regq[23]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N21
dffeas \string4|filt0|regq[22]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N19
dffeas \string4|filt0|regq[21]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N17
dffeas \string4|filt0|regq[20]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N15
dffeas \string4|filt0|regq[19]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N13
dffeas \string4|filt0|regq[18]~_Duplicate_1 (
	.clk(\string4|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string4|filt0|regq[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string4|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string4|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string4|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (\Add1~0_combout  & (\string4|filt0|regq[2]~_Duplicate_1_q  $ (VCC))) # (!\Add1~0_combout  & (\string4|filt0|regq[2]~_Duplicate_1_q  & VCC))
// \Add2~1  = CARRY((\Add1~0_combout  & \string4|filt0|regq[2]~_Duplicate_1_q ))

	.dataa(\Add1~0_combout ),
	.datab(\string4|filt0|regq[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\string4|filt0|regq[3]~_Duplicate_1_q  & ((\Add1~2_combout  & (\Add2~1  & VCC)) # (!\Add1~2_combout  & (!\Add2~1 )))) # (!\string4|filt0|regq[3]~_Duplicate_1_q  & ((\Add1~2_combout  & (!\Add2~1 )) # (!\Add1~2_combout  & ((\Add2~1 ) # 
// (GND)))))
// \Add2~3  = CARRY((\string4|filt0|regq[3]~_Duplicate_1_q  & (!\Add1~2_combout  & !\Add2~1 )) # (!\string4|filt0|regq[3]~_Duplicate_1_q  & ((!\Add2~1 ) # (!\Add1~2_combout ))))

	.dataa(\string4|filt0|regq[3]~_Duplicate_1_q ),
	.datab(\Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
fiftyfivenm_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((\string4|filt0|regq[4]~_Duplicate_1_q  $ (\Add1~4_combout  $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((\string4|filt0|regq[4]~_Duplicate_1_q  & ((\Add1~4_combout ) # (!\Add2~3 ))) # (!\string4|filt0|regq[4]~_Duplicate_1_q  & (\Add1~4_combout  & !\Add2~3 )))

	.dataa(\string4|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
fiftyfivenm_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\string4|filt0|regq[5]~_Duplicate_1_q  & ((\Add1~6_combout  & (\Add2~5  & VCC)) # (!\Add1~6_combout  & (!\Add2~5 )))) # (!\string4|filt0|regq[5]~_Duplicate_1_q  & ((\Add1~6_combout  & (!\Add2~5 )) # (!\Add1~6_combout  & ((\Add2~5 ) # 
// (GND)))))
// \Add2~7  = CARRY((\string4|filt0|regq[5]~_Duplicate_1_q  & (!\Add1~6_combout  & !\Add2~5 )) # (!\string4|filt0|regq[5]~_Duplicate_1_q  & ((!\Add2~5 ) # (!\Add1~6_combout ))))

	.dataa(\string4|filt0|regq[5]~_Duplicate_1_q ),
	.datab(\Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
fiftyfivenm_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((\string4|filt0|regq[6]~_Duplicate_1_q  $ (\Add1~8_combout  $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((\string4|filt0|regq[6]~_Duplicate_1_q  & ((\Add1~8_combout ) # (!\Add2~7 ))) # (!\string4|filt0|regq[6]~_Duplicate_1_q  & (\Add1~8_combout  & !\Add2~7 )))

	.dataa(\string4|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
fiftyfivenm_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add1~10_combout  & ((\string4|filt0|regq[7]~_Duplicate_1_q  & (\Add2~9  & VCC)) # (!\string4|filt0|regq[7]~_Duplicate_1_q  & (!\Add2~9 )))) # (!\Add1~10_combout  & ((\string4|filt0|regq[7]~_Duplicate_1_q  & (!\Add2~9 )) # 
// (!\string4|filt0|regq[7]~_Duplicate_1_q  & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((\Add1~10_combout  & (!\string4|filt0|regq[7]~_Duplicate_1_q  & !\Add2~9 )) # (!\Add1~10_combout  & ((!\Add2~9 ) # (!\string4|filt0|regq[7]~_Duplicate_1_q ))))

	.dataa(\Add1~10_combout ),
	.datab(\string4|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
fiftyfivenm_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((\Add1~12_combout  $ (\string4|filt0|regq[8]~_Duplicate_1_q  $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((\Add1~12_combout  & ((\string4|filt0|regq[8]~_Duplicate_1_q ) # (!\Add2~11 ))) # (!\Add1~12_combout  & (\string4|filt0|regq[8]~_Duplicate_1_q  & !\Add2~11 )))

	.dataa(\Add1~12_combout ),
	.datab(\string4|filt0|regq[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
fiftyfivenm_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\string4|filt0|regq[9]~_Duplicate_1_q  & ((\Add1~14_combout  & (\Add2~13  & VCC)) # (!\Add1~14_combout  & (!\Add2~13 )))) # (!\string4|filt0|regq[9]~_Duplicate_1_q  & ((\Add1~14_combout  & (!\Add2~13 )) # (!\Add1~14_combout  & 
// ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((\string4|filt0|regq[9]~_Duplicate_1_q  & (!\Add1~14_combout  & !\Add2~13 )) # (!\string4|filt0|regq[9]~_Duplicate_1_q  & ((!\Add2~13 ) # (!\Add1~14_combout ))))

	.dataa(\string4|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
fiftyfivenm_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((\Add1~16_combout  $ (\string4|filt0|regq[10]~_Duplicate_1_q  $ (!\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((\Add1~16_combout  & ((\string4|filt0|regq[10]~_Duplicate_1_q ) # (!\Add2~15 ))) # (!\Add1~16_combout  & (\string4|filt0|regq[10]~_Duplicate_1_q  & !\Add2~15 )))

	.dataa(\Add1~16_combout ),
	.datab(\string4|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h698E;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
fiftyfivenm_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\Add1~18_combout  & ((\string4|filt0|regq[11]~_Duplicate_1_q  & (\Add2~17  & VCC)) # (!\string4|filt0|regq[11]~_Duplicate_1_q  & (!\Add2~17 )))) # (!\Add1~18_combout  & ((\string4|filt0|regq[11]~_Duplicate_1_q  & (!\Add2~17 )) # 
// (!\string4|filt0|regq[11]~_Duplicate_1_q  & ((\Add2~17 ) # (GND)))))
// \Add2~19  = CARRY((\Add1~18_combout  & (!\string4|filt0|regq[11]~_Duplicate_1_q  & !\Add2~17 )) # (!\Add1~18_combout  & ((!\Add2~17 ) # (!\string4|filt0|regq[11]~_Duplicate_1_q ))))

	.dataa(\Add1~18_combout ),
	.datab(\string4|filt0|regq[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h9617;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
fiftyfivenm_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = ((\string4|filt0|regq[12]~_Duplicate_1_q  $ (\Add1~20_combout  $ (!\Add2~19 )))) # (GND)
// \Add2~21  = CARRY((\string4|filt0|regq[12]~_Duplicate_1_q  & ((\Add1~20_combout ) # (!\Add2~19 ))) # (!\string4|filt0|regq[12]~_Duplicate_1_q  & (\Add1~20_combout  & !\Add2~19 )))

	.dataa(\string4|filt0|regq[12]~_Duplicate_1_q ),
	.datab(\Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h698E;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
fiftyfivenm_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (\string4|filt0|regq[13]~_Duplicate_1_q  & ((\Add1~22_combout  & (\Add2~21  & VCC)) # (!\Add1~22_combout  & (!\Add2~21 )))) # (!\string4|filt0|regq[13]~_Duplicate_1_q  & ((\Add1~22_combout  & (!\Add2~21 )) # (!\Add1~22_combout  & 
// ((\Add2~21 ) # (GND)))))
// \Add2~23  = CARRY((\string4|filt0|regq[13]~_Duplicate_1_q  & (!\Add1~22_combout  & !\Add2~21 )) # (!\string4|filt0|regq[13]~_Duplicate_1_q  & ((!\Add2~21 ) # (!\Add1~22_combout ))))

	.dataa(\string4|filt0|regq[13]~_Duplicate_1_q ),
	.datab(\Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h9617;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
fiftyfivenm_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = ((\Add1~24_combout  $ (\string4|filt0|regq[14]~_Duplicate_1_q  $ (!\Add2~23 )))) # (GND)
// \Add2~25  = CARRY((\Add1~24_combout  & ((\string4|filt0|regq[14]~_Duplicate_1_q ) # (!\Add2~23 ))) # (!\Add1~24_combout  & (\string4|filt0|regq[14]~_Duplicate_1_q  & !\Add2~23 )))

	.dataa(\Add1~24_combout ),
	.datab(\string4|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h698E;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
fiftyfivenm_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\Add1~26_combout  & ((\string4|filt0|regq[15]~_Duplicate_1_q  & (\Add2~25  & VCC)) # (!\string4|filt0|regq[15]~_Duplicate_1_q  & (!\Add2~25 )))) # (!\Add1~26_combout  & ((\string4|filt0|regq[15]~_Duplicate_1_q  & (!\Add2~25 )) # 
// (!\string4|filt0|regq[15]~_Duplicate_1_q  & ((\Add2~25 ) # (GND)))))
// \Add2~27  = CARRY((\Add1~26_combout  & (!\string4|filt0|regq[15]~_Duplicate_1_q  & !\Add2~25 )) # (!\Add1~26_combout  & ((!\Add2~25 ) # (!\string4|filt0|regq[15]~_Duplicate_1_q ))))

	.dataa(\Add1~26_combout ),
	.datab(\string4|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h9617;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
fiftyfivenm_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = ((\Add1~28_combout  $ (\string4|filt0|regq[16]~_Duplicate_1_q  $ (!\Add2~27 )))) # (GND)
// \Add2~29  = CARRY((\Add1~28_combout  & ((\string4|filt0|regq[16]~_Duplicate_1_q ) # (!\Add2~27 ))) # (!\Add1~28_combout  & (\string4|filt0|regq[16]~_Duplicate_1_q  & !\Add2~27 )))

	.dataa(\Add1~28_combout ),
	.datab(\string4|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h698E;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
fiftyfivenm_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\Add1~30_combout  & ((\string4|filt0|regq[17]~_Duplicate_1_q  & (\Add2~29  & VCC)) # (!\string4|filt0|regq[17]~_Duplicate_1_q  & (!\Add2~29 )))) # (!\Add1~30_combout  & ((\string4|filt0|regq[17]~_Duplicate_1_q  & (!\Add2~29 )) # 
// (!\string4|filt0|regq[17]~_Duplicate_1_q  & ((\Add2~29 ) # (GND)))))
// \Add2~31  = CARRY((\Add1~30_combout  & (!\string4|filt0|regq[17]~_Duplicate_1_q  & !\Add2~29 )) # (!\Add1~30_combout  & ((!\Add2~29 ) # (!\string4|filt0|regq[17]~_Duplicate_1_q ))))

	.dataa(\Add1~30_combout ),
	.datab(\string4|filt0|regq[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h9617;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
fiftyfivenm_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = ((\Add1~32_combout  $ (\string4|filt0|regq[18]~_Duplicate_1_q  $ (!\Add2~31 )))) # (GND)
// \Add2~33  = CARRY((\Add1~32_combout  & ((\string4|filt0|regq[18]~_Duplicate_1_q ) # (!\Add2~31 ))) # (!\Add1~32_combout  & (\string4|filt0|regq[18]~_Duplicate_1_q  & !\Add2~31 )))

	.dataa(\Add1~32_combout ),
	.datab(\string4|filt0|regq[18]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h698E;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
fiftyfivenm_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (\string4|filt0|regq[19]~_Duplicate_1_q  & ((\Add1~34_combout  & (\Add2~33  & VCC)) # (!\Add1~34_combout  & (!\Add2~33 )))) # (!\string4|filt0|regq[19]~_Duplicate_1_q  & ((\Add1~34_combout  & (!\Add2~33 )) # (!\Add1~34_combout  & 
// ((\Add2~33 ) # (GND)))))
// \Add2~35  = CARRY((\string4|filt0|regq[19]~_Duplicate_1_q  & (!\Add1~34_combout  & !\Add2~33 )) # (!\string4|filt0|regq[19]~_Duplicate_1_q  & ((!\Add2~33 ) # (!\Add1~34_combout ))))

	.dataa(\string4|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'h9617;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
fiftyfivenm_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = ((\Add1~36_combout  $ (\string4|filt0|regq[20]~_Duplicate_1_q  $ (!\Add2~35 )))) # (GND)
// \Add2~37  = CARRY((\Add1~36_combout  & ((\string4|filt0|regq[20]~_Duplicate_1_q ) # (!\Add2~35 ))) # (!\Add1~36_combout  & (\string4|filt0|regq[20]~_Duplicate_1_q  & !\Add2~35 )))

	.dataa(\Add1~36_combout ),
	.datab(\string4|filt0|regq[20]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h698E;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
fiftyfivenm_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (\Add1~38_combout  & ((\string4|filt0|regq[21]~_Duplicate_1_q  & (\Add2~37  & VCC)) # (!\string4|filt0|regq[21]~_Duplicate_1_q  & (!\Add2~37 )))) # (!\Add1~38_combout  & ((\string4|filt0|regq[21]~_Duplicate_1_q  & (!\Add2~37 )) # 
// (!\string4|filt0|regq[21]~_Duplicate_1_q  & ((\Add2~37 ) # (GND)))))
// \Add2~39  = CARRY((\Add1~38_combout  & (!\string4|filt0|regq[21]~_Duplicate_1_q  & !\Add2~37 )) # (!\Add1~38_combout  & ((!\Add2~37 ) # (!\string4|filt0|regq[21]~_Duplicate_1_q ))))

	.dataa(\Add1~38_combout ),
	.datab(\string4|filt0|regq[21]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'h9617;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
fiftyfivenm_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = ((\string4|filt0|regq[22]~_Duplicate_1_q  $ (\Add1~40_combout  $ (!\Add2~39 )))) # (GND)
// \Add2~41  = CARRY((\string4|filt0|regq[22]~_Duplicate_1_q  & ((\Add1~40_combout ) # (!\Add2~39 ))) # (!\string4|filt0|regq[22]~_Duplicate_1_q  & (\Add1~40_combout  & !\Add2~39 )))

	.dataa(\string4|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\Add1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'h698E;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
fiftyfivenm_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (\Add1~42_combout  & ((\string4|filt0|regq[23]~_Duplicate_1_q  & (\Add2~41  & VCC)) # (!\string4|filt0|regq[23]~_Duplicate_1_q  & (!\Add2~41 )))) # (!\Add1~42_combout  & ((\string4|filt0|regq[23]~_Duplicate_1_q  & (!\Add2~41 )) # 
// (!\string4|filt0|regq[23]~_Duplicate_1_q  & ((\Add2~41 ) # (GND)))))
// \Add2~43  = CARRY((\Add1~42_combout  & (!\string4|filt0|regq[23]~_Duplicate_1_q  & !\Add2~41 )) # (!\Add1~42_combout  & ((!\Add2~41 ) # (!\string4|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add1~42_combout ),
	.datab(\string4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'h9617;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
fiftyfivenm_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = ((\Add1~44_combout  $ (\string4|filt0|regq[23]~_Duplicate_1_q  $ (!\Add2~43 )))) # (GND)
// \Add2~45  = CARRY((\Add1~44_combout  & ((\string4|filt0|regq[23]~_Duplicate_1_q ) # (!\Add2~43 ))) # (!\Add1~44_combout  & (\string4|filt0|regq[23]~_Duplicate_1_q  & !\Add2~43 )))

	.dataa(\Add1~44_combout ),
	.datab(\string4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout(\Add2~45 ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h698E;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
fiftyfivenm_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = (\Add1~46_combout  & ((\string4|filt0|regq[23]~_Duplicate_1_q  & (\Add2~45  & VCC)) # (!\string4|filt0|regq[23]~_Duplicate_1_q  & (!\Add2~45 )))) # (!\Add1~46_combout  & ((\string4|filt0|regq[23]~_Duplicate_1_q  & (!\Add2~45 )) # 
// (!\string4|filt0|regq[23]~_Duplicate_1_q  & ((\Add2~45 ) # (GND)))))
// \Add2~47  = CARRY((\Add1~46_combout  & (!\string4|filt0|regq[23]~_Duplicate_1_q  & !\Add2~45 )) # (!\Add1~46_combout  & ((!\Add2~45 ) # (!\string4|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add1~46_combout ),
	.datab(\string4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~45 ),
	.combout(\Add2~46_combout ),
	.cout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'h9617;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y33_N23
dffeas \string3|filt0|regq[23]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \string3|filt0|regq[22]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N19
dffeas \string3|filt0|regq[21]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N17
dffeas \string3|filt0|regq[20]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N15
dffeas \string3|filt0|regq[19]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N13
dffeas \string3|filt0|regq[18]~_Duplicate_1 (
	.clk(\string3|kpbuff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\string3|filt0|regq[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\string3|filt0|regq[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \string3|filt0|regq[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \string3|filt0|regq[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
fiftyfivenm_lcell_comb \presum[8]~18 (
// Equation(s):
// \presum[8]~18_cout  = CARRY((\Add2~0_combout  & \string3|filt0|regq[2]~_Duplicate_1_q ))

	.dataa(\Add2~0_combout ),
	.datab(\string3|filt0|regq[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\presum[8]~18_cout ));
// synopsys translate_off
defparam \presum[8]~18 .lut_mask = 16'h0088;
defparam \presum[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
fiftyfivenm_lcell_comb \presum[8]~20 (
// Equation(s):
// \presum[8]~20_cout  = CARRY((\Add2~2_combout  & (!\string3|filt0|regq[3]~_Duplicate_1_q  & !\presum[8]~18_cout )) # (!\Add2~2_combout  & ((!\presum[8]~18_cout ) # (!\string3|filt0|regq[3]~_Duplicate_1_q ))))

	.dataa(\Add2~2_combout ),
	.datab(\string3|filt0|regq[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~18_cout ),
	.combout(),
	.cout(\presum[8]~20_cout ));
// synopsys translate_off
defparam \presum[8]~20 .lut_mask = 16'h0017;
defparam \presum[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
fiftyfivenm_lcell_comb \presum[8]~22 (
// Equation(s):
// \presum[8]~22_cout  = CARRY((\string3|filt0|regq[4]~_Duplicate_1_q  & ((\Add2~4_combout ) # (!\presum[8]~20_cout ))) # (!\string3|filt0|regq[4]~_Duplicate_1_q  & (\Add2~4_combout  & !\presum[8]~20_cout )))

	.dataa(\string3|filt0|regq[4]~_Duplicate_1_q ),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~20_cout ),
	.combout(),
	.cout(\presum[8]~22_cout ));
// synopsys translate_off
defparam \presum[8]~22 .lut_mask = 16'h008E;
defparam \presum[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
fiftyfivenm_lcell_comb \presum[8]~24 (
// Equation(s):
// \presum[8]~24_cout  = CARRY((\Add2~6_combout  & (!\string3|filt0|regq[5]~_Duplicate_1_q  & !\presum[8]~22_cout )) # (!\Add2~6_combout  & ((!\presum[8]~22_cout ) # (!\string3|filt0|regq[5]~_Duplicate_1_q ))))

	.dataa(\Add2~6_combout ),
	.datab(\string3|filt0|regq[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~22_cout ),
	.combout(),
	.cout(\presum[8]~24_cout ));
// synopsys translate_off
defparam \presum[8]~24 .lut_mask = 16'h0017;
defparam \presum[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
fiftyfivenm_lcell_comb \presum[8]~26 (
// Equation(s):
// \presum[8]~26_cout  = CARRY((\string3|filt0|regq[6]~_Duplicate_1_q  & ((\Add2~8_combout ) # (!\presum[8]~24_cout ))) # (!\string3|filt0|regq[6]~_Duplicate_1_q  & (\Add2~8_combout  & !\presum[8]~24_cout )))

	.dataa(\string3|filt0|regq[6]~_Duplicate_1_q ),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~24_cout ),
	.combout(),
	.cout(\presum[8]~26_cout ));
// synopsys translate_off
defparam \presum[8]~26 .lut_mask = 16'h008E;
defparam \presum[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
fiftyfivenm_lcell_comb \presum[8]~28 (
// Equation(s):
// \presum[8]~28_cout  = CARRY((\Add2~10_combout  & (!\string3|filt0|regq[7]~_Duplicate_1_q  & !\presum[8]~26_cout )) # (!\Add2~10_combout  & ((!\presum[8]~26_cout ) # (!\string3|filt0|regq[7]~_Duplicate_1_q ))))

	.dataa(\Add2~10_combout ),
	.datab(\string3|filt0|regq[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~26_cout ),
	.combout(),
	.cout(\presum[8]~28_cout ));
// synopsys translate_off
defparam \presum[8]~28 .lut_mask = 16'h0017;
defparam \presum[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
fiftyfivenm_lcell_comb \presum[8]~30 (
// Equation(s):
// \presum[8]~30_cout  = CARRY((\string3|filt0|regq[8]~_Duplicate_1_q  & ((\Add2~12_combout ) # (!\presum[8]~28_cout ))) # (!\string3|filt0|regq[8]~_Duplicate_1_q  & (\Add2~12_combout  & !\presum[8]~28_cout )))

	.dataa(\string3|filt0|regq[8]~_Duplicate_1_q ),
	.datab(\Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~28_cout ),
	.combout(),
	.cout(\presum[8]~30_cout ));
// synopsys translate_off
defparam \presum[8]~30 .lut_mask = 16'h008E;
defparam \presum[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
fiftyfivenm_lcell_comb \presum[8]~32 (
// Equation(s):
// \presum[8]~32_cout  = CARRY((\string3|filt0|regq[9]~_Duplicate_1_q  & (!\Add2~14_combout  & !\presum[8]~30_cout )) # (!\string3|filt0|regq[9]~_Duplicate_1_q  & ((!\presum[8]~30_cout ) # (!\Add2~14_combout ))))

	.dataa(\string3|filt0|regq[9]~_Duplicate_1_q ),
	.datab(\Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~30_cout ),
	.combout(),
	.cout(\presum[8]~32_cout ));
// synopsys translate_off
defparam \presum[8]~32 .lut_mask = 16'h0017;
defparam \presum[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
fiftyfivenm_lcell_comb \presum[8]~33 (
// Equation(s):
// \presum[8]~33_combout  = ((\Add2~16_combout  $ (\string3|filt0|regq[10]~_Duplicate_1_q  $ (!\presum[8]~32_cout )))) # (GND)
// \presum[8]~34  = CARRY((\Add2~16_combout  & ((\string3|filt0|regq[10]~_Duplicate_1_q ) # (!\presum[8]~32_cout ))) # (!\Add2~16_combout  & (\string3|filt0|regq[10]~_Duplicate_1_q  & !\presum[8]~32_cout )))

	.dataa(\Add2~16_combout ),
	.datab(\string3|filt0|regq[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~32_cout ),
	.combout(\presum[8]~33_combout ),
	.cout(\presum[8]~34 ));
// synopsys translate_off
defparam \presum[8]~33 .lut_mask = 16'h698E;
defparam \presum[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
fiftyfivenm_lcell_comb \presum[9]~35 (
// Equation(s):
// \presum[9]~35_combout  = (\string3|filt0|regq[11]~_Duplicate_1_q  & ((\Add2~18_combout  & (\presum[8]~34  & VCC)) # (!\Add2~18_combout  & (!\presum[8]~34 )))) # (!\string3|filt0|regq[11]~_Duplicate_1_q  & ((\Add2~18_combout  & (!\presum[8]~34 )) # 
// (!\Add2~18_combout  & ((\presum[8]~34 ) # (GND)))))
// \presum[9]~36  = CARRY((\string3|filt0|regq[11]~_Duplicate_1_q  & (!\Add2~18_combout  & !\presum[8]~34 )) # (!\string3|filt0|regq[11]~_Duplicate_1_q  & ((!\presum[8]~34 ) # (!\Add2~18_combout ))))

	.dataa(\string3|filt0|regq[11]~_Duplicate_1_q ),
	.datab(\Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[8]~34 ),
	.combout(\presum[9]~35_combout ),
	.cout(\presum[9]~36 ));
// synopsys translate_off
defparam \presum[9]~35 .lut_mask = 16'h9617;
defparam \presum[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
fiftyfivenm_lcell_comb \presum[10]~37 (
// Equation(s):
// \presum[10]~37_combout  = ((\Add2~20_combout  $ (\string3|filt0|regq[12]~_Duplicate_1_q  $ (!\presum[9]~36 )))) # (GND)
// \presum[10]~38  = CARRY((\Add2~20_combout  & ((\string3|filt0|regq[12]~_Duplicate_1_q ) # (!\presum[9]~36 ))) # (!\Add2~20_combout  & (\string3|filt0|regq[12]~_Duplicate_1_q  & !\presum[9]~36 )))

	.dataa(\Add2~20_combout ),
	.datab(\string3|filt0|regq[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[9]~36 ),
	.combout(\presum[10]~37_combout ),
	.cout(\presum[10]~38 ));
// synopsys translate_off
defparam \presum[10]~37 .lut_mask = 16'h698E;
defparam \presum[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
fiftyfivenm_lcell_comb \presum[11]~39 (
// Equation(s):
// \presum[11]~39_combout  = (\Add2~22_combout  & ((\string3|filt0|regq[13]~_Duplicate_1_q  & (\presum[10]~38  & VCC)) # (!\string3|filt0|regq[13]~_Duplicate_1_q  & (!\presum[10]~38 )))) # (!\Add2~22_combout  & ((\string3|filt0|regq[13]~_Duplicate_1_q  & 
// (!\presum[10]~38 )) # (!\string3|filt0|regq[13]~_Duplicate_1_q  & ((\presum[10]~38 ) # (GND)))))
// \presum[11]~40  = CARRY((\Add2~22_combout  & (!\string3|filt0|regq[13]~_Duplicate_1_q  & !\presum[10]~38 )) # (!\Add2~22_combout  & ((!\presum[10]~38 ) # (!\string3|filt0|regq[13]~_Duplicate_1_q ))))

	.dataa(\Add2~22_combout ),
	.datab(\string3|filt0|regq[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[10]~38 ),
	.combout(\presum[11]~39_combout ),
	.cout(\presum[11]~40 ));
// synopsys translate_off
defparam \presum[11]~39 .lut_mask = 16'h9617;
defparam \presum[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
fiftyfivenm_lcell_comb \presum[12]~41 (
// Equation(s):
// \presum[12]~41_combout  = ((\Add2~24_combout  $ (\string3|filt0|regq[14]~_Duplicate_1_q  $ (!\presum[11]~40 )))) # (GND)
// \presum[12]~42  = CARRY((\Add2~24_combout  & ((\string3|filt0|regq[14]~_Duplicate_1_q ) # (!\presum[11]~40 ))) # (!\Add2~24_combout  & (\string3|filt0|regq[14]~_Duplicate_1_q  & !\presum[11]~40 )))

	.dataa(\Add2~24_combout ),
	.datab(\string3|filt0|regq[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[11]~40 ),
	.combout(\presum[12]~41_combout ),
	.cout(\presum[12]~42 ));
// synopsys translate_off
defparam \presum[12]~41 .lut_mask = 16'h698E;
defparam \presum[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
fiftyfivenm_lcell_comb \presum[13]~43 (
// Equation(s):
// \presum[13]~43_combout  = (\Add2~26_combout  & ((\string3|filt0|regq[15]~_Duplicate_1_q  & (\presum[12]~42  & VCC)) # (!\string3|filt0|regq[15]~_Duplicate_1_q  & (!\presum[12]~42 )))) # (!\Add2~26_combout  & ((\string3|filt0|regq[15]~_Duplicate_1_q  & 
// (!\presum[12]~42 )) # (!\string3|filt0|regq[15]~_Duplicate_1_q  & ((\presum[12]~42 ) # (GND)))))
// \presum[13]~44  = CARRY((\Add2~26_combout  & (!\string3|filt0|regq[15]~_Duplicate_1_q  & !\presum[12]~42 )) # (!\Add2~26_combout  & ((!\presum[12]~42 ) # (!\string3|filt0|regq[15]~_Duplicate_1_q ))))

	.dataa(\Add2~26_combout ),
	.datab(\string3|filt0|regq[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[12]~42 ),
	.combout(\presum[13]~43_combout ),
	.cout(\presum[13]~44 ));
// synopsys translate_off
defparam \presum[13]~43 .lut_mask = 16'h9617;
defparam \presum[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
fiftyfivenm_lcell_comb \presum[14]~45 (
// Equation(s):
// \presum[14]~45_combout  = ((\Add2~28_combout  $ (\string3|filt0|regq[16]~_Duplicate_1_q  $ (!\presum[13]~44 )))) # (GND)
// \presum[14]~46  = CARRY((\Add2~28_combout  & ((\string3|filt0|regq[16]~_Duplicate_1_q ) # (!\presum[13]~44 ))) # (!\Add2~28_combout  & (\string3|filt0|regq[16]~_Duplicate_1_q  & !\presum[13]~44 )))

	.dataa(\Add2~28_combout ),
	.datab(\string3|filt0|regq[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[13]~44 ),
	.combout(\presum[14]~45_combout ),
	.cout(\presum[14]~46 ));
// synopsys translate_off
defparam \presum[14]~45 .lut_mask = 16'h698E;
defparam \presum[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
fiftyfivenm_lcell_comb \presum[15]~47 (
// Equation(s):
// \presum[15]~47_combout  = (\string3|filt0|regq[17]~_Duplicate_1_q  & ((\Add2~30_combout  & (\presum[14]~46  & VCC)) # (!\Add2~30_combout  & (!\presum[14]~46 )))) # (!\string3|filt0|regq[17]~_Duplicate_1_q  & ((\Add2~30_combout  & (!\presum[14]~46 )) # 
// (!\Add2~30_combout  & ((\presum[14]~46 ) # (GND)))))
// \presum[15]~48  = CARRY((\string3|filt0|regq[17]~_Duplicate_1_q  & (!\Add2~30_combout  & !\presum[14]~46 )) # (!\string3|filt0|regq[17]~_Duplicate_1_q  & ((!\presum[14]~46 ) # (!\Add2~30_combout ))))

	.dataa(\string3|filt0|regq[17]~_Duplicate_1_q ),
	.datab(\Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[14]~46 ),
	.combout(\presum[15]~47_combout ),
	.cout(\presum[15]~48 ));
// synopsys translate_off
defparam \presum[15]~47 .lut_mask = 16'h9617;
defparam \presum[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
fiftyfivenm_lcell_comb \presum[16]~49 (
// Equation(s):
// \presum[16]~49_combout  = ((\string3|filt0|regq[18]~_Duplicate_1_q  $ (\Add2~32_combout  $ (!\presum[15]~48 )))) # (GND)
// \presum[16]~50  = CARRY((\string3|filt0|regq[18]~_Duplicate_1_q  & ((\Add2~32_combout ) # (!\presum[15]~48 ))) # (!\string3|filt0|regq[18]~_Duplicate_1_q  & (\Add2~32_combout  & !\presum[15]~48 )))

	.dataa(\string3|filt0|regq[18]~_Duplicate_1_q ),
	.datab(\Add2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[15]~48 ),
	.combout(\presum[16]~49_combout ),
	.cout(\presum[16]~50 ));
// synopsys translate_off
defparam \presum[16]~49 .lut_mask = 16'h698E;
defparam \presum[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
fiftyfivenm_lcell_comb \presum[17]~51 (
// Equation(s):
// \presum[17]~51_combout  = (\string3|filt0|regq[19]~_Duplicate_1_q  & ((\Add2~34_combout  & (\presum[16]~50  & VCC)) # (!\Add2~34_combout  & (!\presum[16]~50 )))) # (!\string3|filt0|regq[19]~_Duplicate_1_q  & ((\Add2~34_combout  & (!\presum[16]~50 )) # 
// (!\Add2~34_combout  & ((\presum[16]~50 ) # (GND)))))
// \presum[17]~52  = CARRY((\string3|filt0|regq[19]~_Duplicate_1_q  & (!\Add2~34_combout  & !\presum[16]~50 )) # (!\string3|filt0|regq[19]~_Duplicate_1_q  & ((!\presum[16]~50 ) # (!\Add2~34_combout ))))

	.dataa(\string3|filt0|regq[19]~_Duplicate_1_q ),
	.datab(\Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[16]~50 ),
	.combout(\presum[17]~51_combout ),
	.cout(\presum[17]~52 ));
// synopsys translate_off
defparam \presum[17]~51 .lut_mask = 16'h9617;
defparam \presum[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
fiftyfivenm_lcell_comb \presum[18]~53 (
// Equation(s):
// \presum[18]~53_combout  = ((\Add2~36_combout  $ (\string3|filt0|regq[20]~_Duplicate_1_q  $ (!\presum[17]~52 )))) # (GND)
// \presum[18]~54  = CARRY((\Add2~36_combout  & ((\string3|filt0|regq[20]~_Duplicate_1_q ) # (!\presum[17]~52 ))) # (!\Add2~36_combout  & (\string3|filt0|regq[20]~_Duplicate_1_q  & !\presum[17]~52 )))

	.dataa(\Add2~36_combout ),
	.datab(\string3|filt0|regq[20]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[17]~52 ),
	.combout(\presum[18]~53_combout ),
	.cout(\presum[18]~54 ));
// synopsys translate_off
defparam \presum[18]~53 .lut_mask = 16'h698E;
defparam \presum[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
fiftyfivenm_lcell_comb \presum[19]~55 (
// Equation(s):
// \presum[19]~55_combout  = (\Add2~38_combout  & ((\string3|filt0|regq[21]~_Duplicate_1_q  & (\presum[18]~54  & VCC)) # (!\string3|filt0|regq[21]~_Duplicate_1_q  & (!\presum[18]~54 )))) # (!\Add2~38_combout  & ((\string3|filt0|regq[21]~_Duplicate_1_q  & 
// (!\presum[18]~54 )) # (!\string3|filt0|regq[21]~_Duplicate_1_q  & ((\presum[18]~54 ) # (GND)))))
// \presum[19]~56  = CARRY((\Add2~38_combout  & (!\string3|filt0|regq[21]~_Duplicate_1_q  & !\presum[18]~54 )) # (!\Add2~38_combout  & ((!\presum[18]~54 ) # (!\string3|filt0|regq[21]~_Duplicate_1_q ))))

	.dataa(\Add2~38_combout ),
	.datab(\string3|filt0|regq[21]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[18]~54 ),
	.combout(\presum[19]~55_combout ),
	.cout(\presum[19]~56 ));
// synopsys translate_off
defparam \presum[19]~55 .lut_mask = 16'h9617;
defparam \presum[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
fiftyfivenm_lcell_comb \presum[20]~57 (
// Equation(s):
// \presum[20]~57_combout  = ((\string3|filt0|regq[22]~_Duplicate_1_q  $ (\Add2~40_combout  $ (!\presum[19]~56 )))) # (GND)
// \presum[20]~58  = CARRY((\string3|filt0|regq[22]~_Duplicate_1_q  & ((\Add2~40_combout ) # (!\presum[19]~56 ))) # (!\string3|filt0|regq[22]~_Duplicate_1_q  & (\Add2~40_combout  & !\presum[19]~56 )))

	.dataa(\string3|filt0|regq[22]~_Duplicate_1_q ),
	.datab(\Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[19]~56 ),
	.combout(\presum[20]~57_combout ),
	.cout(\presum[20]~58 ));
// synopsys translate_off
defparam \presum[20]~57 .lut_mask = 16'h698E;
defparam \presum[20]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
fiftyfivenm_lcell_comb \presum[21]~59 (
// Equation(s):
// \presum[21]~59_combout  = (\Add2~42_combout  & ((\string3|filt0|regq[23]~_Duplicate_1_q  & (\presum[20]~58  & VCC)) # (!\string3|filt0|regq[23]~_Duplicate_1_q  & (!\presum[20]~58 )))) # (!\Add2~42_combout  & ((\string3|filt0|regq[23]~_Duplicate_1_q  & 
// (!\presum[20]~58 )) # (!\string3|filt0|regq[23]~_Duplicate_1_q  & ((\presum[20]~58 ) # (GND)))))
// \presum[21]~60  = CARRY((\Add2~42_combout  & (!\string3|filt0|regq[23]~_Duplicate_1_q  & !\presum[20]~58 )) # (!\Add2~42_combout  & ((!\presum[20]~58 ) # (!\string3|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add2~42_combout ),
	.datab(\string3|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[20]~58 ),
	.combout(\presum[21]~59_combout ),
	.cout(\presum[21]~60 ));
// synopsys translate_off
defparam \presum[21]~59 .lut_mask = 16'h9617;
defparam \presum[21]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
fiftyfivenm_lcell_comb \presum[22]~61 (
// Equation(s):
// \presum[22]~61_combout  = ((\Add2~44_combout  $ (\string3|filt0|regq[23]~_Duplicate_1_q  $ (!\presum[21]~60 )))) # (GND)
// \presum[22]~62  = CARRY((\Add2~44_combout  & ((\string3|filt0|regq[23]~_Duplicate_1_q ) # (!\presum[21]~60 ))) # (!\Add2~44_combout  & (\string3|filt0|regq[23]~_Duplicate_1_q  & !\presum[21]~60 )))

	.dataa(\Add2~44_combout ),
	.datab(\string3|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[21]~60 ),
	.combout(\presum[22]~61_combout ),
	.cout(\presum[22]~62 ));
// synopsys translate_off
defparam \presum[22]~61 .lut_mask = 16'h698E;
defparam \presum[22]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
fiftyfivenm_lcell_comb \presum[23]~63 (
// Equation(s):
// \presum[23]~63_combout  = (\Add2~46_combout  & ((\string3|filt0|regq[23]~_Duplicate_1_q  & (\presum[22]~62  & VCC)) # (!\string3|filt0|regq[23]~_Duplicate_1_q  & (!\presum[22]~62 )))) # (!\Add2~46_combout  & ((\string3|filt0|regq[23]~_Duplicate_1_q  & 
// (!\presum[22]~62 )) # (!\string3|filt0|regq[23]~_Duplicate_1_q  & ((\presum[22]~62 ) # (GND)))))
// \presum[23]~64  = CARRY((\Add2~46_combout  & (!\string3|filt0|regq[23]~_Duplicate_1_q  & !\presum[22]~62 )) # (!\Add2~46_combout  & ((!\presum[22]~62 ) # (!\string3|filt0|regq[23]~_Duplicate_1_q ))))

	.dataa(\Add2~46_combout ),
	.datab(\string3|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[22]~62 ),
	.combout(\presum[23]~63_combout ),
	.cout(\presum[23]~64 ));
// synopsys translate_off
defparam \presum[23]~63 .lut_mask = 16'h9617;
defparam \presum[23]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y33_N21
dffeas \presum[23] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[23]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[23]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[23] .is_wysiwyg = "true";
defparam \presum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
fiftyfivenm_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = ((\Add1~46_combout  $ (\string4|filt0|regq[23]~_Duplicate_1_q  $ (!\Add2~47 )))) # (GND)
// \Add2~49  = CARRY((\Add1~46_combout  & ((\string4|filt0|regq[23]~_Duplicate_1_q ) # (!\Add2~47 ))) # (!\Add1~46_combout  & (\string4|filt0|regq[23]~_Duplicate_1_q  & !\Add2~47 )))

	.dataa(\Add1~46_combout ),
	.datab(\string4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~47 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'h698E;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
fiftyfivenm_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = \Add1~46_combout  $ (\string4|filt0|regq[23]~_Duplicate_1_q  $ (\Add2~49 ))

	.dataa(\Add1~46_combout ),
	.datab(\string4|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~49 ),
	.combout(\Add2~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'h9696;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
fiftyfivenm_lcell_comb \presum[8]~66 (
// Equation(s):
// \presum[8]~66_cout  = CARRY((\Add2~48_combout  & ((\string3|filt0|regq[23]~_Duplicate_1_q ) # (!\presum[23]~64 ))) # (!\Add2~48_combout  & (\string3|filt0|regq[23]~_Duplicate_1_q  & !\presum[23]~64 )))

	.dataa(\Add2~48_combout ),
	.datab(\string3|filt0|regq[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\presum[23]~64 ),
	.combout(),
	.cout(\presum[8]~66_cout ));
// synopsys translate_off
defparam \presum[8]~66 .lut_mask = 16'h008E;
defparam \presum[8]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
fiftyfivenm_lcell_comb \presum[25]~67 (
// Equation(s):
// \presum[25]~67_combout  = \Add2~50_combout  $ (\presum[8]~66_cout  $ (\string3|filt0|regq[23]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\Add2~50_combout ),
	.datac(gnd),
	.datad(\string3|filt0|regq[23]~_Duplicate_1_q ),
	.cin(\presum[8]~66_cout ),
	.combout(\presum[25]~67_combout ),
	.cout());
// synopsys translate_off
defparam \presum[25]~67 .lut_mask = 16'hC33C;
defparam \presum[25]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y33_N25
dffeas \presum[25] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[25]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[25]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[25] .is_wysiwyg = "true";
defparam \presum[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N19
dffeas \presum[22] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[22]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[22]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[22] .is_wysiwyg = "true";
defparam \presum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N2
fiftyfivenm_lcell_comb \sum0~2 (
// Equation(s):
// \sum0~2_combout  = (presum[23] & ((presum[22]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[22]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[22]),
	.cin(gnd),
	.combout(\sum0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~2 .lut_mask = 16'hCF0C;
defparam \sum0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N3
dffeas \sum0[22] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\sum0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[22]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[22] .is_wysiwyg = "true";
defparam \sum0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N17
dffeas \presum[21] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[21]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[21]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[21] .is_wysiwyg = "true";
defparam \presum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
fiftyfivenm_lcell_comb \sum0~1 (
// Equation(s):
// \sum0~1_combout  = (presum[25] & (presum[21] & presum[23])) # (!presum[25] & ((presum[21]) # (presum[23])))

	.dataa(gnd),
	.datab(presum[25]),
	.datac(presum[21]),
	.datad(presum[23]),
	.cin(gnd),
	.combout(\sum0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~1 .lut_mask = 16'hF330;
defparam \sum0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N1
dffeas \sum0[21] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\sum0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[21]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[21] .is_wysiwyg = "true";
defparam \sum0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N15
dffeas \presum[20] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[20]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[20]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[20] .is_wysiwyg = "true";
defparam \presum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
fiftyfivenm_lcell_comb \sum0~0 (
// Equation(s):
// \sum0~0_combout  = (presum[20] & ((presum[23]) # (!presum[25]))) # (!presum[20] & (!presum[25] & presum[23]))

	.dataa(gnd),
	.datab(presum[20]),
	.datac(presum[25]),
	.datad(presum[23]),
	.cin(gnd),
	.combout(\sum0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~0 .lut_mask = 16'hCF0C;
defparam \sum0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N7
dffeas \sum0[20] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[20]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[20] .is_wysiwyg = "true";
defparam \sum0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N13
dffeas \presum[19] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[19]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[19] .is_wysiwyg = "true";
defparam \presum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
fiftyfivenm_lcell_comb \sum0~6 (
// Equation(s):
// \sum0~6_combout  = (presum[23] & ((presum[19]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[19]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[19]),
	.cin(gnd),
	.combout(\sum0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~6 .lut_mask = 16'hCF0C;
defparam \sum0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \sum0[19] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[19] .is_wysiwyg = "true";
defparam \sum0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N11
dffeas \presum[18] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[18]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[18] .is_wysiwyg = "true";
defparam \presum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
fiftyfivenm_lcell_comb \sum0~5 (
// Equation(s):
// \sum0~5_combout  = (presum[23] & ((presum[18]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[18]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[18]),
	.cin(gnd),
	.combout(\sum0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~5 .lut_mask = 16'hCF0C;
defparam \sum0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \sum0[18] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\sum0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[18] .is_wysiwyg = "true";
defparam \sum0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \presum[17] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[17]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[17] .is_wysiwyg = "true";
defparam \presum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
fiftyfivenm_lcell_comb \sum0~4 (
// Equation(s):
// \sum0~4_combout  = (presum[23] & ((presum[17]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[17]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[17]),
	.cin(gnd),
	.combout(\sum0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~4 .lut_mask = 16'hCF0C;
defparam \sum0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \sum0[17] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\sum0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[17] .is_wysiwyg = "true";
defparam \sum0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N7
dffeas \presum[16] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[16]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[16] .is_wysiwyg = "true";
defparam \presum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
fiftyfivenm_lcell_comb \sum0~3 (
// Equation(s):
// \sum0~3_combout  = (presum[16] & ((presum[23]) # (!presum[25]))) # (!presum[16] & (!presum[25] & presum[23]))

	.dataa(presum[16]),
	.datab(gnd),
	.datac(presum[25]),
	.datad(presum[23]),
	.cin(gnd),
	.combout(\sum0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~3 .lut_mask = 16'hAF0A;
defparam \sum0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N23
dffeas \sum0[16] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[16] .is_wysiwyg = "true";
defparam \sum0[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N5
dffeas \presum[15] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[15]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[15] .is_wysiwyg = "true";
defparam \presum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
fiftyfivenm_lcell_comb \sum0~7 (
// Equation(s):
// \sum0~7_combout  = (presum[25] & (presum[15] & presum[23])) # (!presum[25] & ((presum[15]) # (presum[23])))

	.dataa(presum[25]),
	.datab(gnd),
	.datac(presum[15]),
	.datad(presum[23]),
	.cin(gnd),
	.combout(\sum0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~7 .lut_mask = 16'hF550;
defparam \sum0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N15
dffeas \sum0[15] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[15] .is_wysiwyg = "true";
defparam \sum0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N3
dffeas \presum[14] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[14]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[14] .is_wysiwyg = "true";
defparam \presum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
fiftyfivenm_lcell_comb \sum0~8 (
// Equation(s):
// \sum0~8_combout  = (presum[14] & ((presum[23]) # (!presum[25]))) # (!presum[14] & (!presum[25] & presum[23]))

	.dataa(gnd),
	.datab(presum[14]),
	.datac(presum[25]),
	.datad(presum[23]),
	.cin(gnd),
	.combout(\sum0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~8 .lut_mask = 16'hCF0C;
defparam \sum0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N3
dffeas \sum0[14] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[14] .is_wysiwyg = "true";
defparam \sum0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \presum[13] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[13]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[13] .is_wysiwyg = "true";
defparam \presum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
fiftyfivenm_lcell_comb \sum0~9 (
// Equation(s):
// \sum0~9_combout  = (presum[13] & ((presum[23]) # (!presum[25]))) # (!presum[13] & (!presum[25] & presum[23]))

	.dataa(gnd),
	.datab(presum[13]),
	.datac(presum[25]),
	.datad(presum[23]),
	.cin(gnd),
	.combout(\sum0~9_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~9 .lut_mask = 16'hCF0C;
defparam \sum0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N11
dffeas \sum0[13] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[13] .is_wysiwyg = "true";
defparam \sum0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N31
dffeas \presum[12] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[12]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[12] .is_wysiwyg = "true";
defparam \presum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
fiftyfivenm_lcell_comb \sum0~10 (
// Equation(s):
// \sum0~10_combout  = (presum[25] & (presum[23] & presum[12])) # (!presum[25] & ((presum[23]) # (presum[12])))

	.dataa(presum[25]),
	.datab(presum[23]),
	.datac(gnd),
	.datad(presum[12]),
	.cin(gnd),
	.combout(\sum0~10_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~10 .lut_mask = 16'hDD44;
defparam \sum0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N9
dffeas \sum0[12] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[12] .is_wysiwyg = "true";
defparam \sum0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N29
dffeas \presum[11] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[11]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[11] .is_wysiwyg = "true";
defparam \presum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
fiftyfivenm_lcell_comb \sum0~11 (
// Equation(s):
// \sum0~11_combout  = (presum[23] & ((presum[11]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[11]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[11]),
	.cin(gnd),
	.combout(\sum0~11_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~11 .lut_mask = 16'hCF0C;
defparam \sum0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N7
dffeas \sum0[11] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[11] .is_wysiwyg = "true";
defparam \sum0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N27
dffeas \presum[10] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[10]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[10] .is_wysiwyg = "true";
defparam \presum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
fiftyfivenm_lcell_comb \sum0~12 (
// Equation(s):
// \sum0~12_combout  = (presum[23] & ((presum[10]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[10]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[10]),
	.cin(gnd),
	.combout(\sum0~12_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~12 .lut_mask = 16'hCF0C;
defparam \sum0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N15
dffeas \sum0[10] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[10] .is_wysiwyg = "true";
defparam \sum0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N25
dffeas \presum[9] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[9]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[9] .is_wysiwyg = "true";
defparam \presum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
fiftyfivenm_lcell_comb \sum0~13 (
// Equation(s):
// \sum0~13_combout  = (presum[23] & ((presum[9]) # (!presum[25]))) # (!presum[23] & (!presum[25] & presum[9]))

	.dataa(gnd),
	.datab(presum[23]),
	.datac(presum[25]),
	.datad(presum[9]),
	.cin(gnd),
	.combout(\sum0~13_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~13 .lut_mask = 16'hCF0C;
defparam \sum0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N3
dffeas \sum0[9] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(\sum0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[9] .is_wysiwyg = "true";
defparam \sum0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
fiftyfivenm_lcell_comb \dac1|Selector24~0 (
// Equation(s):
// \dac1|Selector24~0_combout  = (\dac1|RDATA [0] & !\dac1|ST.001~q )

	.dataa(gnd),
	.datab(\dac1|RDATA [0]),
	.datac(\dac1|ST.001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector24~0 .lut_mask = 16'h0C0C;
defparam \dac1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
fiftyfivenm_lcell_comb \dac1|RDATA[0]~feeder (
// Equation(s):
// \dac1|RDATA[0]~feeder_combout  = \dac1|Selector24~0_combout 

	.dataa(\dac1|Selector24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[0]~feeder .lut_mask = 16'hAAAA;
defparam \dac1|RDATA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N23
dffeas \presum[8] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\presum[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(presum[8]),
	.prn(vcc));
// synopsys translate_off
defparam \presum[8] .is_wysiwyg = "true";
defparam \presum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
fiftyfivenm_lcell_comb \sum0~14 (
// Equation(s):
// \sum0~14_combout  = (presum[8] & ((presum[23]) # (!presum[25]))) # (!presum[8] & (!presum[25] & presum[23]))

	.dataa(presum[8]),
	.datab(presum[25]),
	.datac(presum[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sum0~14_combout ),
	.cout());
// synopsys translate_off
defparam \sum0~14 .lut_mask = 16'hB2B2;
defparam \sum0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N3
dffeas \sum0[8] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(\sum0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[8] .is_wysiwyg = "true";
defparam \sum0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N1
dffeas \dac1|RDATA[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[0]~feeder_combout ),
	.asdata(sum0[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\dac1|ST.000~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[0] .is_wysiwyg = "true";
defparam \dac1|RDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
fiftyfivenm_lcell_comb \dac1|Selector23~0 (
// Equation(s):
// \dac1|Selector23~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [0]))) # (!\dac1|ST.001~q  & (sum0[9]))

	.dataa(\dac1|ST.001~q ),
	.datab(gnd),
	.datac(sum0[9]),
	.datad(\dac1|RDATA [0]),
	.cin(gnd),
	.combout(\dac1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector23~0 .lut_mask = 16'hFA50;
defparam \dac1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
fiftyfivenm_lcell_comb \dac1|RDATA[1]~feeder (
// Equation(s):
// \dac1|RDATA[1]~feeder_combout  = \dac1|Selector23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|Selector23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[1]~feeder .lut_mask = 16'hF0F0;
defparam \dac1|RDATA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
fiftyfivenm_lcell_comb \dac1|RDATA[15]~0 (
// Equation(s):
// \dac1|RDATA[15]~0_combout  = (\RESET_DELAY_n~q  & ((\dac1|ST.001~q ) # (!\dac1|ST.000~q )))

	.dataa(\dac1|ST.000~q ),
	.datab(gnd),
	.datac(\dac1|ST.001~q ),
	.datad(\RESET_DELAY_n~q ),
	.cin(gnd),
	.combout(\dac1|RDATA[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[15]~0 .lut_mask = 16'hF500;
defparam \dac1|RDATA[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N17
dffeas \dac1|RDATA[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[1] .is_wysiwyg = "true";
defparam \dac1|RDATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
fiftyfivenm_lcell_comb \dac1|Selector22~0 (
// Equation(s):
// \dac1|Selector22~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [1]))) # (!\dac1|ST.001~q  & (sum0[10]))

	.dataa(\dac1|ST.001~q ),
	.datab(gnd),
	.datac(sum0[10]),
	.datad(\dac1|RDATA [1]),
	.cin(gnd),
	.combout(\dac1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector22~0 .lut_mask = 16'hFA50;
defparam \dac1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
fiftyfivenm_lcell_comb \dac1|RDATA[2]~feeder (
// Equation(s):
// \dac1|RDATA[2]~feeder_combout  = \dac1|Selector22~0_combout 

	.dataa(\dac1|Selector22~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[2]~feeder .lut_mask = 16'hAAAA;
defparam \dac1|RDATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \dac1|RDATA[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[2] .is_wysiwyg = "true";
defparam \dac1|RDATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
fiftyfivenm_lcell_comb \dac1|Selector21~0 (
// Equation(s):
// \dac1|Selector21~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [2]))) # (!\dac1|ST.001~q  & (sum0[11]))

	.dataa(\dac1|ST.001~q ),
	.datab(gnd),
	.datac(sum0[11]),
	.datad(\dac1|RDATA [2]),
	.cin(gnd),
	.combout(\dac1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector21~0 .lut_mask = 16'hFA50;
defparam \dac1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
fiftyfivenm_lcell_comb \dac1|RDATA[3]~feeder (
// Equation(s):
// \dac1|RDATA[3]~feeder_combout  = \dac1|Selector21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|Selector21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[3]~feeder .lut_mask = 16'hF0F0;
defparam \dac1|RDATA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N23
dffeas \dac1|RDATA[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[3] .is_wysiwyg = "true";
defparam \dac1|RDATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
fiftyfivenm_lcell_comb \dac1|Selector20~0 (
// Equation(s):
// \dac1|Selector20~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [3]))) # (!\dac1|ST.001~q  & (sum0[12]))

	.dataa(gnd),
	.datab(\dac1|ST.001~q ),
	.datac(sum0[12]),
	.datad(\dac1|RDATA [3]),
	.cin(gnd),
	.combout(\dac1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector20~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
fiftyfivenm_lcell_comb \dac1|RDATA[4]~feeder (
// Equation(s):
// \dac1|RDATA[4]~feeder_combout  = \dac1|Selector20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|Selector20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[4]~feeder .lut_mask = 16'hF0F0;
defparam \dac1|RDATA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N1
dffeas \dac1|RDATA[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[4] .is_wysiwyg = "true";
defparam \dac1|RDATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
fiftyfivenm_lcell_comb \dac1|Selector19~0 (
// Equation(s):
// \dac1|Selector19~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [4]))) # (!\dac1|ST.001~q  & (sum0[13]))

	.dataa(gnd),
	.datab(\dac1|ST.001~q ),
	.datac(sum0[13]),
	.datad(\dac1|RDATA [4]),
	.cin(gnd),
	.combout(\dac1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector19~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
fiftyfivenm_lcell_comb \dac1|RDATA[5]~feeder (
// Equation(s):
// \dac1|RDATA[5]~feeder_combout  = \dac1|Selector19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|Selector19~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[5]~feeder .lut_mask = 16'hF0F0;
defparam \dac1|RDATA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N21
dffeas \dac1|RDATA[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[5] .is_wysiwyg = "true";
defparam \dac1|RDATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N2
fiftyfivenm_lcell_comb \dac1|Selector18~0 (
// Equation(s):
// \dac1|Selector18~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [5]))) # (!\dac1|ST.001~q  & (sum0[14]))

	.dataa(gnd),
	.datab(\dac1|ST.001~q ),
	.datac(sum0[14]),
	.datad(\dac1|RDATA [5]),
	.cin(gnd),
	.combout(\dac1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector18~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
fiftyfivenm_lcell_comb \dac1|RDATA[6]~feeder (
// Equation(s):
// \dac1|RDATA[6]~feeder_combout  = \dac1|Selector18~0_combout 

	.dataa(\dac1|Selector18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[6]~feeder .lut_mask = 16'hAAAA;
defparam \dac1|RDATA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N29
dffeas \dac1|RDATA[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[6] .is_wysiwyg = "true";
defparam \dac1|RDATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
fiftyfivenm_lcell_comb \dac1|Selector17~0 (
// Equation(s):
// \dac1|Selector17~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [6]))) # (!\dac1|ST.001~q  & (sum0[15]))

	.dataa(gnd),
	.datab(\dac1|ST.001~q ),
	.datac(sum0[15]),
	.datad(\dac1|RDATA [6]),
	.cin(gnd),
	.combout(\dac1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector17~0 .lut_mask = 16'hFC30;
defparam \dac1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N31
dffeas \dac1|RDATA[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[7] .is_wysiwyg = "true";
defparam \dac1|RDATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
fiftyfivenm_lcell_comb \dac1|Selector16~0 (
// Equation(s):
// \dac1|Selector16~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [7]))) # (!\dac1|ST.001~q  & (sum0[16]))

	.dataa(sum0[16]),
	.datab(gnd),
	.datac(\dac1|RDATA [7]),
	.datad(\dac1|ST.001~q ),
	.cin(gnd),
	.combout(\dac1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector16~0 .lut_mask = 16'hF0AA;
defparam \dac1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N13
dffeas \dac1|RDATA[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[8] .is_wysiwyg = "true";
defparam \dac1|RDATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
fiftyfivenm_lcell_comb \dac1|Selector15~0 (
// Equation(s):
// \dac1|Selector15~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [8]))) # (!\dac1|ST.001~q  & (sum0[17]))

	.dataa(gnd),
	.datab(sum0[17]),
	.datac(\dac1|RDATA [8]),
	.datad(\dac1|ST.001~q ),
	.cin(gnd),
	.combout(\dac1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector15~0 .lut_mask = 16'hF0CC;
defparam \dac1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N19
dffeas \dac1|RDATA[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[9] .is_wysiwyg = "true";
defparam \dac1|RDATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N18
fiftyfivenm_lcell_comb \dac1|Selector14~0 (
// Equation(s):
// \dac1|Selector14~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [9]))) # (!\dac1|ST.001~q  & (sum0[18]))

	.dataa(gnd),
	.datab(sum0[18]),
	.datac(\dac1|RDATA [9]),
	.datad(\dac1|ST.001~q ),
	.cin(gnd),
	.combout(\dac1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector14~0 .lut_mask = 16'hF0CC;
defparam \dac1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \dac1|RDATA[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[10] .is_wysiwyg = "true";
defparam \dac1|RDATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
fiftyfivenm_lcell_comb \dac1|Selector13~0 (
// Equation(s):
// \dac1|Selector13~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [10]))) # (!\dac1|ST.001~q  & (sum0[19]))

	.dataa(sum0[19]),
	.datab(\dac1|ST.001~q ),
	.datac(\dac1|RDATA [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector13~0 .lut_mask = 16'hE2E2;
defparam \dac1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \dac1|RDATA[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[11] .is_wysiwyg = "true";
defparam \dac1|RDATA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
fiftyfivenm_lcell_comb \dac1|Selector12~0 (
// Equation(s):
// \dac1|Selector12~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [11]))) # (!\dac1|ST.001~q  & (sum0[20]))

	.dataa(gnd),
	.datab(sum0[20]),
	.datac(\dac1|RDATA [11]),
	.datad(\dac1|ST.001~q ),
	.cin(gnd),
	.combout(\dac1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector12~0 .lut_mask = 16'hF0CC;
defparam \dac1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N17
dffeas \dac1|RDATA[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[12] .is_wysiwyg = "true";
defparam \dac1|RDATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
fiftyfivenm_lcell_comb \dac1|Selector11~0 (
// Equation(s):
// \dac1|Selector11~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [12]))) # (!\dac1|ST.001~q  & (sum0[21]))

	.dataa(gnd),
	.datab(sum0[21]),
	.datac(\dac1|RDATA [12]),
	.datad(\dac1|ST.001~q ),
	.cin(gnd),
	.combout(\dac1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector11~0 .lut_mask = 16'hF0CC;
defparam \dac1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N23
dffeas \dac1|RDATA[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dac1|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[13] .is_wysiwyg = "true";
defparam \dac1|RDATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N22
fiftyfivenm_lcell_comb \dac1|Selector10~0 (
// Equation(s):
// \dac1|Selector10~0_combout  = (\dac1|ST.001~q  & ((\dac1|RDATA [13]))) # (!\dac1|ST.001~q  & (sum0[22]))

	.dataa(sum0[22]),
	.datab(gnd),
	.datac(\dac1|RDATA [13]),
	.datad(\dac1|ST.001~q ),
	.cin(gnd),
	.combout(\dac1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector10~0 .lut_mask = 16'hF0AA;
defparam \dac1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
fiftyfivenm_lcell_comb \dac1|RDATA[14]~feeder (
// Equation(s):
// \dac1|RDATA[14]~feeder_combout  = \dac1|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac1|Selector10~0_combout ),
	.cin(gnd),
	.combout(\dac1|RDATA[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[14]~feeder .lut_mask = 16'hFF00;
defparam \dac1|RDATA[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N5
dffeas \dac1|RDATA[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[14] .is_wysiwyg = "true";
defparam \dac1|RDATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N13
dffeas \sum0[23] (
	.clk(\buff|altclkctrl_0|clock_buff_altclkctrl_0_sub_component|wire_clkctrl1_outclk ),
	.d(gnd),
	.asdata(presum[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum0[23]),
	.prn(vcc));
// synopsys translate_off
defparam \sum0[23] .is_wysiwyg = "true";
defparam \sum0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
fiftyfivenm_lcell_comb \dac1|Selector9~0 (
// Equation(s):
// \dac1|Selector9~0_combout  = (\dac1|ST.001~q  & (\dac1|RDATA [14])) # (!\dac1|ST.001~q  & ((!sum0[23])))

	.dataa(\dac1|RDATA [14]),
	.datab(\dac1|ST.001~q ),
	.datac(gnd),
	.datad(sum0[23]),
	.cin(gnd),
	.combout(\dac1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector9~0 .lut_mask = 16'h88BB;
defparam \dac1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
fiftyfivenm_lcell_comb \dac1|RDATA[15]~feeder (
// Equation(s):
// \dac1|RDATA[15]~feeder_combout  = \dac1|Selector9~0_combout 

	.dataa(gnd),
	.datab(\dac1|Selector9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac1|RDATA[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|RDATA[15]~feeder .lut_mask = 16'hCCCC;
defparam \dac1|RDATA[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N31
dffeas \dac1|RDATA[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|RDATA[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dac1|RDATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[15] .is_wysiwyg = "true";
defparam \dac1|RDATA[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \dac1|RDATA[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector8~0_combout ),
	.asdata(\dac1|RDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[16] .is_wysiwyg = "true";
defparam \dac1|RDATA[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N25
dffeas \dac1|RDATA[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector7~0_combout ),
	.asdata(\dac1|RDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[17] .is_wysiwyg = "true";
defparam \dac1|RDATA[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N7
dffeas \dac1|RDATA[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector6~0_combout ),
	.asdata(\dac1|RDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[18] .is_wysiwyg = "true";
defparam \dac1|RDATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \dac1|RDATA[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector5~0_combout ),
	.asdata(\dac1|RDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[19] .is_wysiwyg = "true";
defparam \dac1|RDATA[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N27
dffeas \dac1|RDATA[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector4~0_combout ),
	.asdata(\dac1|RDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[20] .is_wysiwyg = "true";
defparam \dac1|RDATA[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \dac1|RDATA[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector3~0_combout ),
	.asdata(\dac1|RDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[21] .is_wysiwyg = "true";
defparam \dac1|RDATA[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N15
dffeas \dac1|RDATA[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector2~0_combout ),
	.asdata(\dac1|RDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[22] .is_wysiwyg = "true";
defparam \dac1|RDATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N21
dffeas \dac1|RDATA[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector1~0_combout ),
	.asdata(\dac1|RDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac1|ST.001~q ),
	.ena(\RESET_DELAY_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|RDATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|RDATA[23] .is_wysiwyg = "true";
defparam \dac1|RDATA[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
fiftyfivenm_lcell_comb \dac1|Selector0~0 (
// Equation(s):
// \dac1|Selector0~0_combout  = (\dac1|ST.001~q  & \dac1|RDATA [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac1|ST.001~q ),
	.datad(\dac1|RDATA [23]),
	.cin(gnd),
	.combout(\dac1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector0~0 .lut_mask = 16'hF000;
defparam \dac1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
fiftyfivenm_lcell_comb \dac1|Selector0~1 (
// Equation(s):
// \dac1|Selector0~1_combout  = (\dac1|Selector0~0_combout ) # ((\dac1|DIN~q  & ((\dac1|ST.011~q ) # (\dac1|ST.010~q ))))

	.dataa(\dac1|Selector0~0_combout ),
	.datab(\dac1|ST.011~q ),
	.datac(\dac1|DIN~q ),
	.datad(\dac1|ST.010~q ),
	.cin(gnd),
	.combout(\dac1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector0~1 .lut_mask = 16'hFAEA;
defparam \dac1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \dac1|DIN (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|DIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|DIN .is_wysiwyg = "true";
defparam \dac1|DIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
fiftyfivenm_lcell_comb \segR|WideOr11~0 (
// Equation(s):
// \segR|WideOr11~0_combout  = (sum0[23] & ((sum0[22] $ (!sum0[21])) # (!sum0[20]))) # (!sum0[23] & ((sum0[21]) # (sum0[20] $ (!sum0[22]))))

	.dataa(sum0[23]),
	.datab(sum0[20]),
	.datac(sum0[22]),
	.datad(sum0[21]),
	.cin(gnd),
	.combout(\segR|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr11~0 .lut_mask = 16'hF76B;
defparam \segR|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N4
fiftyfivenm_lcell_comb \segR|hex0[0]~feeder (
// Equation(s):
// \segR|hex0[0]~feeder_combout  = \segR|WideOr11~0_combout 

	.dataa(gnd),
	.datab(\segR|WideOr11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segR|hex0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segR|hex0[0]~feeder .lut_mask = 16'hCCCC;
defparam \segR|hex0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N5
dffeas \segR|hex0[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segR|hex0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[0] .is_wysiwyg = "true";
defparam \segR|hex0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
fiftyfivenm_lcell_comb \segR|WideOr10~0 (
// Equation(s):
// \segR|WideOr10~0_combout  = (sum0[21] & ((sum0[20] & (!sum0[23])) # (!sum0[20] & ((!sum0[22]))))) # (!sum0[21] & ((sum0[20] $ (!sum0[23])) # (!sum0[22])))

	.dataa(sum0[20]),
	.datab(sum0[21]),
	.datac(sum0[23]),
	.datad(sum0[22]),
	.cin(gnd),
	.combout(\segR|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr10~0 .lut_mask = 16'h297F;
defparam \segR|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
fiftyfivenm_lcell_comb \segR|hex0[1]~feeder (
// Equation(s):
// \segR|hex0[1]~feeder_combout  = \segR|WideOr10~0_combout 

	.dataa(\segR|WideOr10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segR|hex0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segR|hex0[1]~feeder .lut_mask = 16'hAAAA;
defparam \segR|hex0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N11
dffeas \segR|hex0[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segR|hex0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[1] .is_wysiwyg = "true";
defparam \segR|hex0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N28
fiftyfivenm_lcell_comb \segR|WideOr9~0 (
// Equation(s):
// \segR|WideOr9~0_combout  = (sum0[23] & (((!sum0[21] & sum0[20])) # (!sum0[22]))) # (!sum0[23] & (((sum0[22]) # (sum0[20])) # (!sum0[21])))

	.dataa(sum0[23]),
	.datab(sum0[21]),
	.datac(sum0[22]),
	.datad(sum0[20]),
	.cin(gnd),
	.combout(\segR|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr9~0 .lut_mask = 16'h7F5B;
defparam \segR|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N20
fiftyfivenm_lcell_comb \segR|hex0[2]~feeder (
// Equation(s):
// \segR|hex0[2]~feeder_combout  = \segR|WideOr9~0_combout 

	.dataa(gnd),
	.datab(\segR|WideOr9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segR|hex0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segR|hex0[2]~feeder .lut_mask = 16'hCCCC;
defparam \segR|hex0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N21
dffeas \segR|hex0[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segR|hex0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[2] .is_wysiwyg = "true";
defparam \segR|hex0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N30
fiftyfivenm_lcell_comb \segR|WideOr8~0 (
// Equation(s):
// \segR|WideOr8~0_combout  = (sum0[20] & ((sum0[21] $ (sum0[22])))) # (!sum0[20] & ((sum0[23] & ((sum0[22]) # (!sum0[21]))) # (!sum0[23] & ((sum0[21]) # (!sum0[22])))))

	.dataa(sum0[23]),
	.datab(sum0[21]),
	.datac(sum0[22]),
	.datad(sum0[20]),
	.cin(gnd),
	.combout(\segR|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr8~0 .lut_mask = 16'h3CE7;
defparam \segR|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N14
fiftyfivenm_lcell_comb \segR|hex0[3]~feeder (
// Equation(s):
// \segR|hex0[3]~feeder_combout  = \segR|WideOr8~0_combout 

	.dataa(gnd),
	.datab(\segR|WideOr8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segR|hex0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segR|hex0[3]~feeder .lut_mask = 16'hCCCC;
defparam \segR|hex0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N15
dffeas \segR|hex0[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segR|hex0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[3] .is_wysiwyg = "true";
defparam \segR|hex0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N16
fiftyfivenm_lcell_comb \segR|WideOr7~0 (
// Equation(s):
// \segR|WideOr7~0_combout  = (sum0[21] & ((sum0[23]) # ((!sum0[20])))) # (!sum0[21] & ((sum0[22] & (sum0[23])) # (!sum0[22] & ((!sum0[20])))))

	.dataa(sum0[23]),
	.datab(sum0[21]),
	.datac(sum0[22]),
	.datad(sum0[20]),
	.cin(gnd),
	.combout(\segR|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr7~0 .lut_mask = 16'hA8EF;
defparam \segR|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N8
fiftyfivenm_lcell_comb \segR|hex0[4]~feeder (
// Equation(s):
// \segR|hex0[4]~feeder_combout  = \segR|WideOr7~0_combout 

	.dataa(\segR|WideOr7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segR|hex0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segR|hex0[4]~feeder .lut_mask = 16'hAAAA;
defparam \segR|hex0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N9
dffeas \segR|hex0[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segR|hex0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[4] .is_wysiwyg = "true";
defparam \segR|hex0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N6
fiftyfivenm_lcell_comb \segR|WideOr6~0 (
// Equation(s):
// \segR|WideOr6~0_combout  = (sum0[22] & ((sum0[23] $ (!sum0[21])) # (!sum0[20]))) # (!sum0[22] & ((sum0[23]) # ((!sum0[20] & !sum0[21]))))

	.dataa(sum0[23]),
	.datab(sum0[22]),
	.datac(sum0[20]),
	.datad(sum0[21]),
	.cin(gnd),
	.combout(\segR|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr6~0 .lut_mask = 16'hAE6F;
defparam \segR|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
fiftyfivenm_lcell_comb \segR|hex0[5]~feeder (
// Equation(s):
// \segR|hex0[5]~feeder_combout  = \segR|WideOr6~0_combout 

	.dataa(gnd),
	.datab(\segR|WideOr6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segR|hex0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segR|hex0[5]~feeder .lut_mask = 16'hCCCC;
defparam \segR|hex0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N27
dffeas \segR|hex0[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segR|hex0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[5] .is_wysiwyg = "true";
defparam \segR|hex0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N18
fiftyfivenm_lcell_comb \segR|WideOr5~0 (
// Equation(s):
// \segR|WideOr5~0_combout  = (sum0[20] & ((sum0[23]) # (sum0[22] $ (sum0[21])))) # (!sum0[20] & ((sum0[21]) # (sum0[22] $ (sum0[23]))))

	.dataa(sum0[22]),
	.datab(sum0[20]),
	.datac(sum0[21]),
	.datad(sum0[23]),
	.cin(gnd),
	.combout(\segR|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segR|WideOr5~0 .lut_mask = 16'hFD7A;
defparam \segR|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N25
dffeas \segR|hex0[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\segR|WideOr5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segR|hex0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segR|hex0[6] .is_wysiwyg = "true";
defparam \segR|hex0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
fiftyfivenm_lcell_comb \segL|WideOr11~0 (
// Equation(s):
// \segL|WideOr11~0_combout  = (sum0[18] & ((sum0[17]) # (sum0[19] $ (sum0[16])))) # (!sum0[18] & ((sum0[19] $ (sum0[17])) # (!sum0[16])))

	.dataa(sum0[18]),
	.datab(sum0[19]),
	.datac(sum0[16]),
	.datad(sum0[17]),
	.cin(gnd),
	.combout(\segL|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr11~0 .lut_mask = 16'hBF6D;
defparam \segL|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
fiftyfivenm_lcell_comb \segL|hex0[0]~feeder (
// Equation(s):
// \segL|hex0[0]~feeder_combout  = \segL|WideOr11~0_combout 

	.dataa(\segL|WideOr11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segL|hex0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segL|hex0[0]~feeder .lut_mask = 16'hAAAA;
defparam \segL|hex0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \segL|hex0[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segL|hex0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[0] .is_wysiwyg = "true";
defparam \segL|hex0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
fiftyfivenm_lcell_comb \segL|WideOr10~0 (
// Equation(s):
// \segL|WideOr10~0_combout  = (sum0[17] & ((sum0[16] & (!sum0[19])) # (!sum0[16] & ((!sum0[18]))))) # (!sum0[17] & ((sum0[16] $ (!sum0[19])) # (!sum0[18])))

	.dataa(sum0[16]),
	.datab(sum0[17]),
	.datac(sum0[19]),
	.datad(sum0[18]),
	.cin(gnd),
	.combout(\segL|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr10~0 .lut_mask = 16'h297F;
defparam \segL|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
fiftyfivenm_lcell_comb \segL|hex0[1]~feeder (
// Equation(s):
// \segL|hex0[1]~feeder_combout  = \segL|WideOr10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\segL|WideOr10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\segL|hex0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segL|hex0[1]~feeder .lut_mask = 16'hF0F0;
defparam \segL|hex0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \segL|hex0[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segL|hex0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[1] .is_wysiwyg = "true";
defparam \segL|hex0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
fiftyfivenm_lcell_comb \segL|WideOr9~0 (
// Equation(s):
// \segL|WideOr9~0_combout  = (sum0[19] & (((sum0[16] & !sum0[17])) # (!sum0[18]))) # (!sum0[19] & ((sum0[16]) # ((sum0[18]) # (!sum0[17]))))

	.dataa(sum0[16]),
	.datab(sum0[19]),
	.datac(sum0[18]),
	.datad(sum0[17]),
	.cin(gnd),
	.combout(\segL|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr9~0 .lut_mask = 16'h3EBF;
defparam \segL|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
fiftyfivenm_lcell_comb \segL|hex0[2]~feeder (
// Equation(s):
// \segL|hex0[2]~feeder_combout  = \segL|WideOr9~0_combout 

	.dataa(\segL|WideOr9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segL|hex0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segL|hex0[2]~feeder .lut_mask = 16'hAAAA;
defparam \segL|hex0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \segL|hex0[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segL|hex0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[2] .is_wysiwyg = "true";
defparam \segL|hex0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
fiftyfivenm_lcell_comb \segL|WideOr8~0 (
// Equation(s):
// \segL|WideOr8~0_combout  = (sum0[16] & ((sum0[18] $ (sum0[17])))) # (!sum0[16] & ((sum0[19] & ((sum0[18]) # (!sum0[17]))) # (!sum0[19] & ((sum0[17]) # (!sum0[18])))))

	.dataa(sum0[16]),
	.datab(sum0[19]),
	.datac(sum0[18]),
	.datad(sum0[17]),
	.cin(gnd),
	.combout(\segL|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr8~0 .lut_mask = 16'h5BE5;
defparam \segL|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
fiftyfivenm_lcell_comb \segL|hex0[3]~feeder (
// Equation(s):
// \segL|hex0[3]~feeder_combout  = \segL|WideOr8~0_combout 

	.dataa(gnd),
	.datab(\segL|WideOr8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segL|hex0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segL|hex0[3]~feeder .lut_mask = 16'hCCCC;
defparam \segL|hex0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N31
dffeas \segL|hex0[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segL|hex0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[3] .is_wysiwyg = "true";
defparam \segL|hex0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
fiftyfivenm_lcell_comb \segL|WideOr7~0 (
// Equation(s):
// \segL|WideOr7~0_combout  = (sum0[17] & ((sum0[19]) # ((!sum0[16])))) # (!sum0[17] & ((sum0[18] & (sum0[19])) # (!sum0[18] & ((!sum0[16])))))

	.dataa(sum0[17]),
	.datab(sum0[19]),
	.datac(sum0[18]),
	.datad(sum0[16]),
	.cin(gnd),
	.combout(\segL|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr7~0 .lut_mask = 16'hC8EF;
defparam \segL|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \segL|hex0[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\segL|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[4] .is_wysiwyg = "true";
defparam \segL|hex0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
fiftyfivenm_lcell_comb \segL|WideOr6~0 (
// Equation(s):
// \segL|WideOr6~0_combout  = (sum0[18] & ((sum0[19] $ (!sum0[17])) # (!sum0[16]))) # (!sum0[18] & ((sum0[19]) # ((!sum0[16] & !sum0[17]))))

	.dataa(sum0[18]),
	.datab(sum0[19]),
	.datac(sum0[16]),
	.datad(sum0[17]),
	.cin(gnd),
	.combout(\segL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr6~0 .lut_mask = 16'hCE6F;
defparam \segL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
fiftyfivenm_lcell_comb \segL|hex0[5]~feeder (
// Equation(s):
// \segL|hex0[5]~feeder_combout  = \segL|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\segL|WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\segL|hex0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segL|hex0[5]~feeder .lut_mask = 16'hF0F0;
defparam \segL|hex0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \segL|hex0[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segL|hex0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[5] .is_wysiwyg = "true";
defparam \segL|hex0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
fiftyfivenm_lcell_comb \segL|WideOr5~0 (
// Equation(s):
// \segL|WideOr5~0_combout  = (sum0[16] & ((sum0[19]) # (sum0[18] $ (sum0[17])))) # (!sum0[16] & ((sum0[17]) # (sum0[19] $ (sum0[18]))))

	.dataa(sum0[16]),
	.datab(sum0[19]),
	.datac(sum0[18]),
	.datad(sum0[17]),
	.cin(gnd),
	.combout(\segL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segL|WideOr5~0 .lut_mask = 16'hDFBC;
defparam \segL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
fiftyfivenm_lcell_comb \segL|hex0[6]~feeder (
// Equation(s):
// \segL|hex0[6]~feeder_combout  = \segL|WideOr5~0_combout 

	.dataa(gnd),
	.datab(\segL|WideOr5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\segL|hex0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segL|hex0[6]~feeder .lut_mask = 16'hCCCC;
defparam \segL|hex0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \segL|hex0[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\segL|hex0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segL|hex0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segL|hex0[6] .is_wysiwyg = "true";
defparam \segL|hex0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
fiftyfivenm_lcell_comb \dac1|Selector31~0 (
// Equation(s):
// \dac1|Selector31~0_combout  = (\dac1|ST.010~q ) # ((\dac1|SCLK~q  & ((\dac1|ST.100~q ) # (!\dac1|ST.000~q ))))

	.dataa(\dac1|ST.000~q ),
	.datab(\dac1|ST.010~q ),
	.datac(\dac1|SCLK~q ),
	.datad(\dac1|ST.100~q ),
	.cin(gnd),
	.combout(\dac1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector31~0 .lut_mask = 16'hFCDC;
defparam \dac1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N21
dffeas \dac1|SCLK (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_DELAY_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SCLK .is_wysiwyg = "true";
defparam \dac1|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
fiftyfivenm_lcell_comb \dac1|Selector32~0 (
// Equation(s):
// \dac1|Selector32~0_combout  = (\dac1|ST.100~q ) # ((!\dac1|ST.001~q  & \dac1|SYNC~q ))

	.dataa(gnd),
	.datab(\dac1|ST.001~q ),
	.datac(\dac1|SYNC~q ),
	.datad(\dac1|ST.100~q ),
	.cin(gnd),
	.combout(\dac1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac1|Selector32~0 .lut_mask = 16'hFF30;
defparam \dac1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \dac1|SYNC (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\dac1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_DELAY_n~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac1|SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac1|SYNC .is_wysiwyg = "true";
defparam \dac1|SYNC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N1
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N1
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N8
fiftyfivenm_io_ibuf \AUDIO_BCLK~input (
	.i(AUDIO_BCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_BCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_BCLK~input .bus_hold = "false";
defparam \AUDIO_BCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N8
fiftyfivenm_io_ibuf \AUDIO_GPIO_MFP5~input (
	.i(AUDIO_GPIO_MFP5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_GPIO_MFP5~input_o ));
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~input .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_GPIO_MFP5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N29
fiftyfivenm_io_ibuf \AUDIO_RESET_n~input (
	.i(AUDIO_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_RESET_n~input_o ));
// synopsys translate_off
defparam \AUDIO_RESET_n~input .bus_hold = "false";
defparam \AUDIO_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \AUDIO_SDA_MOSI~input (
	.i(AUDIO_SDA_MOSI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_SDA_MOSI~input_o ));
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~input .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_SDA_MOSI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \AUDIO_WCLK~input (
	.i(AUDIO_WCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_WCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_WCLK~input .bus_hold = "false";
defparam \AUDIO_WCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_WCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \DAC_DATA~input (
	.i(DAC_DATA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DAC_DATA~input_o ));
// synopsys translate_off
defparam \DAC_DATA~input .bus_hold = "false";
defparam \DAC_DATA~input .listen_to_nsleep_signal = "false";
defparam \DAC_DATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
