Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Jun  1 16:11:58 2014
| Host         : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command      : report_control_sets -verbose -file combiner_top_control_sets_placed.rpt
| Design       : combiner_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    34 |
| Minimum Number of register sites lost to control set restrictions |    86 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             303 |          172 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           14 |
| Yes          | No                    | No                     |            5521 |         1698 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             373 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------+------------------------+------------------+----------------+
| Clock Signal |                                            Enable Signal                                           |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|  ap_clk      | p_86_in                                                                                            | ap_reg_ppiten_pp2_it0  |                1 |              4 |
|  ap_clk      | exitcond4_reg_1162                                                                                 |                        |                4 |              4 |
|  ap_clk      | p_42_in                                                                                            |                        |                2 |              4 |
|  ap_clk      | exitcond_reg_11150                                                                                 |                        |                2 |              4 |
|  ap_clk      | p_92_in                                                                                            | ap_reg_ppiten_pp1_it00 |                1 |              4 |
|  ap_clk      | n_4_master_portB_rsp_read_INST_0_i_1                                                               | ap_rst                 |                2 |              5 |
|  ap_clk      | tmp_27_reg_11810                                                                                   |                        |                3 |              5 |
|  ap_clk      | p_54_in                                                                                            | ap_rst                 |                2 |              5 |
|  ap_clk      | we0125_out                                                                                         |                        |                5 |              8 |
|  ap_clk      | n_4_master_portB_rsp_read_INST_0_i_1                                                               |                        |                5 |              9 |
|  ap_clk      | exitcond6_fu_601_p2                                                                                | n_4_i_reg_491[8]_i_1   |                5 |              9 |
|  ap_clk      |                                                                                                    | ap_reg_ppiten_pp4_it00 |                5 |             10 |
|  ap_clk      | p_54_in                                                                                            |                        |                5 |             11 |
|  ap_clk      | ap_reg_ppiten_pp4_it10                                                                             | ap_rst                 |                4 |             16 |
|  ap_clk      | tmp_18_reg_12501                                                                                   |                        |                6 |             17 |
|  ap_clk      |                                                                                                    | ap_rst                 |                9 |             19 |
|  ap_clk      | centre_buffer_2_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/i5_phi_fu_578_p41 | ap_reg_ppiten_pp4_it00 |                7 |             22 |
|  ap_clk      | indvar1_reg_5850                                                                                   | ap_reg_ppiten_pp5_it0  |                8 |             30 |
|  ap_clk      | ap_reg_ppiten_pp1_it00                                                                             |                        |                8 |             30 |
|  ap_clk      | ap_reg_ppiten_pp5_it0                                                                              |                        |                8 |             30 |
|  ap_clk      | distortion_out1data_reg0                                                                           | ap_rst                 |                9 |             32 |
|  ap_clk      | centre_buffer_count_load_reg_12750                                                                 |                        |               13 |             32 |
|  ap_clk      | ap_reg_ppiten_pp4_it00                                                                             |                        |                9 |             32 |
|  ap_clk      | n_4_total_distortion_reg_561[31]_i_1                                                               | ap_reg_ppiten_pp4_it00 |                7 |             32 |
|  ap_clk      | master_portA_rsp_read                                                                              |                        |                9 |             32 |
|  ap_clk      | master_portB_rsp_read                                                                              |                        |                8 |             32 |
|  ap_clk      | ap_reg_ppiten_pp2_it0                                                                              |                        |                9 |             32 |
|  ap_clk      | centre_buffer_count_address01                                                                      |                        |                8 |             32 |
|  ap_clk      | ap_reg_ppstg_exitcond7_reg_1241_pp4_it1                                                            |                        |               11 |             34 |
|  ap_clk      | n_4_b2_reg_514[31]_i_2                                                                             | n_4_b2_reg_514[31]_i_1 |               16 |             61 |
|  ap_clk      | centre_buffer_2_wgtCent_value_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/i5_phi_fu_578_p41 |                        |               30 |             64 |
|  ap_clk      | distortion_out1data_reg1                                                                           | ap_rst                 |               46 |            153 |
|  ap_clk      |                                                                                                    |                        |              172 |            303 |
|  ap_clk      | combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/O1                    |                        |             1620 |           5309 |
+--------------+----------------------------------------------------------------------------------------------------+------------------------+------------------+----------------+


