

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Mon Jan 29 11:40:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.503 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96   |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s  |    16801|    54241|  0.112 ms|  0.361 ms|  16801|  54241|       no|
        |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s  |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122     |CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3     |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      265|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|   105|    11443|    10903|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       44|    -|
|Register             |        -|     -|      261|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   105|    11704|    11212|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     4|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+
    |grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122     |CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3     |        0|    0|    645|  1264|    0|
    |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s  |        0|    0|    140|   176|    0|
    |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96   |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s  |       16|  102|  10658|  9443|    0|
    |mul_32ns_32ns_126_1_1_U64                                                      |mul_32ns_32ns_126_1_1                                               |        0|    3|      0|    20|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+
    |Total                                                                          |                                                                    |       16|  105|  11443| 10903|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_187_p2            |         +|   0|  0|  40|          33|           1|
    |add_ln118_fu_152_p2              |         +|   0|  0|  40|          33|           1|
    |empty_37_fu_180_p2               |      icmp|   0|  0|  20|          32|           1|
    |empty_fu_146_p2                  |      icmp|   0|  0|  20|          32|           1|
    |icmp_fu_253_p2                   |      icmp|   0|  0|  19|          31|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln118_1_fu_207_p3         |    select|   0|  0|  62|           1|          63|
    |select_ln118_fu_172_p3           |    select|   0|  0|  62|           1|          63|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 265|         164|         132|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  26|          5|    1|          5|
    |output_conv1_o         |   9|          2|   64|        128|
    |output_conv1_o_ap_vld  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  44|          9|   66|        135|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                            Name                                            |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |    4|   0|    4|          0|
    |bound_reg_285                                                                               |  126|   0|  126|          0|
    |empty_37_reg_280                                                                            |    1|   0|    1|          0|
    |grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122_ap_start_reg     |    1|   0|    1|          0|
    |grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114_ap_start_reg  |    1|   0|    1|          0|
    |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96_ap_start_reg   |    1|   0|    1|          0|
    |icmp_reg_295                                                                                |    1|   0|    1|          0|
    |tmp_5_reg_290                                                                               |  126|   0|  132|          6|
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                       |  261|   0|  267|          6|
    +--------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_local_block          |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_local_deadlock       |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_clk                  |   in|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|              CNN|  return value|
|padding                 |   in|   32|     ap_none|          padding|        scalar|
|width                   |   in|   32|     ap_none|            width|        scalar|
|hight                   |   in|   32|     ap_none|            hight|        scalar|
|image_r                 |   in|   64|     ap_none|          image_r|       pointer|
|output_conv1_i          |   in|   64|     ap_ovld|     output_conv1|       pointer|
|output_conv1_o          |  out|   64|     ap_ovld|     output_conv1|       pointer|
|output_conv1_o_ap_vld   |  out|    1|     ap_ovld|     output_conv1|       pointer|
|output_pooling1         |  out|   64|      ap_vld|  output_pooling1|       pointer|
|output_pooling1_ap_vld  |  out|    1|      ap_vld|  output_pooling1|       pointer|
|output_conv2            |   in|   64|     ap_none|     output_conv2|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%image_r_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %image_r" [model.cpp:9]   --->   Operation 5 'read' 'image_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln9 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_r_read, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2, i64 %bias_conv1, i64 %kernel_conv1" [model.cpp:9]   --->   Operation 6 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln11 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %line_buffer_2_1, i64 %line_buffer_1_1" [model.cpp:11]   --->   Operation 7 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln9 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>, i64 %image_r_read, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2, i64 %bias_conv1, i64 %kernel_conv1" [model.cpp:9]   --->   Operation 8 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln11 = call void @convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>, i64 %line_buffer_2_1, i64 %line_buffer_1_1" [model.cpp:11]   --->   Operation 9 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.27>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%hight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hight" [model.cpp:8]   --->   Operation 10 'read' 'hight_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width" [model.cpp:8]   --->   Operation 11 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i32 %width_read" [./CNN.h:118]   --->   Operation 12 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i32 %hight_read" [./CNN.h:123]   --->   Operation 13 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%output_conv1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %output_conv1" [./CNN.h:123]   --->   Operation 14 'read' 'output_conv1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %hight_read, i32 0" [model.cpp:8]   --->   Operation 15 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln118 = add i33 %sext_ln123, i33 1" [./CNN.h:118]   --->   Operation 16 'add' 'add_ln118' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln118, i32 1, i32 32" [./CNN.h:118]   --->   Operation 17 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i32 %tmp_1" [./CNN.h:118]   --->   Operation 18 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.22ns)   --->   "%select_ln118 = select i1 %empty, i63 %sext_ln118_1, i63 0" [./CNN.h:118]   --->   Operation 19 'select' 'select_ln118' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.85ns)   --->   "%empty_37 = icmp_sgt  i32 %width_read, i32 0" [model.cpp:8]   --->   Operation 20 'icmp' 'empty_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln118_1 = add i33 %sext_ln118, i33 1" [./CNN.h:118]   --->   Operation 21 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln118_1, i32 1, i32 32" [./CNN.h:118]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln118_2 = sext i32 %tmp" [./CNN.h:118]   --->   Operation 23 'sext' 'sext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.22ns)   --->   "%select_ln118_1 = select i1 %empty_37, i63 %sext_ln118_2, i63 0" [./CNN.h:118]   --->   Operation 24 'select' 'select_ln118_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln118_cast = zext i63 %select_ln118" [./CNN.h:118]   --->   Operation 25 'zext' 'select_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln118_1_cast = zext i63 %select_ln118_1" [./CNN.h:118]   --->   Operation 26 'zext' 'select_ln118_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.17ns)   --->   "%bound = mul i126 %select_ln118_cast, i126 %select_ln118_1_cast" [./CNN.h:118]   --->   Operation 27 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i126.i4, i126 %bound, i4 0" [./CNN.h:118]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = zext i130 %tmp_2" [./CNN.h:118]   --->   Operation 29 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %hight_read, i32 1, i32 31" [model.cpp:8]   --->   Operation 30 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.84ns)   --->   "%icmp = icmp_sgt  i31 %tmp_3, i31 0" [model.cpp:8]   --->   Operation 31 'icmp' 'icmp' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln8 = call void @CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3, i32 %hight_read, i132 %tmp_5, i126 %bound, i1 %icmp, i32 %width_read, i1 %empty_37, i64 %output_conv1_read, i64 %output_pooling1" [model.cpp:8]   --->   Operation 32 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %padding"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padding, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hight"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hight, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %image_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv1, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_pooling1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_pooling1, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_conv2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_conv2, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (4.15ns)   --->   "%call_ln8 = call void @CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3, i32 %hight_read, i132 %tmp_5, i126 %bound, i1 %icmp, i32 %width_read, i1 %empty_37, i64 %output_conv1_read, i64 %output_pooling1" [model.cpp:8]   --->   Operation 48 'call' 'call_ln8' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [model.cpp:22]   --->   Operation 49 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_conv1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_pooling1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_conv2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bias_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ line_buffer_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_r_read        (read          ) [ 00100]
call_ln9            (call          ) [ 00000]
call_ln11           (call          ) [ 00000]
hight_read          (read          ) [ 00001]
width_read          (read          ) [ 00001]
sext_ln118          (sext          ) [ 00000]
sext_ln123          (sext          ) [ 00000]
output_conv1_read   (read          ) [ 00001]
empty               (icmp          ) [ 00000]
add_ln118           (add           ) [ 00000]
tmp_1               (partselect    ) [ 00000]
sext_ln118_1        (sext          ) [ 00000]
select_ln118        (select        ) [ 00000]
empty_37            (icmp          ) [ 00001]
add_ln118_1         (add           ) [ 00000]
tmp                 (partselect    ) [ 00000]
sext_ln118_2        (sext          ) [ 00000]
select_ln118_1      (select        ) [ 00000]
select_ln118_cast   (zext          ) [ 00000]
select_ln118_1_cast (zext          ) [ 00000]
bound               (mul           ) [ 00001]
tmp_2               (bitconcatenate) [ 00000]
tmp_5               (zext          ) [ 00001]
tmp_3               (partselect    ) [ 00000]
icmp                (icmp          ) [ 00001]
spectopmodule_ln0   (spectopmodule ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
specbitsmap_ln0     (specbitsmap   ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
call_ln8            (call          ) [ 00000]
ret_ln22            (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="padding">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_conv1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_pooling1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pooling1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_conv2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="line_buffer_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="line_buffer_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_conv1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_conv1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="line_buffer_2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="line_buffer_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i126.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="image_r_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_r_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="hight_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hight_read/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_conv1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_conv1_read/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="0"/>
<pin id="100" dir="0" index="3" bw="64" slack="0"/>
<pin id="101" dir="0" index="4" bw="64" slack="0"/>
<pin id="102" dir="0" index="5" bw="64" slack="0"/>
<pin id="103" dir="0" index="6" bw="64" slack="0"/>
<pin id="104" dir="0" index="7" bw="64" slack="0"/>
<pin id="105" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="130" slack="0"/>
<pin id="126" dir="0" index="3" bw="126" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="32" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="64" slack="0"/>
<pin id="131" dir="0" index="8" bw="64" slack="0"/>
<pin id="132" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln118_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln123_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln118_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="33" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln118_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln118_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="63" slack="0"/>
<pin id="175" dir="0" index="2" bw="63" slack="0"/>
<pin id="176" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_37_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln118_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="33" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="7" slack="0"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln118_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln118_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="63" slack="0"/>
<pin id="210" dir="0" index="2" bw="63" slack="0"/>
<pin id="211" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln118_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln118_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln118_1_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln118_1_cast/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bound_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="130" slack="0"/>
<pin id="232" dir="0" index="1" bw="126" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="130" slack="0"/>
<pin id="240" dir="1" index="1" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="0"/>
<pin id="255" dir="0" index="1" bw="31" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="image_r_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="image_r_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="hight_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hight_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="width_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="output_conv1_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_conv1_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="empty_37_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="285" class="1005" name="bound_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="126" slack="1"/>
<pin id="287" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_5_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="132" slack="1"/>
<pin id="292" dir="1" index="1" bw="132" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="72" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="78" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="84" pin="2"/><net_sink comp="122" pin=5"/></net>

<net id="136"><net_src comp="90" pin="2"/><net_sink comp="122" pin=7"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="141"><net_src comp="84" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="78" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="146" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="84" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="122" pin=6"/></net>

<net id="191"><net_src comp="138" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="180" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="172" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="207" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="122" pin=3"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="78" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="122" pin=4"/></net>

<net id="263"><net_src comp="72" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="268"><net_src comp="78" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="273"><net_src comp="84" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="278"><net_src comp="90" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="122" pin=7"/></net>

<net id="283"><net_src comp="180" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="122" pin=6"/></net>

<net id="288"><net_src comp="223" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="293"><net_src comp="238" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="298"><net_src comp="253" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="122" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_conv1 | {1 2 }
	Port: output_pooling1 | {3 4 }
	Port: line_buffer_0 | {1 2 }
	Port: line_buffer_1 | {1 2 }
	Port: line_buffer_2 | {1 2 }
	Port: line_buffer_2_1 | {1 2 }
	Port: line_buffer_1_1 | {1 2 }
 - Input state : 
	Port: CNN : width | {3 }
	Port: CNN : hight | {3 }
	Port: CNN : image_r | {1 }
	Port: CNN : output_conv1 | {3 }
	Port: CNN : line_buffer_0 | {1 2 }
	Port: CNN : line_buffer_1 | {1 2 }
	Port: CNN : line_buffer_2 | {1 2 }
	Port: CNN : bias_conv1 | {1 2 }
	Port: CNN : kernel_conv1 | {1 2 }
	Port: CNN : line_buffer_2_1 | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3
		add_ln118 : 1
		tmp_1 : 2
		sext_ln118_1 : 3
		select_ln118 : 4
		add_ln118_1 : 1
		tmp : 2
		sext_ln118_2 : 3
		select_ln118_1 : 4
		select_ln118_cast : 5
		select_ln118_1_cast : 5
		bound : 6
		tmp_2 : 7
		tmp_5 : 8
		icmp : 1
		call_ln8 : 9
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96 |   102   |  8.514  |  10959  |   8746  |
|   call   | grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114 |    0    |  0.387  |    72   |    21   |
|          |   grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |    0    |    0    |   842   |   1016  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                              select_ln118_fu_172                              |    0    |    0    |    0    |    62   |
|          |                             select_ln118_1_fu_207                             |    0    |    0    |    0    |    62   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                add_ln118_fu_152                               |    0    |    0    |    0    |    39   |
|          |                               add_ln118_1_fu_187                              |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  empty_fu_146                                 |    0    |    0    |    0    |    20   |
|   icmp   |                                empty_37_fu_180                                |    0    |    0    |    0    |    20   |
|          |                                  icmp_fu_253                                  |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                  bound_fu_223                                 |    3    |    0    |    0    |    20   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            image_r_read_read_fu_72                            |    0    |    0    |    0    |    0    |
|   read   |                             hight_read_read_fu_78                             |    0    |    0    |    0    |    0    |
|          |                             width_read_read_fu_84                             |    0    |    0    |    0    |    0    |
|          |                          output_conv1_read_read_fu_90                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               sext_ln118_fu_138                               |    0    |    0    |    0    |    0    |
|   sext   |                               sext_ln123_fu_142                               |    0    |    0    |    0    |    0    |
|          |                              sext_ln118_1_fu_168                              |    0    |    0    |    0    |    0    |
|          |                              sext_ln118_2_fu_203                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  tmp_1_fu_158                                 |    0    |    0    |    0    |    0    |
|partselect|                                   tmp_fu_193                                  |    0    |    0    |    0    |    0    |
|          |                                  tmp_3_fu_243                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            select_ln118_cast_fu_215                           |    0    |    0    |    0    |    0    |
|   zext   |                           select_ln118_1_cast_fu_219                          |    0    |    0    |    0    |    0    |
|          |                                  tmp_5_fu_238                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                  tmp_2_fu_230                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |   105   |  8.901  |  11873  |  10064  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   bias_conv1  |    0   |   64   |   65   |    -   |
|  kernel_conv1 |   16   |    0   |    0   |    -   |
| line_buffer_0 |    0   |   64   |   65   |    0   |
| line_buffer_1 |    0   |   64   |   65   |    0   |
|line_buffer_1_1|    0   |   64   |   65   |    0   |
| line_buffer_2 |    0   |   64   |   65   |    0   |
|line_buffer_2_1|    0   |   64   |   65   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |   16   |   384  |   390  |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      bound_reg_285      |   126  |
|     empty_37_reg_280    |    1   |
|    hight_read_reg_265   |   32   |
|       icmp_reg_295      |    1   |
|   image_r_read_reg_260  |   64   |
|output_conv1_read_reg_275|   64   |
|      tmp_5_reg_290      |   132  |
|    width_read_reg_270   |   32   |
+-------------------------+--------+
|          Total          |   452  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p2  |   2  |  130 |   260  ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p3  |   2  |  126 |   252  ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p4  |   2  |   1  |    2   ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p5  |   2  |  32  |   64   ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p6  |   2  |   1  |    2   ||    9    |
|  grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122  |  p7  |   2  |  64  |   128  ||    9    |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                    |      |      |      |   900  ||  3.096  ||    72   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   105  |    8   |  11873 |  10064 |    -   |
|   Memory  |   16   |    -   |    -   |   384  |   390  |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   452  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |   105  |   11   |  12709 |  10526 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
